library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 7
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4261_o : std_logic;
  signal n4262_o : std_logic;
  signal n4263_o : std_logic;
  signal n4264_o : std_logic;
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic;
  signal n4268_o : std_logic;
  signal n4269_o : std_logic;
  signal n4270_o : std_logic_vector (2 downto 0);
begin
  o <= n4270_o;
  -- vhdl_source/peres.vhdl:13:17
  n4261_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4262_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4263_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4264_o <= n4262_o xor n4263_o;
  -- vhdl_source/peres.vhdl:15:17
  n4265_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4266_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4267_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4268_o <= n4266_o and n4267_o;
  -- vhdl_source/peres.vhdl:15:21
  n4269_o <= n4265_o xor n4268_o;
  n4270_o <= n4261_o & n4264_o & n4269_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3325 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3333 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3341 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic;
  signal n3348_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3349 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic;
  signal n3356_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3357 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3365 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic;
  signal n3372_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3373 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic;
  signal n3380_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3381 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3389 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3392_o : std_logic;
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3397 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3400_o : std_logic;
  signal n3401_o : std_logic;
  signal n3402_o : std_logic;
  signal n3403_o : std_logic;
  signal n3404_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3405 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic;
  signal n3412_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3413 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3421 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3424_o : std_logic;
  signal n3425_o : std_logic;
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3429 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3432_o : std_logic;
  signal n3433_o : std_logic;
  signal n3434_o : std_logic;
  signal n3435_o : std_logic;
  signal n3436_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3437 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3445 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3453 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3456_o : std_logic;
  signal n3457_o : std_logic;
  signal n3458_o : std_logic;
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3465 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3468_o : std_logic;
  signal n3469_o : std_logic;
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3473 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3476_o : std_logic;
  signal n3477_o : std_logic;
  signal n3478_o : std_logic;
  signal n3479_o : std_logic;
  signal n3480_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3481 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3489 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3497 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3500_o : std_logic;
  signal n3501_o : std_logic;
  signal n3502_o : std_logic;
  signal n3503_o : std_logic;
  signal n3504_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3505 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic;
  signal n3511_o : std_logic;
  signal n3512_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3513 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3521 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic;
  signal n3527_o : std_logic;
  signal n3528_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3529 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic;
  signal n3535_o : std_logic;
  signal n3536_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3537 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic;
  signal n3544_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3545 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3553 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic;
  signal n3559_o : std_logic;
  signal n3560_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3561 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3564_o : std_logic;
  signal n3565_o : std_logic;
  signal n3566_o : std_logic;
  signal n3567_o : std_logic;
  signal n3568_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3569 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3577 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3585 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic_vector (1 downto 0);
  signal n3591_o : std_logic;
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic_vector (1 downto 0);
  signal n3595_o : std_logic;
  signal n3596_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3597 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3600_o : std_logic;
  signal n3601_o : std_logic;
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic_vector (1 downto 0);
  signal n3606_o : std_logic;
  signal n3607_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3608 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic_vector (1 downto 0);
  signal n3617_o : std_logic;
  signal n3618_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3619 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3622_o : std_logic;
  signal n3623_o : std_logic;
  signal n3624_o : std_logic;
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic_vector (1 downto 0);
  signal n3628_o : std_logic;
  signal n3629_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3630 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3633_o : std_logic;
  signal n3634_o : std_logic;
  signal n3635_o : std_logic;
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic_vector (1 downto 0);
  signal n3639_o : std_logic;
  signal n3640_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3641 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3644_o : std_logic;
  signal n3645_o : std_logic;
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic_vector (1 downto 0);
  signal n3650_o : std_logic;
  signal n3651_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3652 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic_vector (1 downto 0);
  signal n3661_o : std_logic;
  signal n3662_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3663 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3666_o : std_logic;
  signal n3667_o : std_logic;
  signal n3668_o : std_logic;
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic_vector (1 downto 0);
  signal n3672_o : std_logic;
  signal n3673_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3674 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3677_o : std_logic;
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic_vector (1 downto 0);
  signal n3683_o : std_logic;
  signal n3684_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3685 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic;
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic_vector (1 downto 0);
  signal n3694_o : std_logic;
  signal n3695_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3696 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3699_o : std_logic;
  signal n3700_o : std_logic;
  signal n3701_o : std_logic;
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic_vector (1 downto 0);
  signal n3705_o : std_logic;
  signal n3706_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3707 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic_vector (1 downto 0);
  signal n3716_o : std_logic;
  signal n3717_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3718 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3721_o : std_logic;
  signal n3722_o : std_logic;
  signal n3723_o : std_logic;
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic_vector (1 downto 0);
  signal n3727_o : std_logic;
  signal n3728_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3729 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3732_o : std_logic;
  signal n3733_o : std_logic;
  signal n3734_o : std_logic;
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic_vector (1 downto 0);
  signal n3738_o : std_logic;
  signal n3739_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3740 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic_vector (1 downto 0);
  signal n3749_o : std_logic;
  signal n3750_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3751 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3754_o : std_logic;
  signal n3755_o : std_logic;
  signal n3756_o : std_logic;
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic_vector (1 downto 0);
  signal n3760_o : std_logic;
  signal n3761_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3762 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3765_o : std_logic;
  signal n3766_o : std_logic;
  signal n3767_o : std_logic;
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic_vector (1 downto 0);
  signal n3771_o : std_logic;
  signal n3772_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3773 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic;
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3784 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic;
  signal n3791_o : std_logic_vector (1 downto 0);
  signal n3792_o : std_logic;
  signal n3793_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3794 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3797_o : std_logic;
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic_vector (1 downto 0);
  signal n3803_o : std_logic;
  signal n3804_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3805 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic;
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic_vector (1 downto 0);
  signal n3814_o : std_logic;
  signal n3815_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3816 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic_vector (1 downto 0);
  signal n3825_o : std_logic;
  signal n3826_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3827 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic;
  signal n3835_o : std_logic_vector (1 downto 0);
  signal n3836_o : std_logic;
  signal n3837_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3838 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3841_o : std_logic;
  signal n3842_o : std_logic;
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic_vector (1 downto 0);
  signal n3847_o : std_logic;
  signal n3848_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3849 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic_vector (1 downto 0);
  signal n3858_o : std_logic;
  signal n3859_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3860 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic;
  signal n3867_o : std_logic;
  signal n3868_o : std_logic_vector (1 downto 0);
  signal n3869_o : std_logic;
  signal n3870_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3871 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3874_o : std_logic;
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic_vector (1 downto 0);
  signal n3880_o : std_logic;
  signal n3881_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3882 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic_vector (1 downto 0);
  signal n3891_o : std_logic;
  signal n3892_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3893 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic;
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic_vector (1 downto 0);
  signal n3902_o : std_logic;
  signal n3903_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3904 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3907_o : std_logic;
  signal n3908_o : std_logic;
  signal n3909_o : std_logic;
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic_vector (1 downto 0);
  signal n3913_o : std_logic;
  signal n3914_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3915 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3918_o : std_logic;
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic_vector (1 downto 0);
  signal n3924_o : std_logic;
  signal n3925_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3926 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic_vector (1 downto 0);
  signal n3935_o : std_logic;
  signal n3936_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3937 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic_vector (1 downto 0);
  signal n3946_o : std_logic;
  signal n3947_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3948 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic;
  signal n3955_o : std_logic;
  signal n3956_o : std_logic_vector (1 downto 0);
  signal n3957_o : std_logic;
  signal n3958_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3959 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3962_o : std_logic;
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic_vector (1 downto 0);
  signal n3968_o : std_logic;
  signal n3969_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3970 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic;
  signal n3976_o : std_logic;
  signal n3977_o : std_logic_vector (1 downto 0);
  signal n3978_o : std_logic;
  signal n3979_o : std_logic;
  signal n3980_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3981 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic;
  signal n3987_o : std_logic;
  signal n3988_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3989 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic;
  signal n3996_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3997 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic;
  signal n4004_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n4005 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic;
  signal n4012_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n4013 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic;
  signal n4019_o : std_logic;
  signal n4020_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n4021 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic;
  signal n4028_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n4029 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic;
  signal n4036_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n4037 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4040_o : std_logic;
  signal n4041_o : std_logic;
  signal n4042_o : std_logic;
  signal n4043_o : std_logic;
  signal n4044_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n4045 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4048_o : std_logic;
  signal n4049_o : std_logic;
  signal n4050_o : std_logic;
  signal n4051_o : std_logic;
  signal n4052_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n4053 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n4061 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n4069 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic;
  signal n4076_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n4077 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4080_o : std_logic;
  signal n4081_o : std_logic;
  signal n4082_o : std_logic;
  signal n4083_o : std_logic;
  signal n4084_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n4085 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4088_o : std_logic;
  signal n4089_o : std_logic;
  signal n4090_o : std_logic;
  signal n4091_o : std_logic;
  signal n4092_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n4093 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4096_o : std_logic;
  signal n4097_o : std_logic;
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n4101 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n4113 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n4121 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4124_o : std_logic;
  signal n4125_o : std_logic;
  signal n4126_o : std_logic;
  signal n4127_o : std_logic;
  signal n4128_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n4129 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4132_o : std_logic;
  signal n4133_o : std_logic;
  signal n4134_o : std_logic;
  signal n4135_o : std_logic;
  signal n4136_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n4137 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4140_o : std_logic;
  signal n4141_o : std_logic;
  signal n4142_o : std_logic;
  signal n4143_o : std_logic;
  signal n4144_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n4145 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4148_o : std_logic;
  signal n4149_o : std_logic;
  signal n4150_o : std_logic;
  signal n4151_o : std_logic;
  signal n4152_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n4153 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4156_o : std_logic;
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n4161 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n4169 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4172_o : std_logic;
  signal n4173_o : std_logic;
  signal n4174_o : std_logic;
  signal n4175_o : std_logic;
  signal n4176_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n4177 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4180_o : std_logic;
  signal n4181_o : std_logic;
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n4185 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4188_o : std_logic;
  signal n4189_o : std_logic;
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n4193 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4196_o : std_logic;
  signal n4197_o : std_logic;
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n4201 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4204_o : std_logic;
  signal n4205_o : std_logic;
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4209 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4217 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4225 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4233 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4236_o : std_logic;
  signal n4237_o : std_logic;
  signal n4238_o : std_logic;
  signal n4239_o : std_logic;
  signal n4240_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4241 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4244_o : std_logic;
  signal n4245_o : std_logic;
  signal n4246_o : std_logic_vector (17 downto 0);
  signal n4247_o : std_logic_vector (17 downto 0);
  signal n4248_o : std_logic_vector (17 downto 0);
  signal n4249_o : std_logic_vector (17 downto 0);
  signal n4250_o : std_logic_vector (17 downto 0);
  signal n4251_o : std_logic_vector (17 downto 0);
  signal n4252_o : std_logic_vector (17 downto 0);
  signal n4253_o : std_logic_vector (17 downto 0);
  signal n4254_o : std_logic_vector (17 downto 0);
  signal n4255_o : std_logic_vector (17 downto 0);
  signal n4256_o : std_logic_vector (17 downto 0);
  signal n4257_o : std_logic_vector (17 downto 0);
  signal n4258_o : std_logic_vector (17 downto 0);
  signal n4259_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4246_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4247_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4248_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4249_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4250_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4251_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4252_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4253_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4254_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4255_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4256_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4257_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4258_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4259_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3322_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3323_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3324_o <= n3322_o & n3323_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3325 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3324_o,
    o => gen1_n1_cnot1_j_o);
  n3328_o <= gen1_n1_cnot1_j_n3325 (1);
  n3329_o <= gen1_n1_cnot1_j_n3325 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3330_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3331_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3332_o <= n3330_o & n3331_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3333 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3332_o,
    o => gen1_n2_cnot1_j_o);
  n3336_o <= gen1_n2_cnot1_j_n3333 (1);
  n3337_o <= gen1_n2_cnot1_j_n3333 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3338_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3339_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3340_o <= n3338_o & n3339_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3341 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3340_o,
    o => gen1_n3_cnot1_j_o);
  n3344_o <= gen1_n3_cnot1_j_n3341 (1);
  n3345_o <= gen1_n3_cnot1_j_n3341 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3346_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3347_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3348_o <= n3346_o & n3347_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3349 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3348_o,
    o => gen1_n4_cnot1_j_o);
  n3352_o <= gen1_n4_cnot1_j_n3349 (1);
  n3353_o <= gen1_n4_cnot1_j_n3349 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3354_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3355_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3356_o <= n3354_o & n3355_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3357 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3356_o,
    o => gen1_n5_cnot1_j_o);
  n3360_o <= gen1_n5_cnot1_j_n3357 (1);
  n3361_o <= gen1_n5_cnot1_j_n3357 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3362_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3363_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3364_o <= n3362_o & n3363_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3365 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3364_o,
    o => gen1_n6_cnot1_j_o);
  n3368_o <= gen1_n6_cnot1_j_n3365 (1);
  n3369_o <= gen1_n6_cnot1_j_n3365 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3370_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3371_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3372_o <= n3370_o & n3371_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3373 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3372_o,
    o => gen1_n7_cnot1_j_o);
  n3376_o <= gen1_n7_cnot1_j_n3373 (1);
  n3377_o <= gen1_n7_cnot1_j_n3373 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3378_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3379_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3380_o <= n3378_o & n3379_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3381 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3380_o,
    o => gen1_n8_cnot1_j_o);
  n3384_o <= gen1_n8_cnot1_j_n3381 (1);
  n3385_o <= gen1_n8_cnot1_j_n3381 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3386_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3387_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3388_o <= n3386_o & n3387_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3389 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3388_o,
    o => gen1_n9_cnot1_j_o);
  n3392_o <= gen1_n9_cnot1_j_n3389 (1);
  n3393_o <= gen1_n9_cnot1_j_n3389 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3394_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3395_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3396_o <= n3394_o & n3395_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3397 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3396_o,
    o => gen1_n10_cnot1_j_o);
  n3400_o <= gen1_n10_cnot1_j_n3397 (1);
  n3401_o <= gen1_n10_cnot1_j_n3397 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3402_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3403_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3404_o <= n3402_o & n3403_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3405 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3404_o,
    o => gen1_n11_cnot1_j_o);
  n3408_o <= gen1_n11_cnot1_j_n3405 (1);
  n3409_o <= gen1_n11_cnot1_j_n3405 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3410_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3411_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3412_o <= n3410_o & n3411_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3413 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3412_o,
    o => gen1_n12_cnot1_j_o);
  n3416_o <= gen1_n12_cnot1_j_n3413 (1);
  n3417_o <= gen1_n12_cnot1_j_n3413 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3418_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3419_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3420_o <= n3418_o & n3419_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3421 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3420_o,
    o => gen1_n13_cnot1_j_o);
  n3424_o <= gen1_n13_cnot1_j_n3421 (1);
  n3425_o <= gen1_n13_cnot1_j_n3421 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3426_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3427_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3428_o <= n3426_o & n3427_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3429 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3428_o,
    o => gen1_n14_cnot1_j_o);
  n3432_o <= gen1_n14_cnot1_j_n3429 (1);
  n3433_o <= gen1_n14_cnot1_j_n3429 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3434_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3435_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3436_o <= n3434_o & n3435_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3437 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3436_o,
    o => gen1_n15_cnot1_j_o);
  n3440_o <= gen1_n15_cnot1_j_n3437 (1);
  n3441_o <= gen1_n15_cnot1_j_n3437 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3442_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3443_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3444_o <= n3442_o & n3443_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3445 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3444_o,
    o => gen1_n16_cnot1_j_o);
  n3448_o <= gen1_n16_cnot1_j_n3445 (1);
  n3449_o <= gen1_n16_cnot1_j_n3445 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3450_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3451_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3452_o <= n3450_o & n3451_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3453 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3452_o,
    o => gen1_n17_cnot1_j_o);
  n3456_o <= gen1_n17_cnot1_j_n3453 (1);
  n3457_o <= gen1_n17_cnot1_j_n3453 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3458_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3459_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3460_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3461_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3462_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3463_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3464_o <= n3462_o & n3463_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3465 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3464_o,
    o => gen2_n17_cnot2_j_o);
  n3468_o <= gen2_n17_cnot2_j_n3465 (1);
  n3469_o <= gen2_n17_cnot2_j_n3465 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3470_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3471_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3472_o <= n3470_o & n3471_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3473 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3472_o,
    o => gen2_n16_cnot2_j_o);
  n3476_o <= gen2_n16_cnot2_j_n3473 (1);
  n3477_o <= gen2_n16_cnot2_j_n3473 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3478_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3479_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3480_o <= n3478_o & n3479_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3481 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3480_o,
    o => gen2_n15_cnot2_j_o);
  n3484_o <= gen2_n15_cnot2_j_n3481 (1);
  n3485_o <= gen2_n15_cnot2_j_n3481 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3486_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3487_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3488_o <= n3486_o & n3487_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3489 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3488_o,
    o => gen2_n14_cnot2_j_o);
  n3492_o <= gen2_n14_cnot2_j_n3489 (1);
  n3493_o <= gen2_n14_cnot2_j_n3489 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3494_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3495_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3496_o <= n3494_o & n3495_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3497 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3496_o,
    o => gen2_n13_cnot2_j_o);
  n3500_o <= gen2_n13_cnot2_j_n3497 (1);
  n3501_o <= gen2_n13_cnot2_j_n3497 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3502_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3503_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3504_o <= n3502_o & n3503_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3505 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3504_o,
    o => gen2_n12_cnot2_j_o);
  n3508_o <= gen2_n12_cnot2_j_n3505 (1);
  n3509_o <= gen2_n12_cnot2_j_n3505 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3510_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3511_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3512_o <= n3510_o & n3511_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3513 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3512_o,
    o => gen2_n11_cnot2_j_o);
  n3516_o <= gen2_n11_cnot2_j_n3513 (1);
  n3517_o <= gen2_n11_cnot2_j_n3513 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3518_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3519_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3520_o <= n3518_o & n3519_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3521 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3520_o,
    o => gen2_n10_cnot2_j_o);
  n3524_o <= gen2_n10_cnot2_j_n3521 (1);
  n3525_o <= gen2_n10_cnot2_j_n3521 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3526_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3527_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3528_o <= n3526_o & n3527_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3529 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3528_o,
    o => gen2_n9_cnot2_j_o);
  n3532_o <= gen2_n9_cnot2_j_n3529 (1);
  n3533_o <= gen2_n9_cnot2_j_n3529 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3534_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3535_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3536_o <= n3534_o & n3535_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3537 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3536_o,
    o => gen2_n8_cnot2_j_o);
  n3540_o <= gen2_n8_cnot2_j_n3537 (1);
  n3541_o <= gen2_n8_cnot2_j_n3537 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3542_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3543_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3544_o <= n3542_o & n3543_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3545 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3544_o,
    o => gen2_n7_cnot2_j_o);
  n3548_o <= gen2_n7_cnot2_j_n3545 (1);
  n3549_o <= gen2_n7_cnot2_j_n3545 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3550_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3551_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3552_o <= n3550_o & n3551_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3553 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3552_o,
    o => gen2_n6_cnot2_j_o);
  n3556_o <= gen2_n6_cnot2_j_n3553 (1);
  n3557_o <= gen2_n6_cnot2_j_n3553 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3558_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3559_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3560_o <= n3558_o & n3559_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3561 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3560_o,
    o => gen2_n5_cnot2_j_o);
  n3564_o <= gen2_n5_cnot2_j_n3561 (1);
  n3565_o <= gen2_n5_cnot2_j_n3561 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3566_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3567_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3568_o <= n3566_o & n3567_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3569 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3568_o,
    o => gen2_n4_cnot2_j_o);
  n3572_o <= gen2_n4_cnot2_j_n3569 (1);
  n3573_o <= gen2_n4_cnot2_j_n3569 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3574_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3575_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3576_o <= n3574_o & n3575_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3577 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3576_o,
    o => gen2_n3_cnot2_j_o);
  n3580_o <= gen2_n3_cnot2_j_n3577 (1);
  n3581_o <= gen2_n3_cnot2_j_n3577 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3582_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3583_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3584_o <= n3582_o & n3583_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3585 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3584_o,
    o => gen2_n2_cnot2_j_o);
  n3588_o <= gen2_n2_cnot2_j_n3585 (1);
  n3589_o <= gen2_n2_cnot2_j_n3585 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3590_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3591_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3592_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3593_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3594_o <= n3592_o & n3593_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3595_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3596_o <= n3594_o & n3595_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3597 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3596_o,
    o => gen3_n1_ccnot3_j_o);
  n3600_o <= gen3_n1_ccnot3_j_n3597 (2);
  n3601_o <= gen3_n1_ccnot3_j_n3597 (1);
  n3602_o <= gen3_n1_ccnot3_j_n3597 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3603_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3604_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3605_o <= n3603_o & n3604_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3606_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3607_o <= n3605_o & n3606_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3608 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3607_o,
    o => gen3_n2_ccnot3_j_o);
  n3611_o <= gen3_n2_ccnot3_j_n3608 (2);
  n3612_o <= gen3_n2_ccnot3_j_n3608 (1);
  n3613_o <= gen3_n2_ccnot3_j_n3608 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3614_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3615_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3616_o <= n3614_o & n3615_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3617_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3618_o <= n3616_o & n3617_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3619 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3618_o,
    o => gen3_n3_ccnot3_j_o);
  n3622_o <= gen3_n3_ccnot3_j_n3619 (2);
  n3623_o <= gen3_n3_ccnot3_j_n3619 (1);
  n3624_o <= gen3_n3_ccnot3_j_n3619 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3625_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3626_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3627_o <= n3625_o & n3626_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3628_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3629_o <= n3627_o & n3628_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3630 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3629_o,
    o => gen3_n4_ccnot3_j_o);
  n3633_o <= gen3_n4_ccnot3_j_n3630 (2);
  n3634_o <= gen3_n4_ccnot3_j_n3630 (1);
  n3635_o <= gen3_n4_ccnot3_j_n3630 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3636_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3637_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3638_o <= n3636_o & n3637_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3639_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3640_o <= n3638_o & n3639_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3641 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3640_o,
    o => gen3_n5_ccnot3_j_o);
  n3644_o <= gen3_n5_ccnot3_j_n3641 (2);
  n3645_o <= gen3_n5_ccnot3_j_n3641 (1);
  n3646_o <= gen3_n5_ccnot3_j_n3641 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3647_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3648_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3649_o <= n3647_o & n3648_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3650_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3651_o <= n3649_o & n3650_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3652 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3651_o,
    o => gen3_n6_ccnot3_j_o);
  n3655_o <= gen3_n6_ccnot3_j_n3652 (2);
  n3656_o <= gen3_n6_ccnot3_j_n3652 (1);
  n3657_o <= gen3_n6_ccnot3_j_n3652 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3658_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3659_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3660_o <= n3658_o & n3659_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3661_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3662_o <= n3660_o & n3661_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3663 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3662_o,
    o => gen3_n7_ccnot3_j_o);
  n3666_o <= gen3_n7_ccnot3_j_n3663 (2);
  n3667_o <= gen3_n7_ccnot3_j_n3663 (1);
  n3668_o <= gen3_n7_ccnot3_j_n3663 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3669_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3670_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3671_o <= n3669_o & n3670_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3672_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3673_o <= n3671_o & n3672_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3674 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3673_o,
    o => gen3_n8_ccnot3_j_o);
  n3677_o <= gen3_n8_ccnot3_j_n3674 (2);
  n3678_o <= gen3_n8_ccnot3_j_n3674 (1);
  n3679_o <= gen3_n8_ccnot3_j_n3674 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3680_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3681_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3682_o <= n3680_o & n3681_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3683_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3684_o <= n3682_o & n3683_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3685 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3684_o,
    o => gen3_n9_ccnot3_j_o);
  n3688_o <= gen3_n9_ccnot3_j_n3685 (2);
  n3689_o <= gen3_n9_ccnot3_j_n3685 (1);
  n3690_o <= gen3_n9_ccnot3_j_n3685 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3691_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3692_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3693_o <= n3691_o & n3692_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3694_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3695_o <= n3693_o & n3694_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3696 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3695_o,
    o => gen3_n10_ccnot3_j_o);
  n3699_o <= gen3_n10_ccnot3_j_n3696 (2);
  n3700_o <= gen3_n10_ccnot3_j_n3696 (1);
  n3701_o <= gen3_n10_ccnot3_j_n3696 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3702_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3703_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3704_o <= n3702_o & n3703_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3705_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3706_o <= n3704_o & n3705_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3707 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3706_o,
    o => gen3_n11_ccnot3_j_o);
  n3710_o <= gen3_n11_ccnot3_j_n3707 (2);
  n3711_o <= gen3_n11_ccnot3_j_n3707 (1);
  n3712_o <= gen3_n11_ccnot3_j_n3707 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3713_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3714_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3715_o <= n3713_o & n3714_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3716_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3717_o <= n3715_o & n3716_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3718 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3717_o,
    o => gen3_n12_ccnot3_j_o);
  n3721_o <= gen3_n12_ccnot3_j_n3718 (2);
  n3722_o <= gen3_n12_ccnot3_j_n3718 (1);
  n3723_o <= gen3_n12_ccnot3_j_n3718 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3724_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3725_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3726_o <= n3724_o & n3725_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3727_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3728_o <= n3726_o & n3727_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3729 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3728_o,
    o => gen3_n13_ccnot3_j_o);
  n3732_o <= gen3_n13_ccnot3_j_n3729 (2);
  n3733_o <= gen3_n13_ccnot3_j_n3729 (1);
  n3734_o <= gen3_n13_ccnot3_j_n3729 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3735_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3736_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3737_o <= n3735_o & n3736_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3738_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3739_o <= n3737_o & n3738_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3740 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3739_o,
    o => gen3_n14_ccnot3_j_o);
  n3743_o <= gen3_n14_ccnot3_j_n3740 (2);
  n3744_o <= gen3_n14_ccnot3_j_n3740 (1);
  n3745_o <= gen3_n14_ccnot3_j_n3740 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3746_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3747_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3748_o <= n3746_o & n3747_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3749_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3750_o <= n3748_o & n3749_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3751 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3750_o,
    o => gen3_n15_ccnot3_j_o);
  n3754_o <= gen3_n15_ccnot3_j_n3751 (2);
  n3755_o <= gen3_n15_ccnot3_j_n3751 (1);
  n3756_o <= gen3_n15_ccnot3_j_n3751 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3757_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3758_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3759_o <= n3757_o & n3758_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3760_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3761_o <= n3759_o & n3760_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3762 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3761_o,
    o => gen3_n16_ccnot3_j_o);
  n3765_o <= gen3_n16_ccnot3_j_n3762 (2);
  n3766_o <= gen3_n16_ccnot3_j_n3762 (1);
  n3767_o <= gen3_n16_ccnot3_j_n3762 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3768_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3769_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3770_o <= n3768_o & n3769_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3771_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3772_o <= n3770_o & n3771_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3773 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3772_o,
    o => gen3_n17_ccnot3_j_o);
  n3776_o <= gen3_n17_ccnot3_j_n3773 (2);
  n3777_o <= gen3_n17_ccnot3_j_n3773 (1);
  n3778_o <= gen3_n17_ccnot3_j_n3773 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3779_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3780_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3781_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3782_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3783_o <= n3781_o & n3782_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3784 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3783_o,
    o => cnot_4_o);
  n3787_o <= cnot_4_n3784 (1);
  n3788_o <= cnot_4_n3784 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3789_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3790_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3791_o <= n3789_o & n3790_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3792_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3793_o <= n3791_o & n3792_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3794 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3793_o,
    o => gen4_n16_peres4_j_o);
  n3797_o <= gen4_n16_peres4_j_n3794 (2);
  n3798_o <= gen4_n16_peres4_j_n3794 (1);
  n3799_o <= gen4_n16_peres4_j_n3794 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3800_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3801_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3802_o <= n3800_o & n3801_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3803_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3804_o <= n3802_o & n3803_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3805 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3804_o,
    o => gen4_n15_peres4_j_o);
  n3808_o <= gen4_n15_peres4_j_n3805 (2);
  n3809_o <= gen4_n15_peres4_j_n3805 (1);
  n3810_o <= gen4_n15_peres4_j_n3805 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3811_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3812_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3813_o <= n3811_o & n3812_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3814_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3815_o <= n3813_o & n3814_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3816 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3815_o,
    o => gen4_n14_peres4_j_o);
  n3819_o <= gen4_n14_peres4_j_n3816 (2);
  n3820_o <= gen4_n14_peres4_j_n3816 (1);
  n3821_o <= gen4_n14_peres4_j_n3816 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3822_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3823_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3824_o <= n3822_o & n3823_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3825_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3826_o <= n3824_o & n3825_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3827 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3826_o,
    o => gen4_n13_peres4_j_o);
  n3830_o <= gen4_n13_peres4_j_n3827 (2);
  n3831_o <= gen4_n13_peres4_j_n3827 (1);
  n3832_o <= gen4_n13_peres4_j_n3827 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3833_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3834_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3835_o <= n3833_o & n3834_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3836_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3837_o <= n3835_o & n3836_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3838 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3837_o,
    o => gen4_n12_peres4_j_o);
  n3841_o <= gen4_n12_peres4_j_n3838 (2);
  n3842_o <= gen4_n12_peres4_j_n3838 (1);
  n3843_o <= gen4_n12_peres4_j_n3838 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3844_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3845_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3846_o <= n3844_o & n3845_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3847_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3848_o <= n3846_o & n3847_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3849 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3848_o,
    o => gen4_n11_peres4_j_o);
  n3852_o <= gen4_n11_peres4_j_n3849 (2);
  n3853_o <= gen4_n11_peres4_j_n3849 (1);
  n3854_o <= gen4_n11_peres4_j_n3849 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3855_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3856_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3857_o <= n3855_o & n3856_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3858_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3859_o <= n3857_o & n3858_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3860 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3859_o,
    o => gen4_n10_peres4_j_o);
  n3863_o <= gen4_n10_peres4_j_n3860 (2);
  n3864_o <= gen4_n10_peres4_j_n3860 (1);
  n3865_o <= gen4_n10_peres4_j_n3860 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3866_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3867_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3868_o <= n3866_o & n3867_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3869_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3870_o <= n3868_o & n3869_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3871 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3870_o,
    o => gen4_n9_peres4_j_o);
  n3874_o <= gen4_n9_peres4_j_n3871 (2);
  n3875_o <= gen4_n9_peres4_j_n3871 (1);
  n3876_o <= gen4_n9_peres4_j_n3871 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3877_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3878_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3879_o <= n3877_o & n3878_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3880_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3881_o <= n3879_o & n3880_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3882 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3881_o,
    o => gen4_n8_peres4_j_o);
  n3885_o <= gen4_n8_peres4_j_n3882 (2);
  n3886_o <= gen4_n8_peres4_j_n3882 (1);
  n3887_o <= gen4_n8_peres4_j_n3882 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3888_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3889_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3890_o <= n3888_o & n3889_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3891_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3892_o <= n3890_o & n3891_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3893 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3892_o,
    o => gen4_n7_peres4_j_o);
  n3896_o <= gen4_n7_peres4_j_n3893 (2);
  n3897_o <= gen4_n7_peres4_j_n3893 (1);
  n3898_o <= gen4_n7_peres4_j_n3893 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3899_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3900_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3901_o <= n3899_o & n3900_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3902_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3903_o <= n3901_o & n3902_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3904 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3903_o,
    o => gen4_n6_peres4_j_o);
  n3907_o <= gen4_n6_peres4_j_n3904 (2);
  n3908_o <= gen4_n6_peres4_j_n3904 (1);
  n3909_o <= gen4_n6_peres4_j_n3904 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3910_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3911_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3912_o <= n3910_o & n3911_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3913_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3914_o <= n3912_o & n3913_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3915 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3914_o,
    o => gen4_n5_peres4_j_o);
  n3918_o <= gen4_n5_peres4_j_n3915 (2);
  n3919_o <= gen4_n5_peres4_j_n3915 (1);
  n3920_o <= gen4_n5_peres4_j_n3915 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3921_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3922_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3923_o <= n3921_o & n3922_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3924_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3925_o <= n3923_o & n3924_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3926 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3925_o,
    o => gen4_n4_peres4_j_o);
  n3929_o <= gen4_n4_peres4_j_n3926 (2);
  n3930_o <= gen4_n4_peres4_j_n3926 (1);
  n3931_o <= gen4_n4_peres4_j_n3926 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3932_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3933_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3934_o <= n3932_o & n3933_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3935_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3936_o <= n3934_o & n3935_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3937 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3936_o,
    o => gen4_n3_peres4_j_o);
  n3940_o <= gen4_n3_peres4_j_n3937 (2);
  n3941_o <= gen4_n3_peres4_j_n3937 (1);
  n3942_o <= gen4_n3_peres4_j_n3937 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3943_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3944_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3945_o <= n3943_o & n3944_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3946_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3947_o <= n3945_o & n3946_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3948 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3947_o,
    o => gen4_n2_peres4_j_o);
  n3951_o <= gen4_n2_peres4_j_n3948 (2);
  n3952_o <= gen4_n2_peres4_j_n3948 (1);
  n3953_o <= gen4_n2_peres4_j_n3948 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3954_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3955_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3956_o <= n3954_o & n3955_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3957_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3958_o <= n3956_o & n3957_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3959 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3958_o,
    o => gen4_n1_peres4_j_o);
  n3962_o <= gen4_n1_peres4_j_n3959 (2);
  n3963_o <= gen4_n1_peres4_j_n3959 (1);
  n3964_o <= gen4_n1_peres4_j_n3959 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3965_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3966_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3967_o <= n3965_o & n3966_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3968_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3969_o <= n3967_o & n3968_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3970 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3969_o,
    o => gen4_n0_peres4_j_o);
  n3973_o <= gen4_n0_peres4_j_n3970 (2);
  n3974_o <= gen4_n0_peres4_j_n3970 (1);
  n3975_o <= gen4_n0_peres4_j_n3970 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3976_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3977_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3978_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3979_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3980_o <= n3978_o & n3979_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3981 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3980_o,
    o => gen5_n1_cnot5_j_o);
  n3984_o <= gen5_n1_cnot5_j_n3981 (1);
  n3985_o <= gen5_n1_cnot5_j_n3981 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3986_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3987_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3988_o <= n3986_o & n3987_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3989 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3988_o,
    o => gen5_n2_cnot5_j_o);
  n3992_o <= gen5_n2_cnot5_j_n3989 (1);
  n3993_o <= gen5_n2_cnot5_j_n3989 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3994_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3995_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3996_o <= n3994_o & n3995_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3997 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3996_o,
    o => gen5_n3_cnot5_j_o);
  n4000_o <= gen5_n3_cnot5_j_n3997 (1);
  n4001_o <= gen5_n3_cnot5_j_n3997 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4002_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4003_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4004_o <= n4002_o & n4003_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n4005 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n4004_o,
    o => gen5_n4_cnot5_j_o);
  n4008_o <= gen5_n4_cnot5_j_n4005 (1);
  n4009_o <= gen5_n4_cnot5_j_n4005 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4010_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4011_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4012_o <= n4010_o & n4011_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n4013 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n4012_o,
    o => gen5_n5_cnot5_j_o);
  n4016_o <= gen5_n5_cnot5_j_n4013 (1);
  n4017_o <= gen5_n5_cnot5_j_n4013 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4018_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4019_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4020_o <= n4018_o & n4019_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n4021 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n4020_o,
    o => gen5_n6_cnot5_j_o);
  n4024_o <= gen5_n6_cnot5_j_n4021 (1);
  n4025_o <= gen5_n6_cnot5_j_n4021 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4026_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4027_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4028_o <= n4026_o & n4027_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n4029 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n4028_o,
    o => gen5_n7_cnot5_j_o);
  n4032_o <= gen5_n7_cnot5_j_n4029 (1);
  n4033_o <= gen5_n7_cnot5_j_n4029 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4034_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4035_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4036_o <= n4034_o & n4035_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n4037 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n4036_o,
    o => gen5_n8_cnot5_j_o);
  n4040_o <= gen5_n8_cnot5_j_n4037 (1);
  n4041_o <= gen5_n8_cnot5_j_n4037 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4042_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4043_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4044_o <= n4042_o & n4043_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n4045 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n4044_o,
    o => gen5_n9_cnot5_j_o);
  n4048_o <= gen5_n9_cnot5_j_n4045 (1);
  n4049_o <= gen5_n9_cnot5_j_n4045 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4050_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4051_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4052_o <= n4050_o & n4051_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n4053 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n4052_o,
    o => gen5_n10_cnot5_j_o);
  n4056_o <= gen5_n10_cnot5_j_n4053 (1);
  n4057_o <= gen5_n10_cnot5_j_n4053 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4058_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4059_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4060_o <= n4058_o & n4059_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n4061 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n4060_o,
    o => gen5_n11_cnot5_j_o);
  n4064_o <= gen5_n11_cnot5_j_n4061 (1);
  n4065_o <= gen5_n11_cnot5_j_n4061 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4066_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4067_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4068_o <= n4066_o & n4067_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n4069 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n4068_o,
    o => gen5_n12_cnot5_j_o);
  n4072_o <= gen5_n12_cnot5_j_n4069 (1);
  n4073_o <= gen5_n12_cnot5_j_n4069 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4074_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4075_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4076_o <= n4074_o & n4075_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n4077 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n4076_o,
    o => gen5_n13_cnot5_j_o);
  n4080_o <= gen5_n13_cnot5_j_n4077 (1);
  n4081_o <= gen5_n13_cnot5_j_n4077 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4082_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4083_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4084_o <= n4082_o & n4083_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n4085 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n4084_o,
    o => gen5_n14_cnot5_j_o);
  n4088_o <= gen5_n14_cnot5_j_n4085 (1);
  n4089_o <= gen5_n14_cnot5_j_n4085 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4090_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4091_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4092_o <= n4090_o & n4091_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n4093 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n4092_o,
    o => gen5_n15_cnot5_j_o);
  n4096_o <= gen5_n15_cnot5_j_n4093 (1);
  n4097_o <= gen5_n15_cnot5_j_n4093 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n4098_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n4099_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n4100_o <= n4098_o & n4099_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n4101 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n4100_o,
    o => gen5_n16_cnot5_j_o);
  n4104_o <= gen5_n16_cnot5_j_n4101 (1);
  n4105_o <= gen5_n16_cnot5_j_n4101 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n4106_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n4107_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n4108_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n4109_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4110_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4111_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4112_o <= n4110_o & n4111_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n4113 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n4112_o,
    o => gen6_n1_cnot1_j_o);
  n4116_o <= gen6_n1_cnot1_j_n4113 (1);
  n4117_o <= gen6_n1_cnot1_j_n4113 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4118_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4119_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4120_o <= n4118_o & n4119_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n4121 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n4120_o,
    o => gen6_n2_cnot1_j_o);
  n4124_o <= gen6_n2_cnot1_j_n4121 (1);
  n4125_o <= gen6_n2_cnot1_j_n4121 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4126_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4127_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4128_o <= n4126_o & n4127_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n4129 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n4128_o,
    o => gen6_n3_cnot1_j_o);
  n4132_o <= gen6_n3_cnot1_j_n4129 (1);
  n4133_o <= gen6_n3_cnot1_j_n4129 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4134_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4135_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4136_o <= n4134_o & n4135_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n4137 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n4136_o,
    o => gen6_n4_cnot1_j_o);
  n4140_o <= gen6_n4_cnot1_j_n4137 (1);
  n4141_o <= gen6_n4_cnot1_j_n4137 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4142_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4143_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4144_o <= n4142_o & n4143_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n4145 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n4144_o,
    o => gen6_n5_cnot1_j_o);
  n4148_o <= gen6_n5_cnot1_j_n4145 (1);
  n4149_o <= gen6_n5_cnot1_j_n4145 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4150_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4151_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4152_o <= n4150_o & n4151_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n4153 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n4152_o,
    o => gen6_n6_cnot1_j_o);
  n4156_o <= gen6_n6_cnot1_j_n4153 (1);
  n4157_o <= gen6_n6_cnot1_j_n4153 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4158_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4159_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4160_o <= n4158_o & n4159_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n4161 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n4160_o,
    o => gen6_n7_cnot1_j_o);
  n4164_o <= gen6_n7_cnot1_j_n4161 (1);
  n4165_o <= gen6_n7_cnot1_j_n4161 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4166_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4167_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4168_o <= n4166_o & n4167_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n4169 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n4168_o,
    o => gen6_n8_cnot1_j_o);
  n4172_o <= gen6_n8_cnot1_j_n4169 (1);
  n4173_o <= gen6_n8_cnot1_j_n4169 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4174_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4175_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4176_o <= n4174_o & n4175_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n4177 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n4176_o,
    o => gen6_n9_cnot1_j_o);
  n4180_o <= gen6_n9_cnot1_j_n4177 (1);
  n4181_o <= gen6_n9_cnot1_j_n4177 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4182_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4183_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4184_o <= n4182_o & n4183_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n4185 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n4184_o,
    o => gen6_n10_cnot1_j_o);
  n4188_o <= gen6_n10_cnot1_j_n4185 (1);
  n4189_o <= gen6_n10_cnot1_j_n4185 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4190_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4191_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4192_o <= n4190_o & n4191_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n4193 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n4192_o,
    o => gen6_n11_cnot1_j_o);
  n4196_o <= gen6_n11_cnot1_j_n4193 (1);
  n4197_o <= gen6_n11_cnot1_j_n4193 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4198_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4199_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4200_o <= n4198_o & n4199_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n4201 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n4200_o,
    o => gen6_n12_cnot1_j_o);
  n4204_o <= gen6_n12_cnot1_j_n4201 (1);
  n4205_o <= gen6_n12_cnot1_j_n4201 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4206_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4207_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4208_o <= n4206_o & n4207_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4209 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4208_o,
    o => gen6_n13_cnot1_j_o);
  n4212_o <= gen6_n13_cnot1_j_n4209 (1);
  n4213_o <= gen6_n13_cnot1_j_n4209 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4214_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4215_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4216_o <= n4214_o & n4215_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4217 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4216_o,
    o => gen6_n14_cnot1_j_o);
  n4220_o <= gen6_n14_cnot1_j_n4217 (1);
  n4221_o <= gen6_n14_cnot1_j_n4217 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4222_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4223_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4224_o <= n4222_o & n4223_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4225 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4224_o,
    o => gen6_n15_cnot1_j_o);
  n4228_o <= gen6_n15_cnot1_j_n4225 (1);
  n4229_o <= gen6_n15_cnot1_j_n4225 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4230_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4231_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4232_o <= n4230_o & n4231_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4233 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4232_o,
    o => gen6_n16_cnot1_j_o);
  n4236_o <= gen6_n16_cnot1_j_n4233 (1);
  n4237_o <= gen6_n16_cnot1_j_n4233 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4238_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4239_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4240_o <= n4238_o & n4239_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4241 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4240_o,
    o => gen6_n17_cnot1_j_o);
  n4244_o <= gen6_n17_cnot1_j_n4241 (1);
  n4245_o <= gen6_n17_cnot1_j_n4241 (0);
  n4246_o <= n3456_o & n3448_o & n3440_o & n3432_o & n3424_o & n3416_o & n3408_o & n3400_o & n3392_o & n3384_o & n3376_o & n3368_o & n3360_o & n3352_o & n3344_o & n3336_o & n3328_o & n3458_o;
  n4247_o <= n3457_o & n3449_o & n3441_o & n3433_o & n3425_o & n3417_o & n3409_o & n3401_o & n3393_o & n3385_o & n3377_o & n3369_o & n3361_o & n3353_o & n3345_o & n3337_o & n3329_o & n3459_o;
  n4248_o <= n3461_o & n3468_o & n3476_o & n3484_o & n3492_o & n3500_o & n3508_o & n3516_o & n3524_o & n3532_o & n3540_o & n3548_o & n3556_o & n3564_o & n3572_o & n3580_o & n3588_o & n3460_o;
  n4249_o <= n3469_o & n3477_o & n3485_o & n3493_o & n3501_o & n3509_o & n3517_o & n3525_o & n3533_o & n3541_o & n3549_o & n3557_o & n3565_o & n3573_o & n3581_o & n3589_o & n3590_o;
  n4250_o <= n3778_o & n3767_o & n3756_o & n3745_o & n3734_o & n3723_o & n3712_o & n3701_o & n3690_o & n3679_o & n3668_o & n3657_o & n3646_o & n3635_o & n3624_o & n3613_o & n3602_o & n3591_o;
  n4251_o <= n3779_o & n3777_o & n3766_o & n3755_o & n3744_o & n3733_o & n3722_o & n3711_o & n3700_o & n3689_o & n3678_o & n3667_o & n3656_o & n3645_o & n3634_o & n3623_o & n3612_o & n3601_o;
  n4252_o <= n3780_o & n3776_o & n3765_o & n3754_o & n3743_o & n3732_o & n3721_o & n3710_o & n3699_o & n3688_o & n3677_o & n3666_o & n3655_o & n3644_o & n3633_o & n3622_o & n3611_o & n3600_o;
  n4253_o <= n3787_o & n3797_o & n3808_o & n3819_o & n3830_o & n3841_o & n3852_o & n3863_o & n3874_o & n3885_o & n3896_o & n3907_o & n3918_o & n3929_o & n3940_o & n3951_o & n3962_o & n3973_o;
  n4254_o <= n3799_o & n3810_o & n3821_o & n3832_o & n3843_o & n3854_o & n3865_o & n3876_o & n3887_o & n3898_o & n3909_o & n3920_o & n3931_o & n3942_o & n3953_o & n3964_o & n3975_o & n3976_o;
  n4255_o <= n3788_o & n3798_o & n3809_o & n3820_o & n3831_o & n3842_o & n3853_o & n3864_o & n3875_o & n3886_o & n3897_o & n3908_o & n3919_o & n3930_o & n3941_o & n3952_o & n3963_o & n3974_o;
  n4256_o <= n4105_o & n4097_o & n4089_o & n4081_o & n4073_o & n4065_o & n4057_o & n4049_o & n4041_o & n4033_o & n4025_o & n4017_o & n4009_o & n4001_o & n3993_o & n3985_o & n3977_o;
  n4257_o <= n4107_o & n4104_o & n4096_o & n4088_o & n4080_o & n4072_o & n4064_o & n4056_o & n4048_o & n4040_o & n4032_o & n4024_o & n4016_o & n4008_o & n4000_o & n3992_o & n3984_o & n4106_o;
  n4258_o <= n4244_o & n4236_o & n4228_o & n4220_o & n4212_o & n4204_o & n4196_o & n4188_o & n4180_o & n4172_o & n4164_o & n4156_o & n4148_o & n4140_o & n4132_o & n4124_o & n4116_o & n4108_o;
  n4259_o <= n4245_o & n4237_o & n4229_o & n4221_o & n4213_o & n4205_o & n4197_o & n4189_o & n4181_o & n4173_o & n4165_o & n4157_o & n4149_o & n4141_o & n4133_o & n4125_o & n4117_o & n4109_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3313_o : std_logic_vector (1 downto 0);
  signal n3314_o : std_logic;
  signal n3315_o : std_logic;
  signal n3316_o : std_logic;
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic_vector (2 downto 0);
begin
  o <= n3319_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3313_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3314_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3315_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3316_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3317_o <= n3315_o and n3316_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3318_o <= n3314_o xor n3317_o;
  n3319_o <= n3313_o & n3318_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic_vector (1 downto 0);
begin
  o <= n3311_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3307_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3308_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3309_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3310_o <= n3308_o xor n3309_o;
  n3311_o <= n3307_o & n3310_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic;
  signal n3292_o : std_logic;
  signal n3293_o : std_logic;
  signal n3294_o : std_logic;
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic;
  signal n3301_o : std_logic;
  signal n3302_o : std_logic;
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic_vector (16 downto 0);
begin
  o <= n3305_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3287_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3288_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3289_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3290_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3291_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3292_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3293_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3294_o <= not n3293_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3295_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3296_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3297_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3298_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3299_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3300_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3301_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3302_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3303_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3304_o <= i (0);
  n3305_o <= n3287_o & n3288_o & n3289_o & n3290_o & n3291_o & n3292_o & n3294_o & n3295_o & n3296_o & n3297_o & n3298_o & n3299_o & n3300_o & n3301_o & n3302_o & n3303_o & n3304_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3238 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3246 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3249_o : std_logic;
  signal n3250_o : std_logic;
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3254 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic;
  signal n3260_o : std_logic;
  signal n3261_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3262 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic;
  signal n3268_o : std_logic;
  signal n3269_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3270 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3278 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic;
  signal n3284_o : std_logic_vector (5 downto 0);
  signal n3285_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n3283_o;
  o <= n3284_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3285_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3235_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3236_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3237_o <= n3235_o & n3236_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3238 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3237_o,
    o => gen1_n0_cnot0_o);
  n3241_o <= gen1_n0_cnot0_n3238 (1);
  n3242_o <= gen1_n0_cnot0_n3238 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3243_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3244_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3245_o <= n3243_o & n3244_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3246 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3245_o,
    o => gen1_n1_cnot0_o);
  n3249_o <= gen1_n1_cnot0_n3246 (1);
  n3250_o <= gen1_n1_cnot0_n3246 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3251_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3252_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3253_o <= n3251_o & n3252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3254 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3253_o,
    o => gen1_n2_cnot0_o);
  n3257_o <= gen1_n2_cnot0_n3254 (1);
  n3258_o <= gen1_n2_cnot0_n3254 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3259_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3260_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3261_o <= n3259_o & n3260_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3262 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3261_o,
    o => gen1_n3_cnot0_o);
  n3265_o <= gen1_n3_cnot0_n3262 (1);
  n3266_o <= gen1_n3_cnot0_n3262 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3267_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3268_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3269_o <= n3267_o & n3268_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3270 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3269_o,
    o => gen1_n4_cnot0_o);
  n3273_o <= gen1_n4_cnot0_n3270 (1);
  n3274_o <= gen1_n4_cnot0_n3270 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3275_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3276_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3277_o <= n3275_o & n3276_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3278 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3277_o,
    o => gen1_n5_cnot0_o);
  n3281_o <= gen1_n5_cnot0_n3278 (1);
  n3282_o <= gen1_n5_cnot0_n3278 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3283_o <= ctrl_prop (6);
  n3284_o <= n3282_o & n3274_o & n3266_o & n3258_o & n3250_o & n3242_o;
  n3285_o <= n3281_o & n3273_o & n3265_o & n3257_o & n3249_o & n3241_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3214_o : std_logic;
  signal n3215_o : std_logic;
  signal n3216_o : std_logic;
  signal n3217_o : std_logic;
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic;
  signal n3224_o : std_logic;
  signal n3225_o : std_logic;
  signal n3226_o : std_logic;
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic_vector (16 downto 0);
begin
  o <= n3232_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3214_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3215_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3216_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3217_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3218_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3219_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3220_o <= not n3219_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3221_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3222_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3223_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3224_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3225_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3226_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3227_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3228_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3229_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3230_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3231_o <= i (0);
  n3232_o <= n3214_o & n3215_o & n3216_o & n3217_o & n3218_o & n3220_o & n3221_o & n3222_o & n3223_o & n3224_o & n3225_o & n3226_o & n3227_o & n3228_o & n3229_o & n3230_o & n3231_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3170_o : std_logic;
  signal n3171_o : std_logic;
  signal n3172_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3173 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic;
  signal n3180_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3181 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3184_o : std_logic;
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3189 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3197 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3200_o : std_logic;
  signal n3201_o : std_logic;
  signal n3202_o : std_logic;
  signal n3203_o : std_logic;
  signal n3204_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3205 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic_vector (4 downto 0);
  signal n3212_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3210_o;
  o <= n3211_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3212_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3170_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3171_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3172_o <= n3170_o & n3171_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3173 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3172_o,
    o => gen1_n0_cnot0_o);
  n3176_o <= gen1_n0_cnot0_n3173 (1);
  n3177_o <= gen1_n0_cnot0_n3173 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3178_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3179_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3180_o <= n3178_o & n3179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3181 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3180_o,
    o => gen1_n1_cnot0_o);
  n3184_o <= gen1_n1_cnot0_n3181 (1);
  n3185_o <= gen1_n1_cnot0_n3181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3186_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3187_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3188_o <= n3186_o & n3187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3189 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3188_o,
    o => gen1_n2_cnot0_o);
  n3192_o <= gen1_n2_cnot0_n3189 (1);
  n3193_o <= gen1_n2_cnot0_n3189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3194_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3195_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3196_o <= n3194_o & n3195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3197 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3196_o,
    o => gen1_n3_cnot0_o);
  n3200_o <= gen1_n3_cnot0_n3197 (1);
  n3201_o <= gen1_n3_cnot0_n3197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3202_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3203_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3204_o <= n3202_o & n3203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3205 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3204_o,
    o => gen1_n4_cnot0_o);
  n3208_o <= gen1_n4_cnot0_n3205 (1);
  n3209_o <= gen1_n4_cnot0_n3205 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3210_o <= ctrl_prop (5);
  n3211_o <= n3209_o & n3201_o & n3193_o & n3185_o & n3177_o;
  n3212_o <= n3208_o & n3200_o & n3192_o & n3184_o & n3176_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (16 downto 0);
begin
  o <= n3167_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3147_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3148_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3149_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3150_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3151_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3152_o <= not n3151_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3153_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3154_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3155_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3156_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3157_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3158_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3159_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3160_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3161_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3162_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3163_o <= not n3162_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3164_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3165_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3166_o <= not n3165_o;
  n3167_o <= n3147_o & n3148_o & n3149_o & n3150_o & n3152_o & n3153_o & n3154_o & n3155_o & n3156_o & n3157_o & n3158_o & n3159_o & n3160_o & n3161_o & n3163_o & n3164_o & n3166_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3114 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3122 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3130 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3138 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic;
  signal n3144_o : std_logic_vector (3 downto 0);
  signal n3145_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3143_o;
  o <= n3144_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3145_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3111_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3112_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3113_o <= n3111_o & n3112_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3114 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3113_o,
    o => gen1_n0_cnot0_o);
  n3117_o <= gen1_n0_cnot0_n3114 (1);
  n3118_o <= gen1_n0_cnot0_n3114 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3119_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3120_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3121_o <= n3119_o & n3120_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3122 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3121_o,
    o => gen1_n1_cnot0_o);
  n3125_o <= gen1_n1_cnot0_n3122 (1);
  n3126_o <= gen1_n1_cnot0_n3122 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3127_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3128_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3129_o <= n3127_o & n3128_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3130 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3129_o,
    o => gen1_n2_cnot0_o);
  n3133_o <= gen1_n2_cnot0_n3130 (1);
  n3134_o <= gen1_n2_cnot0_n3130 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3135_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3136_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3137_o <= n3135_o & n3136_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3138 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3137_o,
    o => gen1_n3_cnot0_o);
  n3141_o <= gen1_n3_cnot0_n3138 (1);
  n3142_o <= gen1_n3_cnot0_n3138 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3143_o <= ctrl_prop (4);
  n3144_o <= n3142_o & n3134_o & n3126_o & n3118_o;
  n3145_o <= n3141_o & n3133_o & n3125_o & n3117_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic;
  signal n3108_o : std_logic_vector (16 downto 0);
begin
  o <= n3108_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3086_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3087_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3088_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3089_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3090_o <= not n3089_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3091_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3092_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3093_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3094_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3095_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3096_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3097_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3098_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3099_o <= not n3098_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3100_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3101_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3102_o <= not n3101_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3103_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3104_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3105_o <= not n3104_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3106_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3107_o <= not n3106_o;
  n3108_o <= n3086_o & n3087_o & n3088_o & n3090_o & n3091_o & n3092_o & n3093_o & n3094_o & n3095_o & n3096_o & n3097_o & n3099_o & n3100_o & n3102_o & n3103_o & n3105_o & n3107_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n3058_o : std_logic;
  signal n3059_o : std_logic;
  signal n3060_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3061 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic;
  signal n3068_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3069 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic;
  signal n3076_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3077 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (2 downto 0);
  signal n3084_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n3082_o;
  o <= n3083_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3084_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3058_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3059_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3060_o <= n3058_o & n3059_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3061 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3060_o,
    o => gen1_n0_cnot0_o);
  n3064_o <= gen1_n0_cnot0_n3061 (1);
  n3065_o <= gen1_n0_cnot0_n3061 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3066_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3067_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3068_o <= n3066_o & n3067_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3069 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3068_o,
    o => gen1_n1_cnot0_o);
  n3072_o <= gen1_n1_cnot0_n3069 (1);
  n3073_o <= gen1_n1_cnot0_n3069 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3074_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3075_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3076_o <= n3074_o & n3075_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3077 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3076_o,
    o => gen1_n2_cnot0_o);
  n3080_o <= gen1_n2_cnot0_n3077 (1);
  n3081_o <= gen1_n2_cnot0_n3077 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3082_o <= ctrl_prop (3);
  n3083_o <= n3081_o & n3073_o & n3065_o;
  n3084_o <= n3080_o & n3072_o & n3064_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic;
  signal n3041_o : std_logic;
  signal n3042_o : std_logic;
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic;
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic_vector (16 downto 0);
begin
  o <= n3055_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3033_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3034_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3035_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3036_o <= not n3035_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3037_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3038_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3039_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3040_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3041_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3042_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3043_o <= not n3042_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3044_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3045_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3046_o <= not n3045_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3047_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3048_o <= not n3047_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3049_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3050_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3051_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3052_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3053_o <= not n3052_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3054_o <= i (0);
  n3055_o <= n3033_o & n3034_o & n3036_o & n3037_o & n3038_o & n3039_o & n3040_o & n3041_o & n3043_o & n3044_o & n3046_o & n3048_o & n3049_o & n3050_o & n3051_o & n3053_o & n3054_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3016 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3024 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic_vector (1 downto 0);
  signal n3031_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n3029_o;
  o <= n3030_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3031_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3013_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3014_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3016 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3015_o,
    o => gen1_n0_cnot0_o);
  n3019_o <= gen1_n0_cnot0_n3016 (1);
  n3020_o <= gen1_n0_cnot0_n3016 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3021_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3022_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3024 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3023_o,
    o => gen1_n1_cnot0_o);
  n3027_o <= gen1_n1_cnot0_n3024 (1);
  n3028_o <= gen1_n1_cnot0_n3024 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3029_o <= ctrl_prop (2);
  n3030_o <= n3028_o & n3020_o;
  n3031_o <= n3027_o & n3019_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic;
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic;
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic;
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic_vector (16 downto 0);
begin
  o <= n3010_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2984_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2985_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2986_o <= not n2985_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2987_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2988_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2989_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2990_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2991_o <= not n2990_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2992_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2993_o <= not n2992_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2994_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2995_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2996_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2997_o <= not n2996_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2998_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2999_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3000_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3001_o <= not n3000_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3002_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3003_o <= not n3002_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3004_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3005_o <= not n3004_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3006_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3007_o <= not n3006_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3008_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3009_o <= not n3008_o;
  n3010_o <= n2984_o & n2986_o & n2987_o & n2988_o & n2989_o & n2991_o & n2993_o & n2994_o & n2995_o & n2997_o & n2998_o & n2999_o & n3001_o & n3003_o & n3005_o & n3007_o & n3009_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2855 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2863 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2871 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2879 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2882_o : std_logic;
  signal n2883_o : std_logic;
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2887 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2895 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2903 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2911 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2919 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic;
  signal n2925_o : std_logic;
  signal n2926_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2927 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2935 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2943 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2951 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2959 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2967 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2975 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (15 downto 0);
  signal n2982_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2980_o;
  o <= n2981_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2982_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2852_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2853_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2854_o <= n2852_o & n2853_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2855 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2854_o,
    o => gen1_n0_cnot0_o);
  n2858_o <= gen1_n0_cnot0_n2855 (1);
  n2859_o <= gen1_n0_cnot0_n2855 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2860_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2861_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2862_o <= n2860_o & n2861_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2863 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2862_o,
    o => gen1_n1_cnot0_o);
  n2866_o <= gen1_n1_cnot0_n2863 (1);
  n2867_o <= gen1_n1_cnot0_n2863 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2868_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2869_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2870_o <= n2868_o & n2869_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2871 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2870_o,
    o => gen1_n2_cnot0_o);
  n2874_o <= gen1_n2_cnot0_n2871 (1);
  n2875_o <= gen1_n2_cnot0_n2871 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2876_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2877_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2878_o <= n2876_o & n2877_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2879 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2878_o,
    o => gen1_n3_cnot0_o);
  n2882_o <= gen1_n3_cnot0_n2879 (1);
  n2883_o <= gen1_n3_cnot0_n2879 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2884_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2885_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2886_o <= n2884_o & n2885_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2887 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2886_o,
    o => gen1_n4_cnot0_o);
  n2890_o <= gen1_n4_cnot0_n2887 (1);
  n2891_o <= gen1_n4_cnot0_n2887 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2892_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2893_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2895 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2894_o,
    o => gen1_n5_cnot0_o);
  n2898_o <= gen1_n5_cnot0_n2895 (1);
  n2899_o <= gen1_n5_cnot0_n2895 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2900_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2901_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2902_o <= n2900_o & n2901_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2903 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2902_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2906_o <= gen1_n6_cnot0_n2903 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2907_o <= gen1_n6_cnot0_n2903 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2908_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2909_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2910_o <= n2908_o & n2909_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2911 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2910_o,
    o => gen1_n7_cnot0_o);
  n2914_o <= gen1_n7_cnot0_n2911 (1);
  n2915_o <= gen1_n7_cnot0_n2911 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2916_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2917_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2918_o <= n2916_o & n2917_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2919 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2918_o,
    o => gen1_n8_cnot0_o);
  n2922_o <= gen1_n8_cnot0_n2919 (1);
  n2923_o <= gen1_n8_cnot0_n2919 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2924_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2925_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2926_o <= n2924_o & n2925_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2927 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2926_o,
    o => gen1_n9_cnot0_o);
  n2930_o <= gen1_n9_cnot0_n2927 (1);
  n2931_o <= gen1_n9_cnot0_n2927 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2932_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2933_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2934_o <= n2932_o & n2933_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2935 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2934_o,
    o => gen1_n10_cnot0_o);
  n2938_o <= gen1_n10_cnot0_n2935 (1);
  n2939_o <= gen1_n10_cnot0_n2935 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2940_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2941_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2942_o <= n2940_o & n2941_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2943 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2942_o,
    o => gen1_n11_cnot0_o);
  n2946_o <= gen1_n11_cnot0_n2943 (1);
  n2947_o <= gen1_n11_cnot0_n2943 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2948_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2949_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2950_o <= n2948_o & n2949_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2951 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2950_o,
    o => gen1_n12_cnot0_o);
  n2954_o <= gen1_n12_cnot0_n2951 (1);
  n2955_o <= gen1_n12_cnot0_n2951 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2956_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2957_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2958_o <= n2956_o & n2957_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2959 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2958_o,
    o => gen1_n13_cnot0_o);
  n2962_o <= gen1_n13_cnot0_n2959 (1);
  n2963_o <= gen1_n13_cnot0_n2959 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2964_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2965_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2966_o <= n2964_o & n2965_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2967 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2966_o,
    o => gen1_n14_cnot0_o);
  n2970_o <= gen1_n14_cnot0_n2967 (1);
  n2971_o <= gen1_n14_cnot0_n2967 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2972_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2973_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2974_o <= n2972_o & n2973_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2975 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2974_o,
    o => gen1_n15_cnot0_o);
  n2978_o <= gen1_n15_cnot0_n2975 (1);
  n2979_o <= gen1_n15_cnot0_n2975 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2980_o <= ctrl_prop (16);
  n2981_o <= n2979_o & n2971_o & n2963_o & n2955_o & n2947_o & n2939_o & n2931_o & n2923_o & n2915_o & n2907_o & n2899_o & n2891_o & n2883_o & n2875_o & n2867_o & n2859_o;
  n2982_o <= n2978_o & n2970_o & n2962_o & n2954_o & n2946_o & n2938_o & n2930_o & n2922_o & n2914_o & n2906_o & n2898_o & n2890_o & n2882_o & n2874_o & n2866_o & n2858_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2714 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2717_o : std_logic;
  signal n2718_o : std_logic;
  signal n2719_o : std_logic;
  signal n2720_o : std_logic;
  signal n2721_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2722 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2730 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2738 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2741_o : std_logic;
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2746 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2754 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2762 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2770 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2773_o : std_logic;
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2778 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2781_o : std_logic;
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2786 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2794 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2797_o : std_logic;
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2802 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2805_o : std_logic;
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2810 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2818 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2826 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2834 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2842 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (16 downto 0);
  signal n2849_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2847_o;
  o <= n2848_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2849_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2711_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2712_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2713_o <= n2711_o & n2712_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2714 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2713_o,
    o => gen1_n0_cnot0_o);
  n2717_o <= gen1_n0_cnot0_n2714 (1);
  n2718_o <= gen1_n0_cnot0_n2714 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2719_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2720_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2721_o <= n2719_o & n2720_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2722 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2721_o,
    o => gen1_n1_cnot0_o);
  n2725_o <= gen1_n1_cnot0_n2722 (1);
  n2726_o <= gen1_n1_cnot0_n2722 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2727_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2728_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2729_o <= n2727_o & n2728_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2730 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2729_o,
    o => gen1_n2_cnot0_o);
  n2733_o <= gen1_n2_cnot0_n2730 (1);
  n2734_o <= gen1_n2_cnot0_n2730 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2735_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2736_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2738 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2737_o,
    o => gen1_n3_cnot0_o);
  n2741_o <= gen1_n3_cnot0_n2738 (1);
  n2742_o <= gen1_n3_cnot0_n2738 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2743_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2744_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2745_o <= n2743_o & n2744_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2746 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2745_o,
    o => gen1_n4_cnot0_o);
  n2749_o <= gen1_n4_cnot0_n2746 (1);
  n2750_o <= gen1_n4_cnot0_n2746 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2751_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2752_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2753_o <= n2751_o & n2752_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2754 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2753_o,
    o => gen1_n5_cnot0_o);
  n2757_o <= gen1_n5_cnot0_n2754 (1);
  n2758_o <= gen1_n5_cnot0_n2754 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2759_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2760_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2762 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2761_o,
    o => gen1_n6_cnot0_o);
  n2765_o <= gen1_n6_cnot0_n2762 (1);
  n2766_o <= gen1_n6_cnot0_n2762 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2767_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2768_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2769_o <= n2767_o & n2768_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2770 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2769_o,
    o => gen1_n7_cnot0_o);
  n2773_o <= gen1_n7_cnot0_n2770 (1);
  n2774_o <= gen1_n7_cnot0_n2770 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2775_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2776_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2777_o <= n2775_o & n2776_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2778 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2777_o,
    o => gen1_n8_cnot0_o);
  n2781_o <= gen1_n8_cnot0_n2778 (1);
  n2782_o <= gen1_n8_cnot0_n2778 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2783_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2784_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2785_o <= n2783_o & n2784_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2786 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2785_o,
    o => gen1_n9_cnot0_o);
  n2789_o <= gen1_n9_cnot0_n2786 (1);
  n2790_o <= gen1_n9_cnot0_n2786 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2791_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2792_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2793_o <= n2791_o & n2792_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2794 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2793_o,
    o => gen1_n10_cnot0_o);
  n2797_o <= gen1_n10_cnot0_n2794 (1);
  n2798_o <= gen1_n10_cnot0_n2794 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2799_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2800_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2801_o <= n2799_o & n2800_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2802 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2801_o,
    o => gen1_n11_cnot0_o);
  n2805_o <= gen1_n11_cnot0_n2802 (1);
  n2806_o <= gen1_n11_cnot0_n2802 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2807_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2808_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2809_o <= n2807_o & n2808_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2810 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2809_o,
    o => gen1_n12_cnot0_o);
  n2813_o <= gen1_n12_cnot0_n2810 (1);
  n2814_o <= gen1_n12_cnot0_n2810 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2815_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2816_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2818 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2817_o,
    o => gen1_n13_cnot0_o);
  n2821_o <= gen1_n13_cnot0_n2818 (1);
  n2822_o <= gen1_n13_cnot0_n2818 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2823_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2824_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2825_o <= n2823_o & n2824_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2826 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2825_o,
    o => gen1_n14_cnot0_o);
  n2829_o <= gen1_n14_cnot0_n2826 (1);
  n2830_o <= gen1_n14_cnot0_n2826 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2831_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2832_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2833_o <= n2831_o & n2832_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2834 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2833_o,
    o => gen1_n15_cnot0_o);
  n2837_o <= gen1_n15_cnot0_n2834 (1);
  n2838_o <= gen1_n15_cnot0_n2834 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2839_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2840_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2841_o <= n2839_o & n2840_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2842 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2841_o,
    o => gen1_n16_cnot0_o);
  n2845_o <= gen1_n16_cnot0_n2842 (1);
  n2846_o <= gen1_n16_cnot0_n2842 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2847_o <= ctrl_prop (17);
  n2848_o <= n2846_o & n2838_o & n2830_o & n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2774_o & n2766_o & n2758_o & n2750_o & n2742_o & n2734_o & n2726_o & n2718_o;
  n2849_o <= n2845_o & n2837_o & n2829_o & n2821_o & n2813_o & n2805_o & n2797_o & n2789_o & n2781_o & n2773_o & n2765_o & n2757_o & n2749_o & n2741_o & n2733_o & n2725_o & n2717_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1828 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1836 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1844 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1852 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1860 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1868 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1876 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1884 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1892 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1900 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1908 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1916 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1924 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1932 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1940 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic;
  signal n1947_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1948 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1960 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1968 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1976 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1984 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1992 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2000 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2008 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2016 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2024 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2032 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2040 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2048 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2056 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2064 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal n2071_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2072 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2084 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2095 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2106 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2117 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2128 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2139 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic_vector (1 downto 0);
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2150 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic_vector (1 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2161 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal n2170_o : std_logic;
  signal n2171_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2172 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2183 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2194 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic_vector (1 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2205 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic_vector (1 downto 0);
  signal n2214_o : std_logic;
  signal n2215_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2216 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic_vector (1 downto 0);
  signal n2225_o : std_logic;
  signal n2226_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2227 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (1 downto 0);
  signal n2236_o : std_logic;
  signal n2237_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2238 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic_vector (1 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2249 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2260 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (1 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2270 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic_vector (1 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2281 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2292 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2303 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic_vector (1 downto 0);
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2314 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic_vector (1 downto 0);
  signal n2323_o : std_logic;
  signal n2324_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2325 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (1 downto 0);
  signal n2334_o : std_logic;
  signal n2335_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2336 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic_vector (1 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2347 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic_vector (1 downto 0);
  signal n2356_o : std_logic;
  signal n2357_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2358 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic_vector (1 downto 0);
  signal n2367_o : std_logic;
  signal n2368_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2369 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2372_o : std_logic;
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic_vector (1 downto 0);
  signal n2378_o : std_logic;
  signal n2379_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2380 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic_vector (1 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2391 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic_vector (1 downto 0);
  signal n2400_o : std_logic;
  signal n2401_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2402 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic_vector (1 downto 0);
  signal n2411_o : std_logic;
  signal n2412_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2413 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal n2422_o : std_logic;
  signal n2423_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2424 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic_vector (1 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2435 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic_vector (1 downto 0);
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2446 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2454 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2462 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2470 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2478 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2486 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2494 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2502 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2510 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2518 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2526 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2534 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2542 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2550 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2558 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2570 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2578 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2586 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2594 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2602 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2610 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2618 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2626 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2634 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2642 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2650 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2653_o : std_logic;
  signal n2654_o : std_logic;
  signal n2655_o : std_logic;
  signal n2656_o : std_logic;
  signal n2657_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2658 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2661_o : std_logic;
  signal n2662_o : std_logic;
  signal n2663_o : std_logic;
  signal n2664_o : std_logic;
  signal n2665_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2666 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2674 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2677_o : std_logic;
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2682 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic;
  signal n2687_o : std_logic;
  signal n2688_o : std_logic;
  signal n2689_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2690 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (16 downto 0);
  signal n2696_o : std_logic_vector (16 downto 0);
  signal n2697_o : std_logic_vector (16 downto 0);
  signal n2698_o : std_logic_vector (16 downto 0);
  signal n2699_o : std_logic_vector (16 downto 0);
  signal n2700_o : std_logic_vector (16 downto 0);
  signal n2701_o : std_logic_vector (16 downto 0);
  signal n2702_o : std_logic_vector (16 downto 0);
  signal n2703_o : std_logic_vector (16 downto 0);
  signal n2704_o : std_logic_vector (16 downto 0);
  signal n2705_o : std_logic_vector (16 downto 0);
  signal n2706_o : std_logic_vector (16 downto 0);
  signal n2707_o : std_logic_vector (16 downto 0);
  signal n2708_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2695_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2696_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2697_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2698_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2699_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2700_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2701_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2702_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2703_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2704_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2705_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2706_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2707_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2708_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1825_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1826_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1828 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1827_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1831_o <= gen1_n1_cnot1_j_n1828 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1832_o <= gen1_n1_cnot1_j_n1828 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1833_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1834_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1836 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1835_o,
    o => gen1_n2_cnot1_j_o);
  n1839_o <= gen1_n2_cnot1_j_n1836 (1);
  n1840_o <= gen1_n2_cnot1_j_n1836 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1841_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1842_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1844 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1843_o,
    o => gen1_n3_cnot1_j_o);
  n1847_o <= gen1_n3_cnot1_j_n1844 (1);
  n1848_o <= gen1_n3_cnot1_j_n1844 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1849_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1850_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1851_o <= n1849_o & n1850_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1852 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1851_o,
    o => gen1_n4_cnot1_j_o);
  n1855_o <= gen1_n4_cnot1_j_n1852 (1);
  n1856_o <= gen1_n4_cnot1_j_n1852 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1857_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1858_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1859_o <= n1857_o & n1858_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1860 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1859_o,
    o => gen1_n5_cnot1_j_o);
  n1863_o <= gen1_n5_cnot1_j_n1860 (1);
  n1864_o <= gen1_n5_cnot1_j_n1860 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1865_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1866_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1868 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1867_o,
    o => gen1_n6_cnot1_j_o);
  n1871_o <= gen1_n6_cnot1_j_n1868 (1);
  n1872_o <= gen1_n6_cnot1_j_n1868 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1873_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1874_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1876 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1875_o,
    o => gen1_n7_cnot1_j_o);
  n1879_o <= gen1_n7_cnot1_j_n1876 (1);
  n1880_o <= gen1_n7_cnot1_j_n1876 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1881_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1882_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1883_o <= n1881_o & n1882_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1884 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1883_o,
    o => gen1_n8_cnot1_j_o);
  n1887_o <= gen1_n8_cnot1_j_n1884 (1);
  n1888_o <= gen1_n8_cnot1_j_n1884 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1889_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1890_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1891_o <= n1889_o & n1890_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1892 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1891_o,
    o => gen1_n9_cnot1_j_o);
  n1895_o <= gen1_n9_cnot1_j_n1892 (1);
  n1896_o <= gen1_n9_cnot1_j_n1892 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1897_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1898_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1900 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1899_o,
    o => gen1_n10_cnot1_j_o);
  n1903_o <= gen1_n10_cnot1_j_n1900 (1);
  n1904_o <= gen1_n10_cnot1_j_n1900 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1905_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1906_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1907_o <= n1905_o & n1906_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1908 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1907_o,
    o => gen1_n11_cnot1_j_o);
  n1911_o <= gen1_n11_cnot1_j_n1908 (1);
  n1912_o <= gen1_n11_cnot1_j_n1908 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1913_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1914_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1916 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1915_o,
    o => gen1_n12_cnot1_j_o);
  n1919_o <= gen1_n12_cnot1_j_n1916 (1);
  n1920_o <= gen1_n12_cnot1_j_n1916 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1921_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1922_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1923_o <= n1921_o & n1922_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1924 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1923_o,
    o => gen1_n13_cnot1_j_o);
  n1927_o <= gen1_n13_cnot1_j_n1924 (1);
  n1928_o <= gen1_n13_cnot1_j_n1924 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1929_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1930_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1931_o <= n1929_o & n1930_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1932 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1931_o,
    o => gen1_n14_cnot1_j_o);
  n1935_o <= gen1_n14_cnot1_j_n1932 (1);
  n1936_o <= gen1_n14_cnot1_j_n1932 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1937_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1938_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1940 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1939_o,
    o => gen1_n15_cnot1_j_o);
  n1943_o <= gen1_n15_cnot1_j_n1940 (1);
  n1944_o <= gen1_n15_cnot1_j_n1940 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1945_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1946_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1947_o <= n1945_o & n1946_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1948 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1947_o,
    o => gen1_n16_cnot1_j_o);
  n1951_o <= gen1_n16_cnot1_j_n1948 (1);
  n1952_o <= gen1_n16_cnot1_j_n1948 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1953_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1954_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1955_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1956_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1957_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1958_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1960 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1959_o,
    o => gen2_n16_cnot2_j_o);
  n1963_o <= gen2_n16_cnot2_j_n1960 (1);
  n1964_o <= gen2_n16_cnot2_j_n1960 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1965_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1966_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1967_o <= n1965_o & n1966_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1968 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1967_o,
    o => gen2_n15_cnot2_j_o);
  n1971_o <= gen2_n15_cnot2_j_n1968 (1);
  n1972_o <= gen2_n15_cnot2_j_n1968 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1973_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1974_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1976 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1975_o,
    o => gen2_n14_cnot2_j_o);
  n1979_o <= gen2_n14_cnot2_j_n1976 (1);
  n1980_o <= gen2_n14_cnot2_j_n1976 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1981_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1982_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1983_o <= n1981_o & n1982_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1984 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1983_o,
    o => gen2_n13_cnot2_j_o);
  n1987_o <= gen2_n13_cnot2_j_n1984 (1);
  n1988_o <= gen2_n13_cnot2_j_n1984 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1989_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1990_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1991_o <= n1989_o & n1990_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1992 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1991_o,
    o => gen2_n12_cnot2_j_o);
  n1995_o <= gen2_n12_cnot2_j_n1992 (1);
  n1996_o <= gen2_n12_cnot2_j_n1992 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1997_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1998_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1999_o <= n1997_o & n1998_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2000 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1999_o,
    o => gen2_n11_cnot2_j_o);
  n2003_o <= gen2_n11_cnot2_j_n2000 (1);
  n2004_o <= gen2_n11_cnot2_j_n2000 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2005_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2006_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2008 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2007_o,
    o => gen2_n10_cnot2_j_o);
  n2011_o <= gen2_n10_cnot2_j_n2008 (1);
  n2012_o <= gen2_n10_cnot2_j_n2008 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2013_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2014_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2016 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2015_o,
    o => gen2_n9_cnot2_j_o);
  n2019_o <= gen2_n9_cnot2_j_n2016 (1);
  n2020_o <= gen2_n9_cnot2_j_n2016 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2021_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2022_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2024 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2023_o,
    o => gen2_n8_cnot2_j_o);
  n2027_o <= gen2_n8_cnot2_j_n2024 (1);
  n2028_o <= gen2_n8_cnot2_j_n2024 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2029_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2030_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2032 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2031_o,
    o => gen2_n7_cnot2_j_o);
  n2035_o <= gen2_n7_cnot2_j_n2032 (1);
  n2036_o <= gen2_n7_cnot2_j_n2032 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2037_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2038_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2040 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2039_o,
    o => gen2_n6_cnot2_j_o);
  n2043_o <= gen2_n6_cnot2_j_n2040 (1);
  n2044_o <= gen2_n6_cnot2_j_n2040 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2045_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2046_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2048 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2047_o,
    o => gen2_n5_cnot2_j_o);
  n2051_o <= gen2_n5_cnot2_j_n2048 (1);
  n2052_o <= gen2_n5_cnot2_j_n2048 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2053_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2054_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2056 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2055_o,
    o => gen2_n4_cnot2_j_o);
  n2059_o <= gen2_n4_cnot2_j_n2056 (1);
  n2060_o <= gen2_n4_cnot2_j_n2056 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2061_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2062_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2064 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2063_o,
    o => gen2_n3_cnot2_j_o);
  n2067_o <= gen2_n3_cnot2_j_n2064 (1);
  n2068_o <= gen2_n3_cnot2_j_n2064 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2069_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2070_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2071_o <= n2069_o & n2070_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2072 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2071_o,
    o => gen2_n2_cnot2_j_o);
  n2075_o <= gen2_n2_cnot2_j_n2072 (1);
  n2076_o <= gen2_n2_cnot2_j_n2072 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2077_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2078_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2079_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2080_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2082_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2083_o <= n2081_o & n2082_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2084 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2083_o,
    o => gen3_n1_ccnot3_j_o);
  n2087_o <= gen3_n1_ccnot3_j_n2084 (2);
  n2088_o <= gen3_n1_ccnot3_j_n2084 (1);
  n2089_o <= gen3_n1_ccnot3_j_n2084 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2090_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2091_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2093_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2095 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2094_o,
    o => gen3_n2_ccnot3_j_o);
  n2098_o <= gen3_n2_ccnot3_j_n2095 (2);
  n2099_o <= gen3_n2_ccnot3_j_n2095 (1);
  n2100_o <= gen3_n2_ccnot3_j_n2095 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2101_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2102_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2104_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2106 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2105_o,
    o => gen3_n3_ccnot3_j_o);
  n2109_o <= gen3_n3_ccnot3_j_n2106 (2);
  n2110_o <= gen3_n3_ccnot3_j_n2106 (1);
  n2111_o <= gen3_n3_ccnot3_j_n2106 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2112_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2113_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2115_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2116_o <= n2114_o & n2115_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2117 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2116_o,
    o => gen3_n4_ccnot3_j_o);
  n2120_o <= gen3_n4_ccnot3_j_n2117 (2);
  n2121_o <= gen3_n4_ccnot3_j_n2117 (1);
  n2122_o <= gen3_n4_ccnot3_j_n2117 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2123_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2124_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2126_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2128 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2127_o,
    o => gen3_n5_ccnot3_j_o);
  n2131_o <= gen3_n5_ccnot3_j_n2128 (2);
  n2132_o <= gen3_n5_ccnot3_j_n2128 (1);
  n2133_o <= gen3_n5_ccnot3_j_n2128 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2134_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2135_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2136_o <= n2134_o & n2135_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2137_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2138_o <= n2136_o & n2137_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2139 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2138_o,
    o => gen3_n6_ccnot3_j_o);
  n2142_o <= gen3_n6_ccnot3_j_n2139 (2);
  n2143_o <= gen3_n6_ccnot3_j_n2139 (1);
  n2144_o <= gen3_n6_ccnot3_j_n2139 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2145_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2146_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2147_o <= n2145_o & n2146_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2148_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2150 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2149_o,
    o => gen3_n7_ccnot3_j_o);
  n2153_o <= gen3_n7_ccnot3_j_n2150 (2);
  n2154_o <= gen3_n7_ccnot3_j_n2150 (1);
  n2155_o <= gen3_n7_ccnot3_j_n2150 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2156_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2157_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2158_o <= n2156_o & n2157_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2159_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2160_o <= n2158_o & n2159_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2161 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2160_o,
    o => gen3_n8_ccnot3_j_o);
  n2164_o <= gen3_n8_ccnot3_j_n2161 (2);
  n2165_o <= gen3_n8_ccnot3_j_n2161 (1);
  n2166_o <= gen3_n8_ccnot3_j_n2161 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2167_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2168_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2170_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2171_o <= n2169_o & n2170_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2172 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2171_o,
    o => gen3_n9_ccnot3_j_o);
  n2175_o <= gen3_n9_ccnot3_j_n2172 (2);
  n2176_o <= gen3_n9_ccnot3_j_n2172 (1);
  n2177_o <= gen3_n9_ccnot3_j_n2172 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2178_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2179_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2181_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2182_o <= n2180_o & n2181_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2183 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2182_o,
    o => gen3_n10_ccnot3_j_o);
  n2186_o <= gen3_n10_ccnot3_j_n2183 (2);
  n2187_o <= gen3_n10_ccnot3_j_n2183 (1);
  n2188_o <= gen3_n10_ccnot3_j_n2183 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2189_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2190_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2191_o <= n2189_o & n2190_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2192_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2194 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2193_o,
    o => gen3_n11_ccnot3_j_o);
  n2197_o <= gen3_n11_ccnot3_j_n2194 (2);
  n2198_o <= gen3_n11_ccnot3_j_n2194 (1);
  n2199_o <= gen3_n11_ccnot3_j_n2194 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2200_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2201_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2202_o <= n2200_o & n2201_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2203_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2205 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2204_o,
    o => gen3_n12_ccnot3_j_o);
  n2208_o <= gen3_n12_ccnot3_j_n2205 (2);
  n2209_o <= gen3_n12_ccnot3_j_n2205 (1);
  n2210_o <= gen3_n12_ccnot3_j_n2205 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2211_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2212_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2213_o <= n2211_o & n2212_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2214_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2215_o <= n2213_o & n2214_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2216 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2215_o,
    o => gen3_n13_ccnot3_j_o);
  n2219_o <= gen3_n13_ccnot3_j_n2216 (2);
  n2220_o <= gen3_n13_ccnot3_j_n2216 (1);
  n2221_o <= gen3_n13_ccnot3_j_n2216 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2222_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2223_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2224_o <= n2222_o & n2223_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2225_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2226_o <= n2224_o & n2225_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2227 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2226_o,
    o => gen3_n14_ccnot3_j_o);
  n2230_o <= gen3_n14_ccnot3_j_n2227 (2);
  n2231_o <= gen3_n14_ccnot3_j_n2227 (1);
  n2232_o <= gen3_n14_ccnot3_j_n2227 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2233_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2234_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2235_o <= n2233_o & n2234_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2236_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2237_o <= n2235_o & n2236_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2238 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2237_o,
    o => gen3_n15_ccnot3_j_o);
  n2241_o <= gen3_n15_ccnot3_j_n2238 (2);
  n2242_o <= gen3_n15_ccnot3_j_n2238 (1);
  n2243_o <= gen3_n15_ccnot3_j_n2238 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2244_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2245_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2246_o <= n2244_o & n2245_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2247_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2248_o <= n2246_o & n2247_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2249 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2248_o,
    o => gen3_n16_ccnot3_j_o);
  n2252_o <= gen3_n16_ccnot3_j_n2249 (2);
  n2253_o <= gen3_n16_ccnot3_j_n2249 (1);
  n2254_o <= gen3_n16_ccnot3_j_n2249 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2255_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2256_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2257_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2258_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2259_o <= n2257_o & n2258_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2260 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2259_o,
    o => cnot_4_o);
  n2263_o <= cnot_4_n2260 (1);
  n2264_o <= cnot_4_n2260 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2265_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2266_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2268_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2269_o <= n2267_o & n2268_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2270 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2269_o,
    o => gen4_n15_peres4_j_o);
  n2273_o <= gen4_n15_peres4_j_n2270 (2);
  n2274_o <= gen4_n15_peres4_j_n2270 (1);
  n2275_o <= gen4_n15_peres4_j_n2270 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2276_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2277_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2278_o <= n2276_o & n2277_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2279_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2280_o <= n2278_o & n2279_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2281 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2280_o,
    o => gen4_n14_peres4_j_o);
  n2284_o <= gen4_n14_peres4_j_n2281 (2);
  n2285_o <= gen4_n14_peres4_j_n2281 (1);
  n2286_o <= gen4_n14_peres4_j_n2281 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2287_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2288_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2290_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2291_o <= n2289_o & n2290_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2292 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2291_o,
    o => gen4_n13_peres4_j_o);
  n2295_o <= gen4_n13_peres4_j_n2292 (2);
  n2296_o <= gen4_n13_peres4_j_n2292 (1);
  n2297_o <= gen4_n13_peres4_j_n2292 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2298_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2299_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2301_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2302_o <= n2300_o & n2301_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2303 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2302_o,
    o => gen4_n12_peres4_j_o);
  n2306_o <= gen4_n12_peres4_j_n2303 (2);
  n2307_o <= gen4_n12_peres4_j_n2303 (1);
  n2308_o <= gen4_n12_peres4_j_n2303 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2309_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2310_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2311_o <= n2309_o & n2310_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2312_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2314 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2313_o,
    o => gen4_n11_peres4_j_o);
  n2317_o <= gen4_n11_peres4_j_n2314 (2);
  n2318_o <= gen4_n11_peres4_j_n2314 (1);
  n2319_o <= gen4_n11_peres4_j_n2314 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2320_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2321_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2322_o <= n2320_o & n2321_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2323_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2324_o <= n2322_o & n2323_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2325 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2324_o,
    o => gen4_n10_peres4_j_o);
  n2328_o <= gen4_n10_peres4_j_n2325 (2);
  n2329_o <= gen4_n10_peres4_j_n2325 (1);
  n2330_o <= gen4_n10_peres4_j_n2325 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2331_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2332_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2334_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2335_o <= n2333_o & n2334_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2336 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2335_o,
    o => gen4_n9_peres4_j_o);
  n2339_o <= gen4_n9_peres4_j_n2336 (2);
  n2340_o <= gen4_n9_peres4_j_n2336 (1);
  n2341_o <= gen4_n9_peres4_j_n2336 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2342_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2343_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2344_o <= n2342_o & n2343_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2345_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2346_o <= n2344_o & n2345_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2347 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2346_o,
    o => gen4_n8_peres4_j_o);
  n2350_o <= gen4_n8_peres4_j_n2347 (2);
  n2351_o <= gen4_n8_peres4_j_n2347 (1);
  n2352_o <= gen4_n8_peres4_j_n2347 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2353_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2354_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2355_o <= n2353_o & n2354_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2356_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2357_o <= n2355_o & n2356_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2358 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2357_o,
    o => gen4_n7_peres4_j_o);
  n2361_o <= gen4_n7_peres4_j_n2358 (2);
  n2362_o <= gen4_n7_peres4_j_n2358 (1);
  n2363_o <= gen4_n7_peres4_j_n2358 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2364_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2365_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2366_o <= n2364_o & n2365_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2367_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2368_o <= n2366_o & n2367_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2369 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2368_o,
    o => gen4_n6_peres4_j_o);
  n2372_o <= gen4_n6_peres4_j_n2369 (2);
  n2373_o <= gen4_n6_peres4_j_n2369 (1);
  n2374_o <= gen4_n6_peres4_j_n2369 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2375_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2376_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2377_o <= n2375_o & n2376_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2378_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2379_o <= n2377_o & n2378_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2380 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2379_o,
    o => gen4_n5_peres4_j_o);
  n2383_o <= gen4_n5_peres4_j_n2380 (2);
  n2384_o <= gen4_n5_peres4_j_n2380 (1);
  n2385_o <= gen4_n5_peres4_j_n2380 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2386_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2387_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2388_o <= n2386_o & n2387_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2389_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2390_o <= n2388_o & n2389_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2391 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2390_o,
    o => gen4_n4_peres4_j_o);
  n2394_o <= gen4_n4_peres4_j_n2391 (2);
  n2395_o <= gen4_n4_peres4_j_n2391 (1);
  n2396_o <= gen4_n4_peres4_j_n2391 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2397_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2398_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2399_o <= n2397_o & n2398_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2400_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2401_o <= n2399_o & n2400_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2402 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2401_o,
    o => gen4_n3_peres4_j_o);
  n2405_o <= gen4_n3_peres4_j_n2402 (2);
  n2406_o <= gen4_n3_peres4_j_n2402 (1);
  n2407_o <= gen4_n3_peres4_j_n2402 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2408_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2409_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2410_o <= n2408_o & n2409_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2411_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2412_o <= n2410_o & n2411_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2413 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2412_o,
    o => gen4_n2_peres4_j_o);
  n2416_o <= gen4_n2_peres4_j_n2413 (2);
  n2417_o <= gen4_n2_peres4_j_n2413 (1);
  n2418_o <= gen4_n2_peres4_j_n2413 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2419_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2420_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2422_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2423_o <= n2421_o & n2422_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2424 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2423_o,
    o => gen4_n1_peres4_j_o);
  n2427_o <= gen4_n1_peres4_j_n2424 (2);
  n2428_o <= gen4_n1_peres4_j_n2424 (1);
  n2429_o <= gen4_n1_peres4_j_n2424 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2430_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2431_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2432_o <= n2430_o & n2431_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2433_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2434_o <= n2432_o & n2433_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2435 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2434_o,
    o => gen4_n0_peres4_j_o);
  n2438_o <= gen4_n0_peres4_j_n2435 (2);
  n2439_o <= gen4_n0_peres4_j_n2435 (1);
  n2440_o <= gen4_n0_peres4_j_n2435 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2441_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2442_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2443_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2444_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2445_o <= n2443_o & n2444_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2446 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2445_o,
    o => gen5_n1_cnot5_j_o);
  n2449_o <= gen5_n1_cnot5_j_n2446 (1);
  n2450_o <= gen5_n1_cnot5_j_n2446 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2451_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2452_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2454 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2453_o,
    o => gen5_n2_cnot5_j_o);
  n2457_o <= gen5_n2_cnot5_j_n2454 (1);
  n2458_o <= gen5_n2_cnot5_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2459_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2460_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2462 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2461_o,
    o => gen5_n3_cnot5_j_o);
  n2465_o <= gen5_n3_cnot5_j_n2462 (1);
  n2466_o <= gen5_n3_cnot5_j_n2462 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2467_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2468_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2470 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2469_o,
    o => gen5_n4_cnot5_j_o);
  n2473_o <= gen5_n4_cnot5_j_n2470 (1);
  n2474_o <= gen5_n4_cnot5_j_n2470 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2475_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2476_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2478 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2477_o,
    o => gen5_n5_cnot5_j_o);
  n2481_o <= gen5_n5_cnot5_j_n2478 (1);
  n2482_o <= gen5_n5_cnot5_j_n2478 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2483_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2484_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2486 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2485_o,
    o => gen5_n6_cnot5_j_o);
  n2489_o <= gen5_n6_cnot5_j_n2486 (1);
  n2490_o <= gen5_n6_cnot5_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2491_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2492_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2494 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2493_o,
    o => gen5_n7_cnot5_j_o);
  n2497_o <= gen5_n7_cnot5_j_n2494 (1);
  n2498_o <= gen5_n7_cnot5_j_n2494 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2499_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2500_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2502 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2501_o,
    o => gen5_n8_cnot5_j_o);
  n2505_o <= gen5_n8_cnot5_j_n2502 (1);
  n2506_o <= gen5_n8_cnot5_j_n2502 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2507_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2508_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2510 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2509_o,
    o => gen5_n9_cnot5_j_o);
  n2513_o <= gen5_n9_cnot5_j_n2510 (1);
  n2514_o <= gen5_n9_cnot5_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2515_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2516_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2518 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2517_o,
    o => gen5_n10_cnot5_j_o);
  n2521_o <= gen5_n10_cnot5_j_n2518 (1);
  n2522_o <= gen5_n10_cnot5_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2523_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2524_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2526 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2525_o,
    o => gen5_n11_cnot5_j_o);
  n2529_o <= gen5_n11_cnot5_j_n2526 (1);
  n2530_o <= gen5_n11_cnot5_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2531_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2532_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2534 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2533_o,
    o => gen5_n12_cnot5_j_o);
  n2537_o <= gen5_n12_cnot5_j_n2534 (1);
  n2538_o <= gen5_n12_cnot5_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2539_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2540_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2542 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2541_o,
    o => gen5_n13_cnot5_j_o);
  n2545_o <= gen5_n13_cnot5_j_n2542 (1);
  n2546_o <= gen5_n13_cnot5_j_n2542 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2547_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2548_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2550 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2549_o,
    o => gen5_n14_cnot5_j_o);
  n2553_o <= gen5_n14_cnot5_j_n2550 (1);
  n2554_o <= gen5_n14_cnot5_j_n2550 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2555_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2556_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2558 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2557_o,
    o => gen5_n15_cnot5_j_o);
  n2561_o <= gen5_n15_cnot5_j_n2558 (1);
  n2562_o <= gen5_n15_cnot5_j_n2558 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2563_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2564_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2565_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2566_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2567_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2568_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2570 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2569_o,
    o => gen6_n1_cnot1_j_o);
  n2573_o <= gen6_n1_cnot1_j_n2570 (1);
  n2574_o <= gen6_n1_cnot1_j_n2570 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2575_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2576_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2577_o <= n2575_o & n2576_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2578 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2577_o,
    o => gen6_n2_cnot1_j_o);
  n2581_o <= gen6_n2_cnot1_j_n2578 (1);
  n2582_o <= gen6_n2_cnot1_j_n2578 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2583_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2584_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2585_o <= n2583_o & n2584_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2586 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2585_o,
    o => gen6_n3_cnot1_j_o);
  n2589_o <= gen6_n3_cnot1_j_n2586 (1);
  n2590_o <= gen6_n3_cnot1_j_n2586 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2591_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2592_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2593_o <= n2591_o & n2592_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2594 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2593_o,
    o => gen6_n4_cnot1_j_o);
  n2597_o <= gen6_n4_cnot1_j_n2594 (1);
  n2598_o <= gen6_n4_cnot1_j_n2594 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2599_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2600_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2601_o <= n2599_o & n2600_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2602 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2601_o,
    o => gen6_n5_cnot1_j_o);
  n2605_o <= gen6_n5_cnot1_j_n2602 (1);
  n2606_o <= gen6_n5_cnot1_j_n2602 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2607_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2608_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2609_o <= n2607_o & n2608_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2610 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2609_o,
    o => gen6_n6_cnot1_j_o);
  n2613_o <= gen6_n6_cnot1_j_n2610 (1);
  n2614_o <= gen6_n6_cnot1_j_n2610 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2615_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2616_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2618 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2617_o,
    o => gen6_n7_cnot1_j_o);
  n2621_o <= gen6_n7_cnot1_j_n2618 (1);
  n2622_o <= gen6_n7_cnot1_j_n2618 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2623_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2624_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2626 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2625_o,
    o => gen6_n8_cnot1_j_o);
  n2629_o <= gen6_n8_cnot1_j_n2626 (1);
  n2630_o <= gen6_n8_cnot1_j_n2626 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2631_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2632_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2633_o <= n2631_o & n2632_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2634 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2633_o,
    o => gen6_n9_cnot1_j_o);
  n2637_o <= gen6_n9_cnot1_j_n2634 (1);
  n2638_o <= gen6_n9_cnot1_j_n2634 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2639_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2640_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2642 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2641_o,
    o => gen6_n10_cnot1_j_o);
  n2645_o <= gen6_n10_cnot1_j_n2642 (1);
  n2646_o <= gen6_n10_cnot1_j_n2642 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2647_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2648_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2649_o <= n2647_o & n2648_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2650 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2649_o,
    o => gen6_n11_cnot1_j_o);
  n2653_o <= gen6_n11_cnot1_j_n2650 (1);
  n2654_o <= gen6_n11_cnot1_j_n2650 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2655_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2656_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2657_o <= n2655_o & n2656_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2658 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2657_o,
    o => gen6_n12_cnot1_j_o);
  n2661_o <= gen6_n12_cnot1_j_n2658 (1);
  n2662_o <= gen6_n12_cnot1_j_n2658 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2663_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2664_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2665_o <= n2663_o & n2664_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2666 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2665_o,
    o => gen6_n13_cnot1_j_o);
  n2669_o <= gen6_n13_cnot1_j_n2666 (1);
  n2670_o <= gen6_n13_cnot1_j_n2666 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2671_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2672_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2674 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2673_o,
    o => gen6_n14_cnot1_j_o);
  n2677_o <= gen6_n14_cnot1_j_n2674 (1);
  n2678_o <= gen6_n14_cnot1_j_n2674 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2679_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2680_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2681_o <= n2679_o & n2680_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2682 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2681_o,
    o => gen6_n15_cnot1_j_o);
  n2685_o <= gen6_n15_cnot1_j_n2682 (1);
  n2686_o <= gen6_n15_cnot1_j_n2682 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2687_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2688_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2689_o <= n2687_o & n2688_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2690 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2689_o,
    o => gen6_n16_cnot1_j_o);
  n2693_o <= gen6_n16_cnot1_j_n2690 (1);
  n2694_o <= gen6_n16_cnot1_j_n2690 (0);
  n2695_o <= n1951_o & n1943_o & n1935_o & n1927_o & n1919_o & n1911_o & n1903_o & n1895_o & n1887_o & n1879_o & n1871_o & n1863_o & n1855_o & n1847_o & n1839_o & n1831_o & n1953_o;
  n2696_o <= n1952_o & n1944_o & n1936_o & n1928_o & n1920_o & n1912_o & n1904_o & n1896_o & n1888_o & n1880_o & n1872_o & n1864_o & n1856_o & n1848_o & n1840_o & n1832_o & n1954_o;
  n2697_o <= n1956_o & n1963_o & n1971_o & n1979_o & n1987_o & n1995_o & n2003_o & n2011_o & n2019_o & n2027_o & n2035_o & n2043_o & n2051_o & n2059_o & n2067_o & n2075_o & n1955_o;
  n2698_o <= n1964_o & n1972_o & n1980_o & n1988_o & n1996_o & n2004_o & n2012_o & n2020_o & n2028_o & n2036_o & n2044_o & n2052_o & n2060_o & n2068_o & n2076_o & n2077_o;
  n2699_o <= n2254_o & n2243_o & n2232_o & n2221_o & n2210_o & n2199_o & n2188_o & n2177_o & n2166_o & n2155_o & n2144_o & n2133_o & n2122_o & n2111_o & n2100_o & n2089_o & n2078_o;
  n2700_o <= n2255_o & n2253_o & n2242_o & n2231_o & n2220_o & n2209_o & n2198_o & n2187_o & n2176_o & n2165_o & n2154_o & n2143_o & n2132_o & n2121_o & n2110_o & n2099_o & n2088_o;
  n2701_o <= n2256_o & n2252_o & n2241_o & n2230_o & n2219_o & n2208_o & n2197_o & n2186_o & n2175_o & n2164_o & n2153_o & n2142_o & n2131_o & n2120_o & n2109_o & n2098_o & n2087_o;
  n2702_o <= n2263_o & n2273_o & n2284_o & n2295_o & n2306_o & n2317_o & n2328_o & n2339_o & n2350_o & n2361_o & n2372_o & n2383_o & n2394_o & n2405_o & n2416_o & n2427_o & n2438_o;
  n2703_o <= n2275_o & n2286_o & n2297_o & n2308_o & n2319_o & n2330_o & n2341_o & n2352_o & n2363_o & n2374_o & n2385_o & n2396_o & n2407_o & n2418_o & n2429_o & n2440_o & n2441_o;
  n2704_o <= n2264_o & n2274_o & n2285_o & n2296_o & n2307_o & n2318_o & n2329_o & n2340_o & n2351_o & n2362_o & n2373_o & n2384_o & n2395_o & n2406_o & n2417_o & n2428_o & n2439_o;
  n2705_o <= n2562_o & n2554_o & n2546_o & n2538_o & n2530_o & n2522_o & n2514_o & n2506_o & n2498_o & n2490_o & n2482_o & n2474_o & n2466_o & n2458_o & n2450_o & n2442_o;
  n2706_o <= n2564_o & n2561_o & n2553_o & n2545_o & n2537_o & n2529_o & n2521_o & n2513_o & n2505_o & n2497_o & n2489_o & n2481_o & n2473_o & n2465_o & n2457_o & n2449_o & n2563_o;
  n2707_o <= n2693_o & n2685_o & n2677_o & n2669_o & n2661_o & n2653_o & n2645_o & n2637_o & n2629_o & n2621_o & n2613_o & n2605_o & n2597_o & n2589_o & n2581_o & n2573_o & n2565_o;
  n2708_o <= n2694_o & n2686_o & n2678_o & n2670_o & n2662_o & n2654_o & n2646_o & n2638_o & n2630_o & n2622_o & n2614_o & n2606_o & n2598_o & n2590_o & n2582_o & n2574_o & n2566_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1814_o : std_logic;
  signal n1815_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1816 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1821_o;
  o <= n1820_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1822_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1814_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1815_o <= n1814_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1816 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1815_o,
    o => gen1_n0_cnot0_o);
  n1819_o <= gen1_n0_cnot0_n1816 (1);
  n1820_o <= gen1_n0_cnot0_n1816 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1821_o <= ctrl_prop (1);
  n1822_o <= n1819_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1668 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1671_o : std_logic;
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1676 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1684 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1692 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1700 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1703_o : std_logic;
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1708 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1711_o : std_logic;
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1716 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1724 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1727_o : std_logic;
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1732 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1740 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1743_o : std_logic;
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1748 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1756 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1759_o : std_logic;
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1764 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1772 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1775_o : std_logic;
  signal n1776_o : std_logic;
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1780 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1788 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1796 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1804 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic_vector (17 downto 0);
  signal n1811_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1809_o;
  o <= n1810_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1811_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1665_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1666_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1668 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1667_o,
    o => gen1_n0_cnot0_o);
  n1671_o <= gen1_n0_cnot0_n1668 (1);
  n1672_o <= gen1_n0_cnot0_n1668 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1673_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1674_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1675_o <= n1673_o & n1674_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1676 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1675_o,
    o => gen1_n1_cnot0_o);
  n1679_o <= gen1_n1_cnot0_n1676 (1);
  n1680_o <= gen1_n1_cnot0_n1676 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1681_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1682_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1683_o <= n1681_o & n1682_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1684 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1683_o,
    o => gen1_n2_cnot0_o);
  n1687_o <= gen1_n2_cnot0_n1684 (1);
  n1688_o <= gen1_n2_cnot0_n1684 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1689_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1690_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1692 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1691_o,
    o => gen1_n3_cnot0_o);
  n1695_o <= gen1_n3_cnot0_n1692 (1);
  n1696_o <= gen1_n3_cnot0_n1692 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1697_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1698_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1699_o <= n1697_o & n1698_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1700 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1699_o,
    o => gen1_n4_cnot0_o);
  n1703_o <= gen1_n4_cnot0_n1700 (1);
  n1704_o <= gen1_n4_cnot0_n1700 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1705_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1706_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1707_o <= n1705_o & n1706_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1708 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1707_o,
    o => gen1_n5_cnot0_o);
  n1711_o <= gen1_n5_cnot0_n1708 (1);
  n1712_o <= gen1_n5_cnot0_n1708 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1713_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1714_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1715_o <= n1713_o & n1714_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1716 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1715_o,
    o => gen1_n6_cnot0_o);
  n1719_o <= gen1_n6_cnot0_n1716 (1);
  n1720_o <= gen1_n6_cnot0_n1716 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1721_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1722_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1723_o <= n1721_o & n1722_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1724 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1723_o,
    o => gen1_n7_cnot0_o);
  n1727_o <= gen1_n7_cnot0_n1724 (1);
  n1728_o <= gen1_n7_cnot0_n1724 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1729_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1730_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1731_o <= n1729_o & n1730_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1732 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1731_o,
    o => gen1_n8_cnot0_o);
  n1735_o <= gen1_n8_cnot0_n1732 (1);
  n1736_o <= gen1_n8_cnot0_n1732 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1737_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1738_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1739_o <= n1737_o & n1738_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1740 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1739_o,
    o => gen1_n9_cnot0_o);
  n1743_o <= gen1_n9_cnot0_n1740 (1);
  n1744_o <= gen1_n9_cnot0_n1740 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1745_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1746_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1747_o <= n1745_o & n1746_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1748 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1747_o,
    o => gen1_n10_cnot0_o);
  n1751_o <= gen1_n10_cnot0_n1748 (1);
  n1752_o <= gen1_n10_cnot0_n1748 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1753_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1754_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1755_o <= n1753_o & n1754_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1756 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1755_o,
    o => gen1_n11_cnot0_o);
  n1759_o <= gen1_n11_cnot0_n1756 (1);
  n1760_o <= gen1_n11_cnot0_n1756 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1761_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1762_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1763_o <= n1761_o & n1762_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1764 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1763_o,
    o => gen1_n12_cnot0_o);
  n1767_o <= gen1_n12_cnot0_n1764 (1);
  n1768_o <= gen1_n12_cnot0_n1764 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1769_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1770_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1771_o <= n1769_o & n1770_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1772 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1771_o,
    o => gen1_n13_cnot0_o);
  n1775_o <= gen1_n13_cnot0_n1772 (1);
  n1776_o <= gen1_n13_cnot0_n1772 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1777_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1778_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1779_o <= n1777_o & n1778_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1780 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1779_o,
    o => gen1_n14_cnot0_o);
  n1783_o <= gen1_n14_cnot0_n1780 (1);
  n1784_o <= gen1_n14_cnot0_n1780 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1785_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1786_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1788 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1787_o,
    o => gen1_n15_cnot0_o);
  n1791_o <= gen1_n15_cnot0_n1788 (1);
  n1792_o <= gen1_n15_cnot0_n1788 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1793_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1794_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1796 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1795_o,
    o => gen1_n16_cnot0_o);
  n1799_o <= gen1_n16_cnot0_n1796 (1);
  n1800_o <= gen1_n16_cnot0_n1796 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1801_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1802_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1804 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1803_o,
    o => gen1_n17_cnot0_o);
  n1807_o <= gen1_n17_cnot0_n1804 (1);
  n1808_o <= gen1_n17_cnot0_n1804 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1809_o <= ctrl_prop (18);
  n1810_o <= n1808_o & n1800_o & n1792_o & n1784_o & n1776_o & n1768_o & n1760_o & n1752_o & n1744_o & n1736_o & n1728_o & n1720_o & n1712_o & n1704_o & n1696_o & n1688_o & n1680_o & n1672_o;
  n1811_o <= n1807_o & n1799_o & n1791_o & n1783_o & n1775_o & n1767_o & n1759_o & n1751_o & n1743_o & n1735_o & n1727_o & n1719_o & n1711_o & n1703_o & n1695_o & n1687_o & n1679_o & n1671_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1651 : std_logic;
  signal cnotr_n1652 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1657 : std_logic_vector (17 downto 0);
  signal add_n1658 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1651;
  a_out <= add_n1657;
  s <= add_n1658;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1652; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1651 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1652 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1657 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1658 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic_vector (1 downto 0);
  signal cnota_n853 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n856_o : std_logic;
  signal n857_o : std_logic;
  signal n858_o : std_logic;
  signal n859_o : std_logic_vector (1 downto 0);
  signal cnotb_n860 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic_vector (1 downto 0);
  signal n866_o : std_logic;
  signal n867_o : std_logic_vector (2 downto 0);
  signal ccnotc_n868 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic_vector (1 downto 0);
  signal n877_o : std_logic;
  signal n878_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n879 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n889 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic_vector (1 downto 0);
  signal n899_o : std_logic;
  signal n900_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n901 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n911 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic_vector (1 downto 0);
  signal n921_o : std_logic;
  signal n922_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n923 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n933 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic_vector (1 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n945 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n955 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (1 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n967 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n977 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (1 downto 0);
  signal n987_o : std_logic;
  signal n988_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n989 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n999 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (1 downto 0);
  signal n1009_o : std_logic;
  signal n1010_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1011 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1021 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic_vector (1 downto 0);
  signal n1031_o : std_logic;
  signal n1032_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1033 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1043 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic_vector (1 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1055 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1065 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (1 downto 0);
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1077 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1087 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic_vector (1 downto 0);
  signal n1097_o : std_logic;
  signal n1098_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1099 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1109 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic_vector (1 downto 0);
  signal n1119_o : std_logic;
  signal n1120_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1121 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1131 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic_vector (1 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1143 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1153 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic_vector (1 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1165 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1175 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (1 downto 0);
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1187 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1197 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic_vector (1 downto 0);
  signal n1207_o : std_logic;
  signal n1208_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1209 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1219 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic_vector (1 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1231 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1241 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1253 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1263 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic_vector (1 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1275 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1285 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1297 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1307 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (1 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1319 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1329 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic_vector (1 downto 0);
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1341 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1351 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic_vector (1 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1363 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1373 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic_vector (1 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1385 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1395 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (1 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1407 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1417 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1429 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1439 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1451 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1461 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1473 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1483 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1486_o : std_logic;
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic_vector (1 downto 0);
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1495 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic;
  signal n1504_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1505 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic_vector (1 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1517 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1527 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic_vector (1 downto 0);
  signal n1537_o : std_logic;
  signal n1538_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1539 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1549 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal n1559_o : std_logic;
  signal n1560_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1561 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1571 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1581 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1584_o : std_logic;
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic_vector (1 downto 0);
  signal cnotea_n1588 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (17 downto 0);
  signal n1594_o : std_logic_vector (17 downto 0);
  signal n1595_o : std_logic_vector (17 downto 0);
  signal n1596_o : std_logic_vector (16 downto 0);
  signal n1597_o : std_logic_vector (16 downto 0);
  signal n1598_o : std_logic_vector (16 downto 0);
  signal n1599_o : std_logic_vector (16 downto 0);
  signal n1600_o : std_logic_vector (3 downto 0);
  signal n1601_o : std_logic_vector (3 downto 0);
  signal n1602_o : std_logic_vector (3 downto 0);
  signal n1603_o : std_logic_vector (3 downto 0);
  signal n1604_o : std_logic_vector (3 downto 0);
  signal n1605_o : std_logic_vector (3 downto 0);
  signal n1606_o : std_logic_vector (3 downto 0);
  signal n1607_o : std_logic_vector (3 downto 0);
  signal n1608_o : std_logic_vector (3 downto 0);
  signal n1609_o : std_logic_vector (3 downto 0);
  signal n1610_o : std_logic_vector (3 downto 0);
  signal n1611_o : std_logic_vector (3 downto 0);
  signal n1612_o : std_logic_vector (3 downto 0);
  signal n1613_o : std_logic_vector (3 downto 0);
  signal n1614_o : std_logic_vector (3 downto 0);
  signal n1615_o : std_logic_vector (3 downto 0);
  signal n1616_o : std_logic_vector (3 downto 0);
  signal n1617_o : std_logic_vector (3 downto 0);
  signal n1618_o : std_logic_vector (3 downto 0);
  signal n1619_o : std_logic_vector (3 downto 0);
  signal n1620_o : std_logic_vector (3 downto 0);
  signal n1621_o : std_logic_vector (3 downto 0);
  signal n1622_o : std_logic_vector (3 downto 0);
  signal n1623_o : std_logic_vector (3 downto 0);
  signal n1624_o : std_logic_vector (3 downto 0);
  signal n1625_o : std_logic_vector (3 downto 0);
  signal n1626_o : std_logic_vector (3 downto 0);
  signal n1627_o : std_logic_vector (3 downto 0);
  signal n1628_o : std_logic_vector (3 downto 0);
  signal n1629_o : std_logic_vector (3 downto 0);
  signal n1630_o : std_logic_vector (3 downto 0);
  signal n1631_o : std_logic_vector (3 downto 0);
  signal n1632_o : std_logic_vector (3 downto 0);
  signal n1633_o : std_logic_vector (3 downto 0);
  signal n1634_o : std_logic_vector (3 downto 0);
  signal n1635_o : std_logic_vector (3 downto 0);
  signal n1636_o : std_logic_vector (3 downto 0);
  signal n1637_o : std_logic_vector (3 downto 0);
  signal n1638_o : std_logic_vector (3 downto 0);
  signal n1639_o : std_logic_vector (3 downto 0);
  signal n1640_o : std_logic_vector (3 downto 0);
  signal n1641_o : std_logic_vector (3 downto 0);
  signal n1642_o : std_logic_vector (3 downto 0);
  signal n1643_o : std_logic_vector (3 downto 0);
  signal n1644_o : std_logic_vector (3 downto 0);
  signal n1645_o : std_logic_vector (3 downto 0);
  signal n1646_o : std_logic_vector (3 downto 0);
  signal n1647_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1593_o;
  b_out <= n1594_o;
  s <= n1595_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1596_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1597_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1598_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1599_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n856_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n863_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n857_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1585_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n850_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n851_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n852_o <= n850_o & n851_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n853 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n852_o,
    o => cnota_o);
  n856_o <= cnota_n853 (1);
  n857_o <= cnota_n853 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n858_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n859_o <= n858_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n860 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n859_o,
    o => cnotb_o);
  n863_o <= cnotb_n860 (1);
  n864_o <= cnotb_n860 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n865_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n866_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n867_o <= n865_o & n866_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n868 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n867_o,
    o => ccnotc_o);
  n871_o <= ccnotc_n868 (2);
  n872_o <= ccnotc_n868 (1);
  n873_o <= ccnotc_n868 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1600_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1601_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1602_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n874_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n875_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n876_o <= n874_o & n875_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n877_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n878_o <= n876_o & n877_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n879 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n878_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n882_o <= gen1_n1_ccnot1_n879 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n883_o <= gen1_n1_ccnot1_n879 (1);
  n884_o <= gen1_n1_ccnot1_n879 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n885_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n886_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n887_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n888_o <= n886_o & n887_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n889 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n888_o,
    o => gen1_n1_cnot1_o);
  n892_o <= gen1_n1_cnot1_n889 (1);
  n893_o <= gen1_n1_cnot1_n889 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n894_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n895_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n896_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n897_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n898_o <= n896_o & n897_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n899_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n900_o <= n898_o & n899_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n901 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n900_o,
    o => gen1_n1_ccnot2_o);
  n904_o <= gen1_n1_ccnot2_n901 (2);
  n905_o <= gen1_n1_ccnot2_n901 (1);
  n906_o <= gen1_n1_ccnot2_n901 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n907_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n908_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n909_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n910_o <= n908_o & n909_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n911 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n910_o,
    o => gen1_n1_cnot2_o);
  n914_o <= gen1_n1_cnot2_n911 (1);
  n915_o <= gen1_n1_cnot2_n911 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n916_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n917_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1603_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1604_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1605_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n918_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n919_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n920_o <= n918_o & n919_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n921_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n922_o <= n920_o & n921_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n923 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n922_o,
    o => gen1_n2_ccnot1_o);
  n926_o <= gen1_n2_ccnot1_n923 (2);
  n927_o <= gen1_n2_ccnot1_n923 (1);
  n928_o <= gen1_n2_ccnot1_n923 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n929_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n930_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n931_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n932_o <= n930_o & n931_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n933 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n932_o,
    o => gen1_n2_cnot1_o);
  n936_o <= gen1_n2_cnot1_n933 (1);
  n937_o <= gen1_n2_cnot1_n933 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n938_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n939_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n940_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n941_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n942_o <= n940_o & n941_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n943_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n944_o <= n942_o & n943_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n945 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n944_o,
    o => gen1_n2_ccnot2_o);
  n948_o <= gen1_n2_ccnot2_n945 (2);
  n949_o <= gen1_n2_ccnot2_n945 (1);
  n950_o <= gen1_n2_ccnot2_n945 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n951_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n952_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n953_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n954_o <= n952_o & n953_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n955 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n954_o,
    o => gen1_n2_cnot2_o);
  n958_o <= gen1_n2_cnot2_n955 (1);
  n959_o <= gen1_n2_cnot2_n955 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n960_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n961_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1606_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1607_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1608_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n962_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n963_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n964_o <= n962_o & n963_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n965_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n966_o <= n964_o & n965_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n967 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n966_o,
    o => gen1_n3_ccnot1_o);
  n970_o <= gen1_n3_ccnot1_n967 (2);
  n971_o <= gen1_n3_ccnot1_n967 (1);
  n972_o <= gen1_n3_ccnot1_n967 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n973_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n974_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n975_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n976_o <= n974_o & n975_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n977 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n976_o,
    o => gen1_n3_cnot1_o);
  n980_o <= gen1_n3_cnot1_n977 (1);
  n981_o <= gen1_n3_cnot1_n977 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n982_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n983_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n984_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n985_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n987_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n988_o <= n986_o & n987_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n989 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n988_o,
    o => gen1_n3_ccnot2_o);
  n992_o <= gen1_n3_ccnot2_n989 (2);
  n993_o <= gen1_n3_ccnot2_n989 (1);
  n994_o <= gen1_n3_ccnot2_n989 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n995_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n996_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n997_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n998_o <= n996_o & n997_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n999 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n998_o,
    o => gen1_n3_cnot2_o);
  n1002_o <= gen1_n3_cnot2_n999 (1);
  n1003_o <= gen1_n3_cnot2_n999 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1004_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1005_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1609_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1610_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1611_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1006_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1007_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1009_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1010_o <= n1008_o & n1009_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1011 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1010_o,
    o => gen1_n4_ccnot1_o);
  n1014_o <= gen1_n4_ccnot1_n1011 (2);
  n1015_o <= gen1_n4_ccnot1_n1011 (1);
  n1016_o <= gen1_n4_ccnot1_n1011 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1017_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1018_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1019_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1020_o <= n1018_o & n1019_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1021 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1020_o,
    o => gen1_n4_cnot1_o);
  n1024_o <= gen1_n4_cnot1_n1021 (1);
  n1025_o <= gen1_n4_cnot1_n1021 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1026_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1027_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1028_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1029_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1030_o <= n1028_o & n1029_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1031_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1033 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1032_o,
    o => gen1_n4_ccnot2_o);
  n1036_o <= gen1_n4_ccnot2_n1033 (2);
  n1037_o <= gen1_n4_ccnot2_n1033 (1);
  n1038_o <= gen1_n4_ccnot2_n1033 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1039_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1040_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1041_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1042_o <= n1040_o & n1041_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1043 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1042_o,
    o => gen1_n4_cnot2_o);
  n1046_o <= gen1_n4_cnot2_n1043 (1);
  n1047_o <= gen1_n4_cnot2_n1043 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1048_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1049_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1612_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1613_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1614_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1050_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1051_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1053_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1054_o <= n1052_o & n1053_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1055 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1054_o,
    o => gen1_n5_ccnot1_o);
  n1058_o <= gen1_n5_ccnot1_n1055 (2);
  n1059_o <= gen1_n5_ccnot1_n1055 (1);
  n1060_o <= gen1_n5_ccnot1_n1055 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1061_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1062_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1063_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1065 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1064_o,
    o => gen1_n5_cnot1_o);
  n1068_o <= gen1_n5_cnot1_n1065 (1);
  n1069_o <= gen1_n5_cnot1_n1065 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1070_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1071_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1072_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1073_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1074_o <= n1072_o & n1073_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1075_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1076_o <= n1074_o & n1075_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1077 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1076_o,
    o => gen1_n5_ccnot2_o);
  n1080_o <= gen1_n5_ccnot2_n1077 (2);
  n1081_o <= gen1_n5_ccnot2_n1077 (1);
  n1082_o <= gen1_n5_ccnot2_n1077 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1083_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1084_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1085_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1086_o <= n1084_o & n1085_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1087 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1086_o,
    o => gen1_n5_cnot2_o);
  n1090_o <= gen1_n5_cnot2_n1087 (1);
  n1091_o <= gen1_n5_cnot2_n1087 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1092_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1093_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1615_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1616_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1617_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1094_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1095_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1096_o <= n1094_o & n1095_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1097_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1098_o <= n1096_o & n1097_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1099 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1098_o,
    o => gen1_n6_ccnot1_o);
  n1102_o <= gen1_n6_ccnot1_n1099 (2);
  n1103_o <= gen1_n6_ccnot1_n1099 (1);
  n1104_o <= gen1_n6_ccnot1_n1099 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1105_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1106_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1107_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1108_o <= n1106_o & n1107_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1109 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1108_o,
    o => gen1_n6_cnot1_o);
  n1112_o <= gen1_n6_cnot1_n1109 (1);
  n1113_o <= gen1_n6_cnot1_n1109 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1114_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1115_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1116_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1117_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1118_o <= n1116_o & n1117_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1119_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1120_o <= n1118_o & n1119_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1121 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1120_o,
    o => gen1_n6_ccnot2_o);
  n1124_o <= gen1_n6_ccnot2_n1121 (2);
  n1125_o <= gen1_n6_ccnot2_n1121 (1);
  n1126_o <= gen1_n6_ccnot2_n1121 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1127_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1128_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1129_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1130_o <= n1128_o & n1129_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1131 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1130_o,
    o => gen1_n6_cnot2_o);
  n1134_o <= gen1_n6_cnot2_n1131 (1);
  n1135_o <= gen1_n6_cnot2_n1131 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1136_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1137_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1618_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1619_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1620_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1138_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1139_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1140_o <= n1138_o & n1139_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1141_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1142_o <= n1140_o & n1141_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1143 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1142_o,
    o => gen1_n7_ccnot1_o);
  n1146_o <= gen1_n7_ccnot1_n1143 (2);
  n1147_o <= gen1_n7_ccnot1_n1143 (1);
  n1148_o <= gen1_n7_ccnot1_n1143 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1149_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1150_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1151_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1152_o <= n1150_o & n1151_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1153 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1152_o,
    o => gen1_n7_cnot1_o);
  n1156_o <= gen1_n7_cnot1_n1153 (1);
  n1157_o <= gen1_n7_cnot1_n1153 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1158_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1159_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1160_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1161_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1162_o <= n1160_o & n1161_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1163_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1165 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1164_o,
    o => gen1_n7_ccnot2_o);
  n1168_o <= gen1_n7_ccnot2_n1165 (2);
  n1169_o <= gen1_n7_ccnot2_n1165 (1);
  n1170_o <= gen1_n7_ccnot2_n1165 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1171_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1172_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1173_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1175 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1174_o,
    o => gen1_n7_cnot2_o);
  n1178_o <= gen1_n7_cnot2_n1175 (1);
  n1179_o <= gen1_n7_cnot2_n1175 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1180_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1181_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1621_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1622_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1623_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1182_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1183_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1184_o <= n1182_o & n1183_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1185_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1186_o <= n1184_o & n1185_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1187 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1186_o,
    o => gen1_n8_ccnot1_o);
  n1190_o <= gen1_n8_ccnot1_n1187 (2);
  n1191_o <= gen1_n8_ccnot1_n1187 (1);
  n1192_o <= gen1_n8_ccnot1_n1187 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1193_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1194_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1195_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1197 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1196_o,
    o => gen1_n8_cnot1_o);
  n1200_o <= gen1_n8_cnot1_n1197 (1);
  n1201_o <= gen1_n8_cnot1_n1197 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1202_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1203_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1204_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1205_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1206_o <= n1204_o & n1205_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1207_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1208_o <= n1206_o & n1207_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1209 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1208_o,
    o => gen1_n8_ccnot2_o);
  n1212_o <= gen1_n8_ccnot2_n1209 (2);
  n1213_o <= gen1_n8_ccnot2_n1209 (1);
  n1214_o <= gen1_n8_ccnot2_n1209 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1215_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1216_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1217_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1218_o <= n1216_o & n1217_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1219 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1218_o,
    o => gen1_n8_cnot2_o);
  n1222_o <= gen1_n8_cnot2_n1219 (1);
  n1223_o <= gen1_n8_cnot2_n1219 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1224_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1225_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1624_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1625_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1626_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1226_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1227_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1228_o <= n1226_o & n1227_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1229_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1230_o <= n1228_o & n1229_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1231 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1230_o,
    o => gen1_n9_ccnot1_o);
  n1234_o <= gen1_n9_ccnot1_n1231 (2);
  n1235_o <= gen1_n9_ccnot1_n1231 (1);
  n1236_o <= gen1_n9_ccnot1_n1231 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1237_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1238_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1239_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1240_o <= n1238_o & n1239_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1241 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1240_o,
    o => gen1_n9_cnot1_o);
  n1244_o <= gen1_n9_cnot1_n1241 (1);
  n1245_o <= gen1_n9_cnot1_n1241 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1246_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1247_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1248_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1249_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1250_o <= n1248_o & n1249_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1251_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1253 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1252_o,
    o => gen1_n9_ccnot2_o);
  n1256_o <= gen1_n9_ccnot2_n1253 (2);
  n1257_o <= gen1_n9_ccnot2_n1253 (1);
  n1258_o <= gen1_n9_ccnot2_n1253 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1259_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1260_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1261_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1263 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1262_o,
    o => gen1_n9_cnot2_o);
  n1266_o <= gen1_n9_cnot2_n1263 (1);
  n1267_o <= gen1_n9_cnot2_n1263 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1268_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1269_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1627_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1628_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1629_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1270_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1271_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1272_o <= n1270_o & n1271_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1273_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1274_o <= n1272_o & n1273_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1275 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1274_o,
    o => gen1_n10_ccnot1_o);
  n1278_o <= gen1_n10_ccnot1_n1275 (2);
  n1279_o <= gen1_n10_ccnot1_n1275 (1);
  n1280_o <= gen1_n10_ccnot1_n1275 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1281_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1282_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1283_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1284_o <= n1282_o & n1283_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1285 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1284_o,
    o => gen1_n10_cnot1_o);
  n1288_o <= gen1_n10_cnot1_n1285 (1);
  n1289_o <= gen1_n10_cnot1_n1285 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1290_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1291_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1292_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1293_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1295_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1296_o <= n1294_o & n1295_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1297 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1296_o,
    o => gen1_n10_ccnot2_o);
  n1300_o <= gen1_n10_ccnot2_n1297 (2);
  n1301_o <= gen1_n10_ccnot2_n1297 (1);
  n1302_o <= gen1_n10_ccnot2_n1297 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1303_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1304_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1305_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1306_o <= n1304_o & n1305_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1307 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1306_o,
    o => gen1_n10_cnot2_o);
  n1310_o <= gen1_n10_cnot2_n1307 (1);
  n1311_o <= gen1_n10_cnot2_n1307 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1312_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1313_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1630_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1631_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1632_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1314_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1315_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1317_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1318_o <= n1316_o & n1317_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1319 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1318_o,
    o => gen1_n11_ccnot1_o);
  n1322_o <= gen1_n11_ccnot1_n1319 (2);
  n1323_o <= gen1_n11_ccnot1_n1319 (1);
  n1324_o <= gen1_n11_ccnot1_n1319 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1325_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1326_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1327_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1328_o <= n1326_o & n1327_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1329 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1328_o,
    o => gen1_n11_cnot1_o);
  n1332_o <= gen1_n11_cnot1_n1329 (1);
  n1333_o <= gen1_n11_cnot1_n1329 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1334_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1335_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1336_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1337_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1338_o <= n1336_o & n1337_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1339_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1341 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1340_o,
    o => gen1_n11_ccnot2_o);
  n1344_o <= gen1_n11_ccnot2_n1341 (2);
  n1345_o <= gen1_n11_ccnot2_n1341 (1);
  n1346_o <= gen1_n11_ccnot2_n1341 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1347_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1348_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1349_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1350_o <= n1348_o & n1349_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1351 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1350_o,
    o => gen1_n11_cnot2_o);
  n1354_o <= gen1_n11_cnot2_n1351 (1);
  n1355_o <= gen1_n11_cnot2_n1351 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1356_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1357_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1633_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1634_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1635_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1358_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1359_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1360_o <= n1358_o & n1359_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1361_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1363 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1362_o,
    o => gen1_n12_ccnot1_o);
  n1366_o <= gen1_n12_ccnot1_n1363 (2);
  n1367_o <= gen1_n12_ccnot1_n1363 (1);
  n1368_o <= gen1_n12_ccnot1_n1363 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1369_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1370_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1371_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1373 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1372_o,
    o => gen1_n12_cnot1_o);
  n1376_o <= gen1_n12_cnot1_n1373 (1);
  n1377_o <= gen1_n12_cnot1_n1373 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1378_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1379_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1380_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1381_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1382_o <= n1380_o & n1381_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1383_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1384_o <= n1382_o & n1383_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1385 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1384_o,
    o => gen1_n12_ccnot2_o);
  n1388_o <= gen1_n12_ccnot2_n1385 (2);
  n1389_o <= gen1_n12_ccnot2_n1385 (1);
  n1390_o <= gen1_n12_ccnot2_n1385 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1391_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1392_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1393_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1395 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1394_o,
    o => gen1_n12_cnot2_o);
  n1398_o <= gen1_n12_cnot2_n1395 (1);
  n1399_o <= gen1_n12_cnot2_n1395 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1400_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1401_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1636_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1637_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1638_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1402_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1403_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1404_o <= n1402_o & n1403_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1405_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1406_o <= n1404_o & n1405_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1407 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1406_o,
    o => gen1_n13_ccnot1_o);
  n1410_o <= gen1_n13_ccnot1_n1407 (2);
  n1411_o <= gen1_n13_ccnot1_n1407 (1);
  n1412_o <= gen1_n13_ccnot1_n1407 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1413_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1414_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1415_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1416_o <= n1414_o & n1415_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1417 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1416_o,
    o => gen1_n13_cnot1_o);
  n1420_o <= gen1_n13_cnot1_n1417 (1);
  n1421_o <= gen1_n13_cnot1_n1417 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1422_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1423_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1424_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1425_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1427_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1428_o <= n1426_o & n1427_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1429 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1428_o,
    o => gen1_n13_ccnot2_o);
  n1432_o <= gen1_n13_ccnot2_n1429 (2);
  n1433_o <= gen1_n13_ccnot2_n1429 (1);
  n1434_o <= gen1_n13_ccnot2_n1429 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1435_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1436_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1437_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1438_o <= n1436_o & n1437_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1439 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1438_o,
    o => gen1_n13_cnot2_o);
  n1442_o <= gen1_n13_cnot2_n1439 (1);
  n1443_o <= gen1_n13_cnot2_n1439 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1444_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1445_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1639_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1640_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1641_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1446_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1447_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1449_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1451 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1450_o,
    o => gen1_n14_ccnot1_o);
  n1454_o <= gen1_n14_ccnot1_n1451 (2);
  n1455_o <= gen1_n14_ccnot1_n1451 (1);
  n1456_o <= gen1_n14_ccnot1_n1451 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1457_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1458_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1459_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1460_o <= n1458_o & n1459_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1461 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1460_o,
    o => gen1_n14_cnot1_o);
  n1464_o <= gen1_n14_cnot1_n1461 (1);
  n1465_o <= gen1_n14_cnot1_n1461 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1466_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1467_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1468_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1469_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1471_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1473 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1472_o,
    o => gen1_n14_ccnot2_o);
  n1476_o <= gen1_n14_ccnot2_n1473 (2);
  n1477_o <= gen1_n14_ccnot2_n1473 (1);
  n1478_o <= gen1_n14_ccnot2_n1473 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1479_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1480_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1481_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1482_o <= n1480_o & n1481_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1483 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1482_o,
    o => gen1_n14_cnot2_o);
  n1486_o <= gen1_n14_cnot2_n1483 (1);
  n1487_o <= gen1_n14_cnot2_n1483 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1488_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1489_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1642_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1643_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1644_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1490_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1491_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1492_o <= n1490_o & n1491_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1493_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1495 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1494_o,
    o => gen1_n15_ccnot1_o);
  n1498_o <= gen1_n15_ccnot1_n1495 (2);
  n1499_o <= gen1_n15_ccnot1_n1495 (1);
  n1500_o <= gen1_n15_ccnot1_n1495 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1501_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1502_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1503_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1504_o <= n1502_o & n1503_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1505 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1504_o,
    o => gen1_n15_cnot1_o);
  n1508_o <= gen1_n15_cnot1_n1505 (1);
  n1509_o <= gen1_n15_cnot1_n1505 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1510_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1511_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1512_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1513_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1514_o <= n1512_o & n1513_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1515_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1516_o <= n1514_o & n1515_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1517 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1516_o,
    o => gen1_n15_ccnot2_o);
  n1520_o <= gen1_n15_ccnot2_n1517 (2);
  n1521_o <= gen1_n15_ccnot2_n1517 (1);
  n1522_o <= gen1_n15_ccnot2_n1517 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1523_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1524_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1525_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1527 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1526_o,
    o => gen1_n15_cnot2_o);
  n1530_o <= gen1_n15_cnot2_n1527 (1);
  n1531_o <= gen1_n15_cnot2_n1527 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1532_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1533_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1645_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1646_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1647_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1534_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1535_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1536_o <= n1534_o & n1535_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1537_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1538_o <= n1536_o & n1537_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1539 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1538_o,
    o => gen1_n16_ccnot1_o);
  n1542_o <= gen1_n16_ccnot1_n1539 (2);
  n1543_o <= gen1_n16_ccnot1_n1539 (1);
  n1544_o <= gen1_n16_ccnot1_n1539 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1545_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1546_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1547_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1549 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1548_o,
    o => gen1_n16_cnot1_o);
  n1552_o <= gen1_n16_cnot1_n1549 (1);
  n1553_o <= gen1_n16_cnot1_n1549 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1554_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1555_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1556_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1557_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1559_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1560_o <= n1558_o & n1559_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1561 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1560_o,
    o => gen1_n16_ccnot2_o);
  n1564_o <= gen1_n16_ccnot2_n1561 (2);
  n1565_o <= gen1_n16_ccnot2_n1561 (1);
  n1566_o <= gen1_n16_ccnot2_n1561 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1567_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1568_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1569_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1571 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1570_o,
    o => gen1_n16_cnot2_o);
  n1574_o <= gen1_n16_cnot2_n1571 (1);
  n1575_o <= gen1_n16_cnot2_n1571 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1576_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1577_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1578_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1579_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1580_o <= n1578_o & n1579_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1581 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1580_o,
    o => cnoteb_o);
  n1584_o <= cnoteb_n1581 (1);
  n1585_o <= cnoteb_n1581 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1586_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1587_o <= n1586_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1588 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1587_o,
    o => cnotea_o);
  n1591_o <= cnotea_n1588 (1);
  n1592_o <= cnotea_n1588 (0);
  n1593_o <= n1591_o & a_s;
  n1594_o <= n1584_o & b_s;
  n1595_o <= n1592_o & s_s;
  n1596_o <= n1574_o & n1530_o & n1486_o & n1442_o & n1398_o & n1354_o & n1310_o & n1266_o & n1222_o & n1178_o & n1134_o & n1090_o & n1046_o & n1002_o & n958_o & n914_o & n871_o;
  n1597_o <= n1576_o & n1532_o & n1488_o & n1444_o & n1400_o & n1356_o & n1312_o & n1268_o & n1224_o & n1180_o & n1136_o & n1092_o & n1048_o & n1004_o & n960_o & n916_o & n872_o;
  n1598_o <= n1575_o & n1531_o & n1487_o & n1443_o & n1399_o & n1355_o & n1311_o & n1267_o & n1223_o & n1179_o & n1135_o & n1091_o & n1047_o & n1003_o & n959_o & n915_o & n864_o;
  n1599_o <= n1577_o & n1533_o & n1489_o & n1445_o & n1401_o & n1357_o & n1313_o & n1269_o & n1225_o & n1181_o & n1137_o & n1093_o & n1049_o & n1005_o & n961_o & n917_o & n873_o;
  n1600_o <= n884_o & n883_o & n882_o & n885_o;
  n1601_o <= n895_o & n893_o & n892_o & n894_o;
  n1602_o <= n906_o & n905_o & n907_o & n904_o;
  n1603_o <= n928_o & n927_o & n926_o & n929_o;
  n1604_o <= n939_o & n937_o & n936_o & n938_o;
  n1605_o <= n950_o & n949_o & n951_o & n948_o;
  n1606_o <= n972_o & n971_o & n970_o & n973_o;
  n1607_o <= n983_o & n981_o & n980_o & n982_o;
  n1608_o <= n994_o & n993_o & n995_o & n992_o;
  n1609_o <= n1016_o & n1015_o & n1014_o & n1017_o;
  n1610_o <= n1027_o & n1025_o & n1024_o & n1026_o;
  n1611_o <= n1038_o & n1037_o & n1039_o & n1036_o;
  n1612_o <= n1060_o & n1059_o & n1058_o & n1061_o;
  n1613_o <= n1071_o & n1069_o & n1068_o & n1070_o;
  n1614_o <= n1082_o & n1081_o & n1083_o & n1080_o;
  n1615_o <= n1104_o & n1103_o & n1102_o & n1105_o;
  n1616_o <= n1115_o & n1113_o & n1112_o & n1114_o;
  n1617_o <= n1126_o & n1125_o & n1127_o & n1124_o;
  n1618_o <= n1148_o & n1147_o & n1146_o & n1149_o;
  n1619_o <= n1159_o & n1157_o & n1156_o & n1158_o;
  n1620_o <= n1170_o & n1169_o & n1171_o & n1168_o;
  n1621_o <= n1192_o & n1191_o & n1190_o & n1193_o;
  n1622_o <= n1203_o & n1201_o & n1200_o & n1202_o;
  n1623_o <= n1214_o & n1213_o & n1215_o & n1212_o;
  n1624_o <= n1236_o & n1235_o & n1234_o & n1237_o;
  n1625_o <= n1247_o & n1245_o & n1244_o & n1246_o;
  n1626_o <= n1258_o & n1257_o & n1259_o & n1256_o;
  n1627_o <= n1280_o & n1279_o & n1278_o & n1281_o;
  n1628_o <= n1291_o & n1289_o & n1288_o & n1290_o;
  n1629_o <= n1302_o & n1301_o & n1303_o & n1300_o;
  n1630_o <= n1324_o & n1323_o & n1322_o & n1325_o;
  n1631_o <= n1335_o & n1333_o & n1332_o & n1334_o;
  n1632_o <= n1346_o & n1345_o & n1347_o & n1344_o;
  n1633_o <= n1368_o & n1367_o & n1366_o & n1369_o;
  n1634_o <= n1379_o & n1377_o & n1376_o & n1378_o;
  n1635_o <= n1390_o & n1389_o & n1391_o & n1388_o;
  n1636_o <= n1412_o & n1411_o & n1410_o & n1413_o;
  n1637_o <= n1423_o & n1421_o & n1420_o & n1422_o;
  n1638_o <= n1434_o & n1433_o & n1435_o & n1432_o;
  n1639_o <= n1456_o & n1455_o & n1454_o & n1457_o;
  n1640_o <= n1467_o & n1465_o & n1464_o & n1466_o;
  n1641_o <= n1478_o & n1477_o & n1479_o & n1476_o;
  n1642_o <= n1500_o & n1499_o & n1498_o & n1501_o;
  n1643_o <= n1511_o & n1509_o & n1508_o & n1510_o;
  n1644_o <= n1522_o & n1521_o & n1523_o & n1520_o;
  n1645_o <= n1544_o & n1543_o & n1542_o & n1545_o;
  n1646_o <= n1555_o & n1553_o & n1552_o & n1554_o;
  n1647_o <= n1566_o & n1565_o & n1567_o & n1564_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n742_o : std_logic_vector (17 downto 0);
  signal add1_n743 : std_logic_vector (17 downto 0);
  signal add1_n744 : std_logic_vector (17 downto 0);
  signal add1_n745 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n752_o : std_logic;
  signal addsub_n753 : std_logic;
  signal addsub_n754 : std_logic_vector (17 downto 0);
  signal addsub_n755 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n762_o : std_logic;
  signal cnotr1_n763 : std_logic;
  signal cnotr1_n764 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n769_o : std_logic;
  signal cnotr2_n770 : std_logic;
  signal cnotr2_n771 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n776_o : std_logic;
  signal n777_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n778 : std_logic;
  signal gen0_cnotr3_n779 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n784_o : std_logic_vector (10 downto 0);
  signal n785_o : std_logic;
  signal n786_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n787 : std_logic;
  signal gen0_cnotr4_n788 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n793_o : std_logic_vector (10 downto 0);
  signal n794_o : std_logic_vector (5 downto 0);
  signal n795_o : std_logic_vector (16 downto 0);
  signal n796_o : std_logic;
  signal gen0_cnotr5_n797 : std_logic;
  signal gen0_cnotr5_n798 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n803_o : std_logic_vector (10 downto 0);
  signal n804_o : std_logic_vector (5 downto 0);
  signal n805_o : std_logic;
  signal n806_o : std_logic_vector (15 downto 0);
  signal n807_o : std_logic_vector (16 downto 0);
  signal add2_n808 : std_logic_vector (16 downto 0);
  signal add2_n809 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n814_o : std_logic;
  signal n815_o : std_logic;
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal cnotr6_n819 : std_logic;
  signal cnotr6_n820 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n825_o : std_logic;
  signal n826_o : std_logic_vector (15 downto 0);
  signal cnotr7_n827 : std_logic;
  signal cnotr7_n828 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n833_o : std_logic;
  signal alut1_n834 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n837 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n840_o : std_logic_vector (24 downto 0);
  signal n841_o : std_logic_vector (16 downto 0);
  signal n842_o : std_logic_vector (17 downto 0);
  signal n843_o : std_logic_vector (17 downto 0);
  signal n844_o : std_logic_vector (17 downto 0);
  signal n845_o : std_logic_vector (5 downto 0);
begin
  g <= n840_o;
  a_out <= add2_n809;
  c_out <= n841_o;
  x_out <= add1_n745;
  y_out <= addsub_n755;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n743; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n842_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n843_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n764; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n744; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n771; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n844_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n845_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n834; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n820; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n808; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n837; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n788; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n807_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n742_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n743 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n744 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n745 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n742_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n752_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n753 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n754 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n755 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n752_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n762_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n763 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n764 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n762_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n769_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n770 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n771 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n769_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n776_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n777_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n778 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n779 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n776_o,
    i => n777_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n784_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n785_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n786_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n787 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n788 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n785_o,
    i => n786_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n793_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n794_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n795_o <= n793_o & n794_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n796_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n797 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n798 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n796_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n803_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n804_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n805_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n806_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n807_o <= n805_o & n806_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n808 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n809 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n814_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n815_o <= not n814_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n816_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n817_o <= not n816_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n818_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n819 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n820 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n818_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n825_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n826_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n827 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n828 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n825_o,
    i => n826_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n833_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n834 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n837 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n840_o <= n804_o & addsub_n754 & cnotr7_n827;
  n841_o <= cnotr7_n828 & n833_o;
  n842_o <= gen0_cnotr5_n798 & gen0_cnotr5_n797 & n803_o;
  n843_o <= gen0_cnotr3_n779 & gen0_cnotr3_n778 & n784_o;
  n844_o <= gen0_cnotr4_n787 & n795_o;
  n845_o <= n817_o & addsub_n753 & cnotr6_n819 & cnotr2_n770 & cnotr1_n763 & n815_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n632_o : std_logic_vector (17 downto 0);
  signal add1_n633 : std_logic_vector (17 downto 0);
  signal add1_n634 : std_logic_vector (17 downto 0);
  signal add1_n635 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n642_o : std_logic;
  signal addsub_n643 : std_logic;
  signal addsub_n644 : std_logic_vector (17 downto 0);
  signal addsub_n645 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n652_o : std_logic;
  signal cnotr1_n653 : std_logic;
  signal cnotr1_n654 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n659_o : std_logic;
  signal cnotr2_n660 : std_logic;
  signal cnotr2_n661 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n666_o : std_logic;
  signal n667_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n668 : std_logic;
  signal gen0_cnotr3_n669 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n674_o : std_logic_vector (11 downto 0);
  signal n675_o : std_logic;
  signal n676_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n677 : std_logic;
  signal gen0_cnotr4_n678 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n683_o : std_logic_vector (11 downto 0);
  signal n684_o : std_logic_vector (4 downto 0);
  signal n685_o : std_logic_vector (16 downto 0);
  signal n686_o : std_logic;
  signal gen0_cnotr5_n687 : std_logic;
  signal gen0_cnotr5_n688 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n693_o : std_logic_vector (11 downto 0);
  signal n694_o : std_logic_vector (4 downto 0);
  signal n695_o : std_logic;
  signal n696_o : std_logic_vector (15 downto 0);
  signal n697_o : std_logic_vector (16 downto 0);
  signal add2_n698 : std_logic_vector (16 downto 0);
  signal add2_n699 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n704_o : std_logic;
  signal n705_o : std_logic;
  signal n706_o : std_logic;
  signal n707_o : std_logic;
  signal n708_o : std_logic;
  signal cnotr6_n709 : std_logic;
  signal cnotr6_n710 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n715_o : std_logic;
  signal n716_o : std_logic_vector (15 downto 0);
  signal cnotr7_n717 : std_logic;
  signal cnotr7_n718 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n723_o : std_logic;
  signal alut1_n724 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n727 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n730_o : std_logic_vector (23 downto 0);
  signal n731_o : std_logic_vector (16 downto 0);
  signal n732_o : std_logic_vector (17 downto 0);
  signal n733_o : std_logic_vector (17 downto 0);
  signal n734_o : std_logic_vector (17 downto 0);
  signal n735_o : std_logic_vector (5 downto 0);
begin
  g <= n730_o;
  a_out <= add2_n699;
  c_out <= n731_o;
  x_out <= add1_n635;
  y_out <= addsub_n645;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n633; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n732_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n733_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n654; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n634; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n661; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n734_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n735_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n724; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n710; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n698; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n727; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n678; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n697_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n632_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n633 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n634 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n635 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n632_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n642_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n643 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n644 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n645 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n642_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n652_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n653 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n654 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n652_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n659_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n660 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n661 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n659_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n666_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n667_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n668 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n669 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n666_o,
    i => n667_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n674_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n675_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n676_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n677 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n678 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n675_o,
    i => n676_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n683_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n684_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n685_o <= n683_o & n684_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n686_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n687 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n688 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n686_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n693_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n694_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n695_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n696_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n697_o <= n695_o & n696_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n698 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n699 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n704_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n705_o <= not n704_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n706_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n707_o <= not n706_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n708_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n709 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n710 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n708_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n715_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n716_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n717 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n718 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n715_o,
    i => n716_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n723_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n724 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n727 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n730_o <= n694_o & addsub_n644 & cnotr7_n717;
  n731_o <= cnotr7_n718 & n723_o;
  n732_o <= gen0_cnotr5_n688 & gen0_cnotr5_n687 & n693_o;
  n733_o <= gen0_cnotr3_n669 & gen0_cnotr3_n668 & n674_o;
  n734_o <= gen0_cnotr4_n677 & n685_o;
  n735_o <= n707_o & addsub_n643 & cnotr6_n709 & cnotr2_n660 & cnotr1_n653 & n705_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n522_o : std_logic_vector (17 downto 0);
  signal add1_n523 : std_logic_vector (17 downto 0);
  signal add1_n524 : std_logic_vector (17 downto 0);
  signal add1_n525 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n532_o : std_logic;
  signal addsub_n533 : std_logic;
  signal addsub_n534 : std_logic_vector (17 downto 0);
  signal addsub_n535 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n542_o : std_logic;
  signal cnotr1_n543 : std_logic;
  signal cnotr1_n544 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n549_o : std_logic;
  signal cnotr2_n550 : std_logic;
  signal cnotr2_n551 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n556_o : std_logic;
  signal n557_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n558 : std_logic;
  signal gen0_cnotr3_n559 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n564_o : std_logic_vector (12 downto 0);
  signal n565_o : std_logic;
  signal n566_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n567 : std_logic;
  signal gen0_cnotr4_n568 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n573_o : std_logic_vector (12 downto 0);
  signal n574_o : std_logic_vector (3 downto 0);
  signal n575_o : std_logic_vector (16 downto 0);
  signal n576_o : std_logic;
  signal gen0_cnotr5_n577 : std_logic;
  signal gen0_cnotr5_n578 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n583_o : std_logic_vector (12 downto 0);
  signal n584_o : std_logic_vector (3 downto 0);
  signal n585_o : std_logic;
  signal n586_o : std_logic_vector (15 downto 0);
  signal n587_o : std_logic_vector (16 downto 0);
  signal add2_n588 : std_logic_vector (16 downto 0);
  signal add2_n589 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n594_o : std_logic;
  signal n595_o : std_logic;
  signal n596_o : std_logic;
  signal n597_o : std_logic;
  signal n598_o : std_logic;
  signal cnotr6_n599 : std_logic;
  signal cnotr6_n600 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n605_o : std_logic;
  signal n606_o : std_logic_vector (15 downto 0);
  signal cnotr7_n607 : std_logic;
  signal cnotr7_n608 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n613_o : std_logic;
  signal alut1_n614 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n617 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n620_o : std_logic_vector (22 downto 0);
  signal n621_o : std_logic_vector (16 downto 0);
  signal n622_o : std_logic_vector (17 downto 0);
  signal n623_o : std_logic_vector (17 downto 0);
  signal n624_o : std_logic_vector (17 downto 0);
  signal n625_o : std_logic_vector (5 downto 0);
begin
  g <= n620_o;
  a_out <= add2_n589;
  c_out <= n621_o;
  x_out <= add1_n525;
  y_out <= addsub_n535;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n523; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n622_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n623_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n544; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n524; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n551; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n624_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n625_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n614; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n600; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n588; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n617; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n568; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n587_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n522_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n523 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n524 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n525 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n522_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n532_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n533 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n534 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n535 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n532_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n542_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n543 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n544 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n542_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n549_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n550 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n551 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n549_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n556_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n557_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n558 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n559 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n556_o,
    i => n557_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n564_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n565_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n566_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n567 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n568 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n565_o,
    i => n566_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n573_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n574_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n575_o <= n573_o & n574_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n576_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n577 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n578 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n576_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n583_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n584_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n585_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n586_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n587_o <= n585_o & n586_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n588 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n589 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n594_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n595_o <= not n594_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n596_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n597_o <= not n596_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n598_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n599 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n600 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n598_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n605_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n606_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n607 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n608 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n605_o,
    i => n606_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n613_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n614 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n617 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n620_o <= n584_o & addsub_n534 & cnotr7_n607;
  n621_o <= cnotr7_n608 & n613_o;
  n622_o <= gen0_cnotr5_n578 & gen0_cnotr5_n577 & n583_o;
  n623_o <= gen0_cnotr3_n559 & gen0_cnotr3_n558 & n564_o;
  n624_o <= gen0_cnotr4_n567 & n575_o;
  n625_o <= n597_o & addsub_n533 & cnotr6_n599 & cnotr2_n550 & cnotr1_n543 & n595_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n412_o : std_logic_vector (17 downto 0);
  signal add1_n413 : std_logic_vector (17 downto 0);
  signal add1_n414 : std_logic_vector (17 downto 0);
  signal add1_n415 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n422_o : std_logic;
  signal addsub_n423 : std_logic;
  signal addsub_n424 : std_logic_vector (17 downto 0);
  signal addsub_n425 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n432_o : std_logic;
  signal cnotr1_n433 : std_logic;
  signal cnotr1_n434 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n439_o : std_logic;
  signal cnotr2_n440 : std_logic;
  signal cnotr2_n441 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n446_o : std_logic;
  signal n447_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n448 : std_logic;
  signal gen0_cnotr3_n449 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n454_o : std_logic_vector (13 downto 0);
  signal n455_o : std_logic;
  signal n456_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n457 : std_logic;
  signal gen0_cnotr4_n458 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n463_o : std_logic_vector (13 downto 0);
  signal n464_o : std_logic_vector (2 downto 0);
  signal n465_o : std_logic_vector (16 downto 0);
  signal n466_o : std_logic;
  signal gen0_cnotr5_n467 : std_logic;
  signal gen0_cnotr5_n468 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n473_o : std_logic_vector (13 downto 0);
  signal n474_o : std_logic_vector (2 downto 0);
  signal n475_o : std_logic;
  signal n476_o : std_logic_vector (15 downto 0);
  signal n477_o : std_logic_vector (16 downto 0);
  signal add2_n478 : std_logic_vector (16 downto 0);
  signal add2_n479 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n484_o : std_logic;
  signal n485_o : std_logic;
  signal n486_o : std_logic;
  signal n487_o : std_logic;
  signal n488_o : std_logic;
  signal cnotr6_n489 : std_logic;
  signal cnotr6_n490 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n495_o : std_logic;
  signal n496_o : std_logic_vector (15 downto 0);
  signal cnotr7_n497 : std_logic;
  signal cnotr7_n498 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n503_o : std_logic;
  signal alut1_n504 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n507 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n510_o : std_logic_vector (21 downto 0);
  signal n511_o : std_logic_vector (16 downto 0);
  signal n512_o : std_logic_vector (17 downto 0);
  signal n513_o : std_logic_vector (17 downto 0);
  signal n514_o : std_logic_vector (17 downto 0);
  signal n515_o : std_logic_vector (5 downto 0);
begin
  g <= n510_o;
  a_out <= add2_n479;
  c_out <= n511_o;
  x_out <= add1_n415;
  y_out <= addsub_n425;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n413; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n512_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n513_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n434; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n414; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n441; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n514_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n515_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n504; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n490; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n478; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n507; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n458; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n477_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n412_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n413 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n414 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n415 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n412_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n422_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n423 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n424 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n425 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n422_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n432_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n433 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n434 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n432_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n439_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n440 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n441 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n439_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n446_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n447_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n448 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n449 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n446_o,
    i => n447_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n454_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n455_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n456_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n457 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n458 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n455_o,
    i => n456_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n463_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n464_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n465_o <= n463_o & n464_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n466_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n467 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n468 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n466_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n473_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n474_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n475_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n476_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n477_o <= n475_o & n476_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n478 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n479 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n484_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n485_o <= not n484_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n486_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n487_o <= not n486_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n488_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n489 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n490 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n488_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n495_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n496_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n497 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n498 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n495_o,
    i => n496_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n503_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n504 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n507 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n510_o <= n474_o & addsub_n424 & cnotr7_n497;
  n511_o <= cnotr7_n498 & n503_o;
  n512_o <= gen0_cnotr5_n468 & gen0_cnotr5_n467 & n473_o;
  n513_o <= gen0_cnotr3_n449 & gen0_cnotr3_n448 & n454_o;
  n514_o <= gen0_cnotr4_n457 & n465_o;
  n515_o <= n487_o & addsub_n423 & cnotr6_n489 & cnotr2_n440 & cnotr1_n433 & n485_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n302_o : std_logic_vector (17 downto 0);
  signal add1_n303 : std_logic_vector (17 downto 0);
  signal add1_n304 : std_logic_vector (17 downto 0);
  signal add1_n305 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n312_o : std_logic;
  signal addsub_n313 : std_logic;
  signal addsub_n314 : std_logic_vector (17 downto 0);
  signal addsub_n315 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n322_o : std_logic;
  signal cnotr1_n323 : std_logic;
  signal cnotr1_n324 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n329_o : std_logic;
  signal cnotr2_n330 : std_logic;
  signal cnotr2_n331 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n338 : std_logic;
  signal gen0_cnotr3_n339 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n344_o : std_logic_vector (14 downto 0);
  signal n345_o : std_logic;
  signal n346_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n347 : std_logic;
  signal gen0_cnotr4_n348 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n353_o : std_logic_vector (14 downto 0);
  signal n354_o : std_logic_vector (1 downto 0);
  signal n355_o : std_logic_vector (16 downto 0);
  signal n356_o : std_logic;
  signal gen0_cnotr5_n357 : std_logic;
  signal gen0_cnotr5_n358 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n363_o : std_logic_vector (14 downto 0);
  signal n364_o : std_logic_vector (1 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic_vector (15 downto 0);
  signal n367_o : std_logic_vector (16 downto 0);
  signal add2_n368 : std_logic_vector (16 downto 0);
  signal add2_n369 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic;
  signal n378_o : std_logic;
  signal cnotr6_n379 : std_logic;
  signal cnotr6_n380 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n385_o : std_logic;
  signal n386_o : std_logic_vector (15 downto 0);
  signal cnotr7_n387 : std_logic;
  signal cnotr7_n388 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n393_o : std_logic;
  signal alut1_n394 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n397 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n400_o : std_logic_vector (20 downto 0);
  signal n401_o : std_logic_vector (16 downto 0);
  signal n402_o : std_logic_vector (17 downto 0);
  signal n403_o : std_logic_vector (17 downto 0);
  signal n404_o : std_logic_vector (17 downto 0);
  signal n405_o : std_logic_vector (5 downto 0);
begin
  g <= n400_o;
  a_out <= add2_n369;
  c_out <= n401_o;
  x_out <= add1_n305;
  y_out <= addsub_n315;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n303; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n402_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n403_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n324; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n304; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n331; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n404_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n405_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n394; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n380; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n397; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n348; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n367_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n302_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n303 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n304 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n305 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n302_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n312_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n313 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n314 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n315 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n312_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n322_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n323 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n324 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n322_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n329_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n330 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n331 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n329_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n336_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n337_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n338 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n339 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n336_o,
    i => n337_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n344_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n345_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n346_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n347 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n348 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n345_o,
    i => n346_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n353_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n354_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n355_o <= n353_o & n354_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n356_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n357 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n358 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n356_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n363_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n364_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n365_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n366_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n367_o <= n365_o & n366_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n368 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n369 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n374_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n375_o <= not n374_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n376_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n377_o <= not n376_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n378_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n379 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n380 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n378_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n385_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n386_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n387 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n388 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n385_o,
    i => n386_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n393_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n394 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n397 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n400_o <= n364_o & addsub_n314 & cnotr7_n387;
  n401_o <= cnotr7_n388 & n393_o;
  n402_o <= gen0_cnotr5_n358 & gen0_cnotr5_n357 & n363_o;
  n403_o <= gen0_cnotr3_n339 & gen0_cnotr3_n338 & n344_o;
  n404_o <= gen0_cnotr4_n347 & n355_o;
  n405_o <= n377_o & addsub_n313 & cnotr6_n379 & cnotr2_n330 & cnotr1_n323 & n375_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n192_o : std_logic_vector (17 downto 0);
  signal add1_n193 : std_logic_vector (17 downto 0);
  signal add1_n194 : std_logic_vector (17 downto 0);
  signal add1_n195 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n202_o : std_logic;
  signal addsub_n203 : std_logic;
  signal addsub_n204 : std_logic_vector (17 downto 0);
  signal addsub_n205 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n212_o : std_logic;
  signal cnotr1_n213 : std_logic;
  signal cnotr1_n214 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n219_o : std_logic;
  signal cnotr2_n220 : std_logic;
  signal cnotr2_n221 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal gen0_cnotr3_n228 : std_logic;
  signal gen0_cnotr3_n229 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n234_o : std_logic_vector (15 downto 0);
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal gen0_cnotr4_n237 : std_logic;
  signal gen0_cnotr4_n238 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n243_o : std_logic_vector (15 downto 0);
  signal n244_o : std_logic;
  signal n245_o : std_logic_vector (16 downto 0);
  signal n246_o : std_logic;
  signal gen0_cnotr5_n247 : std_logic;
  signal gen0_cnotr5_n248 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n253_o : std_logic_vector (15 downto 0);
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic_vector (15 downto 0);
  signal n257_o : std_logic_vector (16 downto 0);
  signal add2_n258 : std_logic_vector (16 downto 0);
  signal add2_n259 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal cnotr6_n269 : std_logic;
  signal cnotr6_n270 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n275_o : std_logic;
  signal n276_o : std_logic_vector (15 downto 0);
  signal cnotr7_n277 : std_logic;
  signal cnotr7_n278 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n283_o : std_logic;
  signal alut1_n284 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n287 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n290_o : std_logic_vector (19 downto 0);
  signal n291_o : std_logic_vector (16 downto 0);
  signal n292_o : std_logic_vector (17 downto 0);
  signal n293_o : std_logic_vector (17 downto 0);
  signal n294_o : std_logic_vector (17 downto 0);
  signal n295_o : std_logic_vector (5 downto 0);
begin
  g <= n290_o;
  a_out <= add2_n259;
  c_out <= n291_o;
  x_out <= add1_n195;
  y_out <= addsub_n205;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n193; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n292_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n293_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n214; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n194; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n221; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n294_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n295_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n284; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n270; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n287; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n238; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n257_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n192_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n193 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n194 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n195 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n192_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n202_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n203 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n204 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n205 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n202_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n212_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n213 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n214 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n212_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n219_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n220 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n221 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n219_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:120:73
  n226_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:121:71
  n227_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:122:76
  gen0_cnotr3_n228 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:123:69
  gen0_cnotr3_n229 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:119:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n226_o,
    i => n227_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:124:46
  n234_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:128:75
  n235_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:129:73
  n236_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:130:76
  gen0_cnotr4_n237 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:130:91
  gen0_cnotr4_n238 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:127:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n235_o,
    i => n236_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:131:40
  n243_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:132:68
  n244_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:132:64
  n245_o <= n243_o & n244_o;
  -- vhdl_source/cordich_stage.vhdl:136:75
  n246_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:137:76
  gen0_cnotr5_n247 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:138:69
  gen0_cnotr5_n248 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:135:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n246_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:139:48
  n253_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:140:50
  n254_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:144:19
  n255_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:144:27
  n256_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:144:23
  n257_o <= n255_o & n256_o;
  -- vhdl_source/cordich_stage.vhdl:147:73
  add2_n258 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:147:83
  add2_n259 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:145:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:150:22
  n264_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n265_o <= not n264_o;
  -- vhdl_source/cordich_stage.vhdl:151:23
  n266_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:151:17
  n267_o <= not n266_o;
  -- vhdl_source/cordich_stage.vhdl:155:74
  n268_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:156:76
  cnotr6_n269 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:88
  cnotr6_n270 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:154:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n268_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:159:75
  n275_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:159:89
  n276_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:160:76
  cnotr7_n277 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:160:87
  cnotr7_n278 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n275_o,
    i => n276_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:161:21
  n283_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:165:77
  alut1_n284 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:164:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:167:79
  alut2_n287 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:166:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n290_o <= n254_o & addsub_n204 & cnotr7_n277;
  n291_o <= cnotr7_n278 & n283_o;
  n292_o <= gen0_cnotr5_n248 & gen0_cnotr5_n247 & n253_o;
  n293_o <= gen0_cnotr3_n229 & gen0_cnotr3_n228 & n234_o;
  n294_o <= gen0_cnotr4_n237 & n245_o;
  n295_o <= n267_o & addsub_n203 & cnotr6_n269 & cnotr2_n220 & cnotr1_n213 & n265_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_7;

architecture rtl of inith_lookup_17_7 is
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic;
  signal n175_o : std_logic;
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic;
  signal n183_o : std_logic;
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic_vector (16 downto 0);
begin
  o <= n186_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n162_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n163_o <= not n162_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n164_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n165_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n166_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n167_o <= not n166_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n168_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n169_o <= not n168_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n170_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n171_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n172_o <= not n171_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n173_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n174_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n175_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n176_o <= not n175_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n177_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n178_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n179_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n180_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n181_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n182_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n183_o <= not n182_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n184_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n185_o <= not n184_o;
  n186_o <= n163_o & n164_o & n165_o & n167_o & n169_o & n170_o & n172_o & n173_o & n174_o & n176_o & n177_o & n178_o & n179_o & n180_o & n181_o & n183_o & n185_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (180 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (180 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (135 downto 0);
  signal as : std_logic_vector (135 downto 0);
  signal xs : std_logic_vector (143 downto 0);
  signal ys : std_logic_vector (143 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n135_o : std_logic_vector (24 downto 0);
  signal n136_o : std_logic_vector (16 downto 0);
  signal n137_o : std_logic_vector (16 downto 0);
  signal n138_o : std_logic_vector (17 downto 0);
  signal n139_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n140 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n141 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n142 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n143 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n144 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n156_o : std_logic_vector (180 downto 0);
  signal n157_o : std_logic_vector (135 downto 0);
  signal n158_o : std_logic_vector (135 downto 0);
  signal n159_o : std_logic_vector (143 downto 0);
  signal n160_o : std_logic_vector (143 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n156_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n157_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n158_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n159_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n160_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_7 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n135_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:118:71
  n136_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:83
  n137_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:119:71
  n138_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:83
  n139_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n6_stagex_n140 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n141 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n142 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n6_stagex_n143 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n6_stagex_n144 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n135_o,
    a => n136_o,
    c => n137_o,
    x => n138_o,
    y => n139_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  n156_o <= (22 downto 0 => 'Z') & gen1_n6_stagex_n140 & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n157_o <= gen1_n6_stagex_n142 & gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n158_o <= gen1_n6_stagex_n141 & gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n159_o <= gen1_n6_stagex_n143 & gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n160_o <= gen1_n6_stagex_n144 & gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
