<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/Support/AMDHSAKernelDescriptor.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_ae1e398ac700924fa434b51c248a5531.html">Support</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDHSAKernelDescriptor.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDHSAKernelDescriptor_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===--- AMDHSAKernelDescriptor.h -----------------------------*- C++ -*---===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// AMDHSA kernel descriptor definitions. For more information, visit</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// https://llvm.org/docs/AMDGPUUsage.html#kernel-descriptor</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">///</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/// \warning</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/// Any changes to this file should also be audited for corresponding changes</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/// needed in both the assembler and disassembler, namely:</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/// * AMDGPUAsmPrinter.{cpp,h}</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/// * AMDGPUTargetStreamer.{cpp,h}</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/// * AMDGPUDisassembler.{cpp,h}</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#ifndef LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#define LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &lt;cstddef&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// Gets offset of specified member in specified type.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#ifndef offsetof</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">   30</a></span><span class="preprocessor">#define offsetof(TYPE, MEMBER) ((size_t)&amp;((TYPE*)0)-&gt;MEMBER)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#endif </span><span class="comment">// offsetof</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Creates enumeration entries used for packing bits into integers. Enumeration</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// entries include bit shift amount, bit width, and bit mask.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef AMDHSA_BITS_ENUM_ENTRY</span></div>
<div class="foldopen" id="foldopen00036" data-start="" data-end="">
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#ae6a45f3d61391e87ca72159b73bed5f4">   36</a></span><span class="preprocessor">#define AMDHSA_BITS_ENUM_ENTRY(NAME, SHIFT, WIDTH) \</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">  NAME ## _SHIFT = (SHIFT),                        \</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">  NAME ## _WIDTH = (WIDTH),                        \</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">  NAME = (((1 &lt;&lt; (WIDTH)) - 1) &lt;&lt; (SHIFT))</span></div>
</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif </span><span class="comment">// AMDHSA_BITS_ENUM_ENTRY</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Gets bits for specified bit mask from specified source.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#ifndef AMDHSA_BITS_GET</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a286f2813b785a6b1d7f9c688580c2dc4">   44</a></span><span class="preprocessor">#define AMDHSA_BITS_GET(SRC, MSK) ((SRC &amp; MSK) &gt;&gt; MSK ## _SHIFT)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#endif </span><span class="comment">// AMDHSA_BITS_GET</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Sets bits for specified bit mask in specified destination.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#ifndef AMDHSA_BITS_SET</span></div>
<div class="foldopen" id="foldopen00049" data-start="" data-end="">
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#adce610366807c48cc27d759a245b20cd">   49</a></span><span class="preprocessor">#define AMDHSA_BITS_SET(DST, MSK, VAL)  \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">  DST &amp;= ~MSK;                          \</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">  DST |= ((VAL &lt;&lt; MSK ## _SHIFT) &amp; MSK)</span></div>
</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#endif </span><span class="comment">// AMDHSA_BITS_SET</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="foldopen" id="foldopen00055" data-start="{" data-end="}">
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html">   55</a></span><span class="keyword">namespace </span>amdhsa {</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Floating point rounding modes. Must match hardware definition.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">enum</a> : uint8_t {</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679aab7afe5e9a2bab412f94d8d54ae5a75b">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679aab7afe5e9a2bab412f94d8d54ae5a75b">FLOAT_ROUND_MODE_NEAR_EVEN</a> = 0,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679a9734fb0d5876aa53f1053b571c1b9640">   60</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679a9734fb0d5876aa53f1053b571c1b9640">FLOAT_ROUND_MODE_PLUS_INFINITY</a> = 1,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679acee2d572b5fb2b58b9cce72beea5ea78">   61</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679acee2d572b5fb2b58b9cce72beea5ea78">FLOAT_ROUND_MODE_MINUS_INFINITY</a> = 2,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679a7dceb3dda34c4b8ba0c0a60b5d68607b">   62</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679a7dceb3dda34c4b8ba0c0a60b5d68607b">FLOAT_ROUND_MODE_ZERO</a> = 3,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>};</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// Floating point denorm modes. Must match hardware definition.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">enum</a> : uint8_t {</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba9afed92c78aa42714cf9b83d02facf5e">   67</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba9afed92c78aa42714cf9b83d02facf5e">FLOAT_DENORM_MODE_FLUSH_SRC_DST</a> = 0,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba802699556c7a751d49c2637aec0e2125">   68</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba802699556c7a751d49c2637aec0e2125">FLOAT_DENORM_MODE_FLUSH_DST</a> = 1,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba24104e4517d080220d94f0baa88595e1">   69</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba24104e4517d080220d94f0baa88595e1">FLOAT_DENORM_MODE_FLUSH_SRC</a> = 2,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323bafb824f28c63151b6dd4d1e1411aeab85">   70</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323bafb824f28c63151b6dd4d1e1411aeab85">FLOAT_DENORM_MODE_FLUSH_NONE</a> = 3,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>};</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">// System VGPR workitem IDs. Must match hardware definition.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">enum</a> : uint8_t {</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171a9d46af368aa8d7475c6117f54da0242e">   75</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171a9d46af368aa8d7475c6117f54da0242e">SYSTEM_VGPR_WORKITEM_ID_X</a> = 0,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171ad5c97af4b29f71c9885c6265578daaf0">   76</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171ad5c97af4b29f71c9885c6265578daaf0">SYSTEM_VGPR_WORKITEM_ID_X_Y</a> = 1,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171af73fa544721408eb9dd2f6b792b7f7ab">   77</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171af73fa544721408eb9dd2f6b792b7f7ab">SYSTEM_VGPR_WORKITEM_ID_X_Y_Z</a> = 2,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171a7070020f1ef413efe83fc5c727121fe9">   78</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171a7070020f1ef413efe83fc5c727121fe9">SYSTEM_VGPR_WORKITEM_ID_UNDEFINED</a> = 3,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>};</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// Compute program resource register 1. Must match hardware definition.</span></div>
<div class="foldopen" id="foldopen00082" data-start="" data-end="">
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a34bafff22e321250ea590779a90f0fab">   82</a></span><span class="preprocessor">#define COMPUTE_PGM_RSRC1(NAME, SHIFT, WIDTH) \</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC1_ ## NAME, SHIFT, WIDTH)</span></div>
</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>enum : int32_t {</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">   85</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GRANULATED_WORKITEM_VGPR_COUNT</a>, 0, 6),</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GRANULATED_WAVEFRONT_SGPR_COUNT</a>, 6, 4),</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PRIORITY</a>, 10, 2),</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FLOAT_ROUND_MODE_32</a>, 12, 2),</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FLOAT_ROUND_MODE_16_64</a>, 14, 2),</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FLOAT_DENORM_MODE_32</a>, 16, 2),</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FLOAT_DENORM_MODE_16_64</a>, 18, 2),</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PRIV</a>, 20, 1),</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_DX10_CLAMP</a>, 21, 1),</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DEBUG_MODE</a>, 22, 1),</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_IEEE_MODE</a>, 23, 1),</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">BULKY</a>, 24, 1),</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CDBG_USER</a>, 25, 1),</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FP16_OVFL</a>, 26, 1),    <span class="comment">// GFX9+</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED0</a>, 27, 2),</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WGP_MODE</a>, 29, 1),     <span class="comment">// GFX10+</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MEM_ORDERED</a>, 30, 1),  <span class="comment">// GFX10+</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">COMPUTE_PGM_RSRC1</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">FWD_PROGRESS</a>, 31, 1), <span class="comment">// GFX10+</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>};</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#undef COMPUTE_PGM_RSRC1</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">// Compute program resource register 2. Must match hardware definition.</span></div>
<div class="foldopen" id="foldopen00107" data-start="" data-end="">
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a6e0a976b9d48db21751f62e812b4b588">  107</a></span><span class="preprocessor">#define COMPUTE_PGM_RSRC2(NAME, SHIFT, WIDTH) \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC2_ ## NAME, SHIFT, WIDTH)</span></div>
</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>enum : int32_t {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_PRIVATE_SEGMENT</a>, 0, 1),</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">USER_SGPR_COUNT</a>, 1, 5),</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_TRAP_HANDLER</a>, 6, 1),</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_WORKGROUP_ID_X</a>, 7, 1),</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_WORKGROUP_ID_Y</a>, 8, 1),</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_WORKGROUP_ID_Z</a>, 9, 1),</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_WORKGROUP_INFO</a>, 10, 1),</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_VGPR_WORKITEM_ID</a>, 11, 2),</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_ADDRESS_WATCH</a>, 13, 1),</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_MEMORY</a>, 14, 1),</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">GRANULATED_LDS_SIZE</a>, 15, 9),</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_IEEE_754_FP_INVALID_OPERATION</a>, 24, 1),</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_FP_DENORMAL_SOURCE</a>, 25, 1),</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_IEEE_754_FP_DIVISION_BY_ZERO</a>, 26, 1),</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_IEEE_754_FP_OVERFLOW</a>, 27, 1),</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_IEEE_754_FP_UNDERFLOW</a>, 28, 1),</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_IEEE_754_FP_INEXACT</a>, 29, 1),</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_EXCEPTION_INT_DIVIDE_BY_ZERO</a>, 30, 1),</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">COMPUTE_PGM_RSRC2</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED0</a>, 31, 1),</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>};</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#undef COMPUTE_PGM_RSRC2</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Compute program resource register 3 for GFX90A+. Must match hardware</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">// definition.</span></div>
<div class="foldopen" id="foldopen00134" data-start="" data-end="">
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#ab3b83c6117b9ca484569f88e2f472551">  134</a></span><span class="preprocessor">#define COMPUTE_PGM_RSRC3_GFX90A(NAME, SHIFT, WIDTH) \</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC3_GFX90A_ ## NAME, SHIFT, WIDTH)</span></div>
</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>enum : int32_t {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74">  137</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74">COMPUTE_PGM_RSRC3_GFX90A</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ACCUM_OFFSET</a>, 0, 6),</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74">COMPUTE_PGM_RSRC3_GFX90A</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED0</a>, 6, 10),</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74">COMPUTE_PGM_RSRC3_GFX90A</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TG_SPLIT</a>, 16, 1),</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74">COMPUTE_PGM_RSRC3_GFX90A</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED1</a>, 17, 15),</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>};</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#undef COMPUTE_PGM_RSRC3_GFX90A</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// Compute program resource register 3 for GFX10+. Must match hardware</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// definition.</span></div>
<div class="foldopen" id="foldopen00146" data-start="" data-end="">
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#a7aebc44cfcfdc2d81ddf83350a2ed037">  146</a></span><span class="preprocessor">#define COMPUTE_PGM_RSRC3_GFX10_PLUS(NAME, SHIFT, WIDTH) \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(COMPUTE_PGM_RSRC3_GFX10_PLUS_ ## NAME, SHIFT, WIDTH)</span></div>
</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>enum : int32_t {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">  149</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">COMPUTE_PGM_RSRC3_GFX10_PLUS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SHARED_VGPR_COUNT</a>, 0, 4), <span class="comment">// GFX10+</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">COMPUTE_PGM_RSRC3_GFX10_PLUS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">INST_PREF_SIZE</a>, 4, 6),    <span class="comment">// GFX11+</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">COMPUTE_PGM_RSRC3_GFX10_PLUS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TRAP_ON_START</a>, 10, 1),    <span class="comment">// GFX11+</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">COMPUTE_PGM_RSRC3_GFX10_PLUS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TRAP_ON_END</a>, 11, 1),      <span class="comment">// GFX11+</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">COMPUTE_PGM_RSRC3_GFX10_PLUS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED0</a>, 12, 19),</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">COMPUTE_PGM_RSRC3_GFX10_PLUS</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IMAGE_OP</a>, 31, 1),         <span class="comment">// GFX11+</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>};</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#undef COMPUTE_PGM_RSRC3_GFX10_PLUS</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Kernel code properties. Must be kept backwards compatible.</span></div>
<div class="foldopen" id="foldopen00159" data-start="" data-end="">
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="AMDHSAKernelDescriptor_8h.html#ae106ed3b538dc6930bd46ac24be124e0">  159</a></span><span class="preprocessor">#define KERNEL_CODE_PROPERTY(NAME, SHIFT, WIDTH) \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">  AMDHSA_BITS_ENUM_ENTRY(KERNEL_CODE_PROPERTY_ ## NAME, SHIFT, WIDTH)</span></div>
</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>enum : int32_t {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">  162</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a>, 0, 1),</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_DISPATCH_PTR</a>, 1, 1),</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_QUEUE_PTR</a>, 2, 1),</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_KERNARG_SEGMENT_PTR</a>, 3, 1),</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_DISPATCH_ID</a>, 4, 1),</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_FLAT_SCRATCH_INIT</a>, 5, 1),</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_SGPR_PRIVATE_SEGMENT_SIZE</a>, 6, 1),</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED0</a>, 7, 3),</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ENABLE_WAVEFRONT_SIZE32</a>, 10, 1), <span class="comment">// GFX10+</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">USES_DYNAMIC_STACK</a>, 11, 1),</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">KERNEL_CODE_PROPERTY</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RESERVED1</a>, 12, 4),</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>};</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#undef KERNEL_CODE_PROPERTY</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// Kernel descriptor. Must be kept backwards compatible.</span></div>
<div class="foldopen" id="foldopen00177" data-start="{" data-end="};">
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">  177</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">kernel_descriptor_t</a> {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">  178</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">group_segment_fixed_size</a>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">  179</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">private_segment_fixed_size</a>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a8ac8bf05852d06753e544aa552ed3d39">  180</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a8ac8bf05852d06753e544aa552ed3d39">kernarg_size</a>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a91d55df721c06d782aa14e691860a67d">  181</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a91d55df721c06d782aa14e691860a67d">reserved0</a>[4];</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">  182</a></span>  int64_t <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">kernel_code_entry_byte_offset</a>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">  183</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">reserved1</a>[20];</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">  184</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">compute_pgm_rsrc3</a>; <span class="comment">// GFX10+ and GFX90A+</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">  185</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">  186</a></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">compute_pgm_rsrc2</a>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">  187</a></span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">kernel_code_properties</a>;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">  188</a></span>  uint8_t <a class="code hl_variable" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">reserved2</a>[6];</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>};</div>
</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">enum</a> : <a class="code hl_class" href="classuint32__t.html">uint32_t</a> {</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a2e074167b1983e588a8c0ba5325bfa97">  192</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a2e074167b1983e588a8c0ba5325bfa97">GROUP_SEGMENT_FIXED_SIZE_OFFSET</a> = 0,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ac9f74838f2b410f00aafce9e75bdd8c1">  193</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ac9f74838f2b410f00aafce9e75bdd8c1">PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a> = 4,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8af308f21ac7a45fcb649c83753e8255e9">  194</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8af308f21ac7a45fcb649c83753e8255e9">KERNARG_SIZE_OFFSET</a> = 8,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ab15959445e2b2b3ad662f5617bb8dd20">  195</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ab15959445e2b2b3ad662f5617bb8dd20">RESERVED0_OFFSET</a> = 12,</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a5c9a71aaaf3601b70f680fc756c4cc0f">  196</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a5c9a71aaaf3601b70f680fc756c4cc0f">KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a> = 16,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a30240d80e085b09ee5946f541c54765e">  197</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a30240d80e085b09ee5946f541c54765e">RESERVED1_OFFSET</a> = 24,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a3c5076dfb4b5c82782e6fd3f6a593ef2">  198</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a3c5076dfb4b5c82782e6fd3f6a593ef2">COMPUTE_PGM_RSRC3_OFFSET</a> = 44,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a8e1b04b78a7883b48863d2efe00d0ef1">  199</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a8e1b04b78a7883b48863d2efe00d0ef1">COMPUTE_PGM_RSRC1_OFFSET</a> = 48,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a9836d1311b13f6354879bb75a4b4ad79">  200</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a9836d1311b13f6354879bb75a4b4ad79">COMPUTE_PGM_RSRC2_OFFSET</a> = 52,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a037c5c9c1788405600fbd6c5ef7a1824">  201</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a037c5c9c1788405600fbd6c5ef7a1824">KERNEL_CODE_PROPERTIES_OFFSET</a> = 56,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a0398808ceed0e62f09a6095216ec4e3a">  202</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a0398808ceed0e62f09a6095216ec4e3a">RESERVED2_OFFSET</a> = 58,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>};</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="keyword">static_assert</span>(</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    <span class="keyword">sizeof</span>(kernel_descriptor_t) == 64,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="stringliteral">&quot;invalid size for kernel_descriptor_t&quot;</span>);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, group_segment_fixed_size) ==</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a2e074167b1983e588a8c0ba5325bfa97">GROUP_SEGMENT_FIXED_SIZE_OFFSET</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>              <span class="stringliteral">&quot;invalid offset for group_segment_fixed_size&quot;</span>);</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, private_segment_fixed_size) ==</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ac9f74838f2b410f00aafce9e75bdd8c1">PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a>,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>              <span class="stringliteral">&quot;invalid offset for private_segment_fixed_size&quot;</span>);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, kernarg_size) ==</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8af308f21ac7a45fcb649c83753e8255e9">KERNARG_SIZE_OFFSET</a>,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>              <span class="stringliteral">&quot;invalid offset for kernarg_size&quot;</span>);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, reserved0) == <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ab15959445e2b2b3ad662f5617bb8dd20">RESERVED0_OFFSET</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>              <span class="stringliteral">&quot;invalid offset for reserved0&quot;</span>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, kernel_code_entry_byte_offset) ==</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a5c9a71aaaf3601b70f680fc756c4cc0f">KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a>,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>              <span class="stringliteral">&quot;invalid offset for kernel_code_entry_byte_offset&quot;</span>);</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, reserved1) == <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a30240d80e085b09ee5946f541c54765e">RESERVED1_OFFSET</a>,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>              <span class="stringliteral">&quot;invalid offset for reserved1&quot;</span>);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, compute_pgm_rsrc3) ==</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a3c5076dfb4b5c82782e6fd3f6a593ef2">COMPUTE_PGM_RSRC3_OFFSET</a>,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>              <span class="stringliteral">&quot;invalid offset for compute_pgm_rsrc3&quot;</span>);</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, compute_pgm_rsrc1) ==</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a8e1b04b78a7883b48863d2efe00d0ef1">COMPUTE_PGM_RSRC1_OFFSET</a>,</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>              <span class="stringliteral">&quot;invalid offset for compute_pgm_rsrc1&quot;</span>);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, compute_pgm_rsrc2) ==</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a9836d1311b13f6354879bb75a4b4ad79">COMPUTE_PGM_RSRC2_OFFSET</a>,</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>              <span class="stringliteral">&quot;invalid offset for compute_pgm_rsrc2&quot;</span>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, kernel_code_properties) ==</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                  <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a037c5c9c1788405600fbd6c5ef7a1824">KERNEL_CODE_PROPERTIES_OFFSET</a>,</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>              <span class="stringliteral">&quot;invalid offset for kernel_code_properties&quot;</span>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="keyword">static_assert</span>(<a class="code hl_define" href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a>(kernel_descriptor_t, reserved2) == <a class="code hl_enumvalue" href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a0398808ceed0e62f09a6095216ec4e3a">RESERVED2_OFFSET</a>,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>              <span class="stringliteral">&quot;invalid offset for reserved2&quot;</span>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>} <span class="comment">// end namespace amdhsa</span></div>
</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_SUPPORT_AMDHSAKERNELDESCRIPTOR_H</span></div>
<div class="ttc" id="aAMDHSAKernelDescriptor_8h_html_a276e8a32e0bbf024aadd9420b8f2d3b3"><div class="ttname"><a href="AMDHSAKernelDescriptor_8h.html#a276e8a32e0bbf024aadd9420b8f2d3b3">offsetof</a></div><div class="ttdeci">#define offsetof(TYPE, MEMBER)</div><div class="ttdef"><b>Definition</b> <a href="#l00030">AMDHSAKernelDescriptor.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a037c5c9c1788405600fbd6c5ef7a1824"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a037c5c9c1788405600fbd6c5ef7a1824">llvm::amdhsa::KERNEL_CODE_PROPERTIES_OFFSET</a></div><div class="ttdeci">@ KERNEL_CODE_PROPERTIES_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00201">AMDHSAKernelDescriptor.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a0398808ceed0e62f09a6095216ec4e3a"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a0398808ceed0e62f09a6095216ec4e3a">llvm::amdhsa::RESERVED2_OFFSET</a></div><div class="ttdeci">@ RESERVED2_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00202">AMDHSAKernelDescriptor.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a2e074167b1983e588a8c0ba5325bfa97"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a2e074167b1983e588a8c0ba5325bfa97">llvm::amdhsa::GROUP_SEGMENT_FIXED_SIZE_OFFSET</a></div><div class="ttdeci">@ GROUP_SEGMENT_FIXED_SIZE_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00192">AMDHSAKernelDescriptor.h:192</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a30240d80e085b09ee5946f541c54765e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a30240d80e085b09ee5946f541c54765e">llvm::amdhsa::RESERVED1_OFFSET</a></div><div class="ttdeci">@ RESERVED1_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00197">AMDHSAKernelDescriptor.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a3c5076dfb4b5c82782e6fd3f6a593ef2"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a3c5076dfb4b5c82782e6fd3f6a593ef2">llvm::amdhsa::COMPUTE_PGM_RSRC3_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC3_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00198">AMDHSAKernelDescriptor.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a5c9a71aaaf3601b70f680fc756c4cc0f"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a5c9a71aaaf3601b70f680fc756c4cc0f">llvm::amdhsa::KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</a></div><div class="ttdeci">@ KERNEL_CODE_ENTRY_BYTE_OFFSET_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00196">AMDHSAKernelDescriptor.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a8e1b04b78a7883b48863d2efe00d0ef1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a8e1b04b78a7883b48863d2efe00d0ef1">llvm::amdhsa::COMPUTE_PGM_RSRC1_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC1_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00199">AMDHSAKernelDescriptor.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8a9836d1311b13f6354879bb75a4b4ad79"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8a9836d1311b13f6354879bb75a4b4ad79">llvm::amdhsa::COMPUTE_PGM_RSRC2_OFFSET</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC2_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00200">AMDHSAKernelDescriptor.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8ab15959445e2b2b3ad662f5617bb8dd20"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ab15959445e2b2b3ad662f5617bb8dd20">llvm::amdhsa::RESERVED0_OFFSET</a></div><div class="ttdeci">@ RESERVED0_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00195">AMDHSAKernelDescriptor.h:195</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8ac9f74838f2b410f00aafce9e75bdd8c1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8ac9f74838f2b410f00aafce9e75bdd8c1">llvm::amdhsa::PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</a></div><div class="ttdeci">@ PRIVATE_SEGMENT_FIXED_SIZE_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00193">AMDHSAKernelDescriptor.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a12124255bedde8f3817ca90856d324c8af308f21ac7a45fcb649c83753e8255e9"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a12124255bedde8f3817ca90856d324c8af308f21ac7a45fcb649c83753e8255e9">llvm::amdhsa::KERNARG_SIZE_OFFSET</a></div><div class="ttdeci">@ KERNARG_SIZE_OFFSET</div><div class="ttdef"><b>Definition</b> <a href="#l00194">AMDHSAKernelDescriptor.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a1a390bde0f056189e9101b8b27f532fda82b23e93e88e6df7c0d2acec6c968e4d">llvm::amdhsa::COMPUTE_PGM_RSRC1</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC1</div><div class="ttdef"><b>Definition</b> <a href="#l00085">AMDHSAKernelDescriptor.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a3c5b9dfe54b83eada8295d7e76149679a7dceb3dda34c4b8ba0c0a60b5d68607b"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679a7dceb3dda34c4b8ba0c0a60b5d68607b">llvm::amdhsa::FLOAT_ROUND_MODE_ZERO</a></div><div class="ttdeci">@ FLOAT_ROUND_MODE_ZERO</div><div class="ttdef"><b>Definition</b> <a href="#l00062">AMDHSAKernelDescriptor.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a3c5b9dfe54b83eada8295d7e76149679a9734fb0d5876aa53f1053b571c1b9640"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679a9734fb0d5876aa53f1053b571c1b9640">llvm::amdhsa::FLOAT_ROUND_MODE_PLUS_INFINITY</a></div><div class="ttdeci">@ FLOAT_ROUND_MODE_PLUS_INFINITY</div><div class="ttdef"><b>Definition</b> <a href="#l00060">AMDHSAKernelDescriptor.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a3c5b9dfe54b83eada8295d7e76149679aab7afe5e9a2bab412f94d8d54ae5a75b"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679aab7afe5e9a2bab412f94d8d54ae5a75b">llvm::amdhsa::FLOAT_ROUND_MODE_NEAR_EVEN</a></div><div class="ttdeci">@ FLOAT_ROUND_MODE_NEAR_EVEN</div><div class="ttdef"><b>Definition</b> <a href="#l00059">AMDHSAKernelDescriptor.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a3c5b9dfe54b83eada8295d7e76149679acee2d572b5fb2b58b9cce72beea5ea78"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a3c5b9dfe54b83eada8295d7e76149679acee2d572b5fb2b58b9cce72beea5ea78">llvm::amdhsa::FLOAT_ROUND_MODE_MINUS_INFINITY</a></div><div class="ttdeci">@ FLOAT_ROUND_MODE_MINUS_INFINITY</div><div class="ttdef"><b>Definition</b> <a href="#l00061">AMDHSAKernelDescriptor.h:61</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a3e547fa37b28fcf9324881f60f644f14aa14f07daddf28f000e3c4f12d8795c87">llvm::amdhsa::COMPUTE_PGM_RSRC2</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC2</div><div class="ttdef"><b>Definition</b> <a href="#l00110">AMDHSAKernelDescriptor.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a7da4046278934b3d1f16a706e659323ba24104e4517d080220d94f0baa88595e1"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba24104e4517d080220d94f0baa88595e1">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC</a></div><div class="ttdeci">@ FLOAT_DENORM_MODE_FLUSH_SRC</div><div class="ttdef"><b>Definition</b> <a href="#l00069">AMDHSAKernelDescriptor.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a7da4046278934b3d1f16a706e659323ba802699556c7a751d49c2637aec0e2125"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba802699556c7a751d49c2637aec0e2125">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_DST</a></div><div class="ttdeci">@ FLOAT_DENORM_MODE_FLUSH_DST</div><div class="ttdef"><b>Definition</b> <a href="#l00068">AMDHSAKernelDescriptor.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a7da4046278934b3d1f16a706e659323ba9afed92c78aa42714cf9b83d02facf5e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323ba9afed92c78aa42714cf9b83d02facf5e">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_SRC_DST</a></div><div class="ttdeci">@ FLOAT_DENORM_MODE_FLUSH_SRC_DST</div><div class="ttdef"><b>Definition</b> <a href="#l00067">AMDHSAKernelDescriptor.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a7da4046278934b3d1f16a706e659323bafb824f28c63151b6dd4d1e1411aeab85"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a7da4046278934b3d1f16a706e659323bafb824f28c63151b6dd4d1e1411aeab85">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a></div><div class="ttdeci">@ FLOAT_DENORM_MODE_FLUSH_NONE</div><div class="ttdef"><b>Definition</b> <a href="#l00070">AMDHSAKernelDescriptor.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a9172b8002b01e3d36d6c0df5c10af0e4a913c48c3479dc92b211460cb6cd59268">llvm::amdhsa::COMPUTE_PGM_RSRC3_GFX10_PLUS</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC3_GFX10_PLUS</div><div class="ttdef"><b>Definition</b> <a href="#l00149">AMDHSAKernelDescriptor.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#a9a156c21b56df9d9a6afdd470ed87c29a72dbb3dd15c947daae997c56849ebe74">llvm::amdhsa::COMPUTE_PGM_RSRC3_GFX90A</a></div><div class="ttdeci">@ COMPUTE_PGM_RSRC3_GFX90A</div><div class="ttdef"><b>Definition</b> <a href="#l00137">AMDHSAKernelDescriptor.h:137</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_ac0ef090c321156843013ca680519e171a7070020f1ef413efe83fc5c727121fe9"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171a7070020f1ef413efe83fc5c727121fe9">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_UNDEFINED</a></div><div class="ttdeci">@ SYSTEM_VGPR_WORKITEM_ID_UNDEFINED</div><div class="ttdef"><b>Definition</b> <a href="#l00078">AMDHSAKernelDescriptor.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_ac0ef090c321156843013ca680519e171a9d46af368aa8d7475c6117f54da0242e"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171a9d46af368aa8d7475c6117f54da0242e">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X</a></div><div class="ttdeci">@ SYSTEM_VGPR_WORKITEM_ID_X</div><div class="ttdef"><b>Definition</b> <a href="#l00075">AMDHSAKernelDescriptor.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_ac0ef090c321156843013ca680519e171ad5c97af4b29f71c9885c6265578daaf0"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171ad5c97af4b29f71c9885c6265578daaf0">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y</a></div><div class="ttdeci">@ SYSTEM_VGPR_WORKITEM_ID_X_Y</div><div class="ttdef"><b>Definition</b> <a href="#l00076">AMDHSAKernelDescriptor.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_ac0ef090c321156843013ca680519e171af73fa544721408eb9dd2f6b792b7f7ab"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ac0ef090c321156843013ca680519e171af73fa544721408eb9dd2f6b792b7f7ab">llvm::amdhsa::SYSTEM_VGPR_WORKITEM_ID_X_Y_Z</a></div><div class="ttdeci">@ SYSTEM_VGPR_WORKITEM_ID_X_Y_Z</div><div class="ttdef"><b>Definition</b> <a href="#l00077">AMDHSAKernelDescriptor.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1amdhsa_html_ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7"><div class="ttname"><a href="namespacellvm_1_1amdhsa.html#ac27a0959104d5e5138cd1fbc73284265ad41eb1f76803a836b839953e7a4656b7">llvm::amdhsa::KERNEL_CODE_PROPERTY</a></div><div class="ttdeci">@ KERNEL_CODE_PROPERTY</div><div class="ttdef"><b>Definition</b> <a href="#l00162">AMDHSAKernelDescriptor.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition</b> <a href="#l00177">AMDHSAKernelDescriptor.h:177</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a00c93ea2cbbc98a3b069b286c75ff916"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size</a></div><div class="ttdeci">uint32_t group_segment_fixed_size</div><div class="ttdef"><b>Definition</b> <a href="#l00178">AMDHSAKernelDescriptor.h:178</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a3cd7f19bc7b958944b3a7e5250fc4b6b"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a3cd7f19bc7b958944b3a7e5250fc4b6b">llvm::amdhsa::kernel_descriptor_t::reserved1</a></div><div class="ttdeci">uint8_t reserved1[20]</div><div class="ttdef"><b>Definition</b> <a href="#l00183">AMDHSAKernelDescriptor.h:183</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a45ff565a0f5dc2633706650c4e8562bc"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc1</div><div class="ttdef"><b>Definition</b> <a href="#l00185">AMDHSAKernelDescriptor.h:185</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a519f4fd1654e35af26ea686a3a07e807"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a519f4fd1654e35af26ea686a3a07e807">llvm::amdhsa::kernel_descriptor_t::reserved2</a></div><div class="ttdeci">uint8_t reserved2[6]</div><div class="ttdef"><b>Definition</b> <a href="#l00188">AMDHSAKernelDescriptor.h:188</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a7dbf8460eec03ca1cfd3565ec87a44ba"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size</a></div><div class="ttdeci">uint32_t private_segment_fixed_size</div><div class="ttdef"><b>Definition</b> <a href="#l00179">AMDHSAKernelDescriptor.h:179</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a8ac8bf05852d06753e544aa552ed3d39"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a8ac8bf05852d06753e544aa552ed3d39">llvm::amdhsa::kernel_descriptor_t::kernarg_size</a></div><div class="ttdeci">uint32_t kernarg_size</div><div class="ttdef"><b>Definition</b> <a href="#l00180">AMDHSAKernelDescriptor.h:180</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a91d55df721c06d782aa14e691860a67d"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a91d55df721c06d782aa14e691860a67d">llvm::amdhsa::kernel_descriptor_t::reserved0</a></div><div class="ttdeci">uint8_t reserved0[4]</div><div class="ttdef"><b>Definition</b> <a href="#l00181">AMDHSAKernelDescriptor.h:181</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa430b22aeafbae06973a9f97d990d16a"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc2</div><div class="ttdef"><b>Definition</b> <a href="#l00186">AMDHSAKernelDescriptor.h:186</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa91c506e6598736498d581465891a9c6"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">llvm::amdhsa::kernel_descriptor_t::kernel_code_properties</a></div><div class="ttdeci">uint16_t kernel_code_properties</div><div class="ttdef"><b>Definition</b> <a href="#l00187">AMDHSAKernelDescriptor.h:187</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_ad767468e753de6709622353722e6fee4"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#ad767468e753de6709622353722e6fee4">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc3</div><div class="ttdef"><b>Definition</b> <a href="#l00184">AMDHSAKernelDescriptor.h:184</a></div></div>
<div class="ttc" id="astructllvm_1_1amdhsa_1_1kernel__descriptor__t_html_afed83eb16431ab8f2a72ef6a112807a0"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#afed83eb16431ab8f2a72ef6a112807a0">llvm::amdhsa::kernel_descriptor_t::kernel_code_entry_byte_offset</a></div><div class="ttdeci">int64_t kernel_code_entry_byte_offset</div><div class="ttdef"><b>Definition</b> <a href="#l00182">AMDHSAKernelDescriptor.h:182</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:38:58 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
