// Seed: 1890440704
module module_0;
  wire  id_1;
  uwire id_2 = 1;
  wire  id_3;
  wor id_4, id_5, id_6 = 1;
  wire id_7;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  logic id_2
);
  always @(posedge 1) begin
    $display(1, id_2);
    id_1 <= id_2;
  end
  module_0();
endmodule
module module_2 (
    input  tri  id_0,
    output wor  id_1,
    input  tri1 id_2
);
  wire id_4;
  wire id_5, id_6 = id_4;
  module_0();
endmodule
