x462 = OpenCSVFile(Const("/home/hhollen/ee109finalHH/mol_arr100.csv"),false)
 - Type: CSVFile
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x463 = ReadTokens(x462,Const(","))
 - Type: Array[Text]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x464 = CloseCSVFile(x462)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x467 = ArrayMap(x463,Block((x463,b5) => x465),Block((x465) => x466)) {
 - Type: Array[Fix[TRUE,_10,_22]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((x463,b5) => x465) {
    x465 = ArrayApply(x463,b5)
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x467 block #0
  block 1: Block((x465) => x466) {
    x466 = TextToFix(x465,TRUE,_10,_22)
     - Type: Fix[TRUE,_10,_22]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x467 block #1
} // End of x467
x468 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - Name: A_dram
 - Type: DRAM2[Fix[TRUE,_10,_22]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x469 = SetMem(x468,x467)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x470 = DRAMHostNew(List(Const(100), Const(3)),Const(0))
 - Name: out_host
 - Type: DRAM2[Fix[TRUE,_10,_22]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x444 = AccelScope(Block(Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block(Const(())) {
    x471 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
     - Name: A_sram_0
     - Type: SRAM2[Fix[TRUE,_10,_22]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x472 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
     - Name: A_sram_1
     - Type: SRAM2[Fix[TRUE,_10,_22]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x473 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
     - Name: A_sram_2
     - Type: SRAM2[Fix[TRUE,_10,_22]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x543 = UnitPipe(Set(),Block(Const(())),None) {
     - Name: DenseTransfer
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block(Const(())) {
        x474 = StreamOutNew(BurstCmdBus)
         - Type: StreamOut[BurstCmd]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x475 = FIFONew(Const(16))
         - Type: FIFO[IssuedCmd]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x476 = StreamInNew(BurstDataBus())
         - Type: StreamIn[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x477 = CounterNew(Const(0),Const(100),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x478 = CounterChainNew(List(x477))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x499 = UnrolledForeach(Set(),x478,Block(Const(())),List(List(b479)),List(List(b480)),None) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x2968 = FixSLA(b479,Const(1))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x2969 = FixAdd(x2968,b479)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x482 = FixDivSRA(x2969,Const(4))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x483 = FixSLA(x482,Const(4))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x2970 = FixSLA(x482,Const(6))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x485 = FixSub(x2969,x483)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x486 = FixAdd(x485,Const(3))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x487 = FixAdd(x485,Const(18))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x488 = FixDivSRA(x487,Const(4))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x489 = FixSLA(x488,Const(4))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x2971 = FixSLA(x488,Const(6))
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.2
             - Reduce Latency:   0.2
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x491 = FixToFix(x2970,TRUE,_64,_0)
             - Type: Fix[TRUE,_64,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x492 = DRAMAddress(x468)
             - Type: Fix[TRUE,_64,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x3123 = DelayLine(1,x492)
             - Type: Fix[TRUE,_64,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x493 = FixAdd(x491,x3123)
             - Type: Fix[TRUE,_64,_0]
             - Cycle: <no cycle>
             - Latency:          2.0
             - Reduce Latency:   2.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x3124 = DelayLine(1,x493)
             - Type: Fix[TRUE,_64,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x494 = SimpleStruct(ArrayBuffer((offset,x3124), (size,x2971), (isLoad,Const(true))))
             - Type: BurstCmd
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x495 = DRAMIsAlloc(x468)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x3125 = DelayLine(4,x495)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x3126 = DelayLine(4,b480)
             - Type: Bit
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x496 = StreamOutBankedWrite(x474,ArrayBuffer(x494),ArrayBuffer(Set(x3125, x3126)))
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x3127 = DelayLine(1,x486)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x3128 = DelayLine(2,x485)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x497 = SimpleStruct(ArrayBuffer((size,x489), (start,x3128), (end,x3127)))
             - Type: IssuedCmd
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x498 = FIFOBankedEnq(x475,ArrayBuffer(x497),ArrayBuffer(Set(Const(true), x3126)))
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
          } // End of x499 block #0
        } // End of x499
        x500 = FringeDenseLoad(x468,x474,x476)
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x501 = CounterNew(Const(0),Const(100),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x502 = CounterChainNew(List(x501))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x542 = UnrolledForeach(Set(),x502,Block(Const(())),List(List(b503)),List(List(b504)),None) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x505 = RegNew(Const(0))
             - Type: Reg[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x506 = RegNew(Const(0))
             - Type: Reg[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x507 = RegNew(Const(0))
             - Type: Reg[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x516 = UnitPipe(Set(b504),Block(Const(())),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x508 = FIFOBankedDeq(x475,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
                 - Type: Vec[IssuedCmd]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x509 = VecApply(x508,0)
                 - Type: IssuedCmd
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x510 = FieldApply(x509,start)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x511 = RegWrite(x505,x510,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x512 = FieldApply(x509,end)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x513 = RegWrite(x506,x512,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x514 = FieldApply(x509,size)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x515 = RegWrite(x507,x514,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x516 block #0
            } // End of x516
            x2926 = RegRead(x507)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x518 = CounterNew(Const(0),x2926,Const(1),Const(1))
             - Type: Counter[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x519 = CounterChainNew(List(x518))
             - Type: CounterChain
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x541 = UnrolledForeach(Set(b504),x519,Block(Const(())),List(List(b520)),List(List(b521)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x522 = RegRead(x505)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x523 = FixLeq(x522,b520)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.4
                 - Reduce Latency:   0.4
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x524 = RegRead(x506)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x525 = FixLst(b520,x524)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.4
                 - Reduce Latency:   0.4
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x526 = And(x523,x525)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x527 = FixSub(b520,x522)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x528 = StreamInBankedRead(x476,ArrayBuffer(Set(b521, b504)))
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3129 = DelayLine(1,x528)
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x529 = VecApply(x3129,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2972 = FixAnd(b503,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x531 = FixDivSRA(b503,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2973 = FixSLA(x531,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2974 = FixAdd(x2973,x531)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x533 = FixAdd(x2974,x527)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3130 = DelayLine(2,x2972)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3131 = DelayLine(2,b504)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3132 = DelayLine(1,x529)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3133 = DelayLine(2,x526)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3134 = DelayLine(2,b521)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x534 = SRAMBankedWrite(x472,Vector(x3132),Vector(List(x3130, Const(0))),Vector(x533),Vector(Set(x3133, x3134, x3131)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x535 = FixMod(b503,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          16.0
                 - Reduce Latency:   16.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x536 = FixDiv(b503,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2975 = FixSLA(x536,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2976 = FixAdd(x2975,x536)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3135 = DelayLine(20,x527)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x538 = FixAdd(x2976,x3135)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3136 = DelayLine(22,b504)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3137 = DelayLine(21,x529)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3138 = DelayLine(22,x526)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3139 = DelayLine(6,x535)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3140 = DelayLine(22,b521)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x539 = SRAMBankedWrite(x471,Vector(x3137),Vector(List(x3139, Const(0))),Vector(x538),Vector(Set(x3138, x3140, x3136)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x540 = SRAMBankedWrite(x473,Vector(x3137),Vector(List(x3139, Const(0))),Vector(x538),Vector(Set(x3138, x3140, x3136)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x541 block #0
            } // End of x541
          } // End of x542 block #0
        } // End of x542
      } // End of x543 block #0
    } // End of x543
    x544 = SRAMNew(List(Const(100), Const(3)),SRAM2[Fix[TRUE,_10,_22]])
     - Name: out_sram_0
     - Type: SRAM2[Fix[TRUE,_10,_22]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x545 = CounterNew(Const(0),Const(100),Const(1),Const(10))
     - Type: Counter[Fix[TRUE,_32,_0]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x546 = CounterChainNew(List(x545))
     - Type: CounterChain
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x2859 = UnrolledForeach(Set(),x546,Block(Const(())),List(List(b547, b548, b549, b550, b551, b552, b553, b554, b555, b556)),List(List(b557, b558, b559, b560, b561, b562, b563, b564, b565, b566)),None) {
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block(Const(())) {
        x567 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x568 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x569 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x570 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x571 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x572 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x573 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x574 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x575 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x576 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x577 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x578 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x579 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x580 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x581 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x582 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x583 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x584 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x585 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_0
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x586 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
         - Name: accum_1
         - Type: SRAM1[Fix[TRUE,_10,_22]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x587 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x588 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x589 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x590 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x591 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x592 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x593 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x594 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x595 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x596 = CounterNew(Const(0),Const(100),Const(1),Const(2))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x597 = CounterChainNew(List(x587))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x598 = CounterChainNew(List(x588))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x599 = CounterChainNew(List(x589))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x600 = CounterChainNew(List(x590))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x601 = CounterChainNew(List(x591))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x602 = CounterChainNew(List(x592))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x603 = CounterChainNew(List(x593))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x604 = CounterChainNew(List(x594))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x605 = CounterChainNew(List(x595))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x606 = CounterChainNew(List(x596))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x607 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x608 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x609 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x610 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x611 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x612 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x613 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x614 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x615 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x616 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x617 = CounterChainNew(Vector(x607))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x618 = CounterChainNew(Vector(x608))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x619 = CounterChainNew(Vector(x609))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x620 = CounterChainNew(Vector(x610))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x621 = CounterChainNew(Vector(x611))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x622 = CounterChainNew(Vector(x612))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x623 = CounterChainNew(Vector(x613))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x624 = CounterChainNew(Vector(x614))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x625 = CounterChainNew(Vector(x615))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x626 = CounterChainNew(Vector(x616))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2707 = ParallelPipe(Set(),Block(Const(()))) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x834 = UnrolledReduce(Set(b557),x597,Block((x567) => Const(())),List(List(b627, b628)),List(List(b630, b631)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x567) => Const(())) {
                x633 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x634 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x635 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x636 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x637 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x638 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x639 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x640 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x641 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x642 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x643 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x644 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x645 = CounterChainNew(List(x643))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x646 = CounterChainNew(List(x644))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x689 = ParallelPipe(Set(b557),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x667 = UnrolledForeach(Set(b630, b557),x645,Block(Const(())),List(List(b647)),List(List(b648)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x650 = FixDiv(b547,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2977 = FixSLA(x650,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2978 = FixAdd(x2977,x650)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3141 = DelayLine(21,b647)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x652 = FixAdd(x2978,x3141)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3142 = DelayLine(22,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3143 = DelayLine(22,b648)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3144 = DelayLine(22,b630)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x653 = SRAMBankedRead(x471,Vector(List(Const(0), Const(0))),Vector(x652),Vector(Set(x3143, x3144, x3142)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x654 = VecApply(x653,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x656 = FixDivSRA(b627,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2979 = FixSLA(x656,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2980 = FixAdd(x2979,x656)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3145 = DelayLine(1,b647)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x658 = FixAdd(x2980,x3145)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3146 = DelayLine(2,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3147 = DelayLine(2,b648)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3148 = DelayLine(2,b630)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x659 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x658),Vector(Set(x3147, x3148, x3146)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x660 = VecApply(x659,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3149 = DelayLine(20,x660)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x661 = FixSub(x654,x3149)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3150 = DelayLine(25,b630)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3151 = DelayLine(25,b647)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3152 = DelayLine(25,b648)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3153 = DelayLine(25,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x662 = SRAMBankedWrite(x634,Vector(x661),Vector(List(Const(0))),Vector(x3151),Vector(Set(x3152, x3150, x3153)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x663 = SRAMBankedWrite(x637,Vector(x661),Vector(List(Const(0))),Vector(x3151),Vector(Set(x3152, x3150, x3153)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x664 = SRAMBankedWrite(x633,Vector(x661),Vector(List(Const(0))),Vector(x3151),Vector(Set(x3152, x3150, x3153)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x665 = SRAMBankedWrite(x636,Vector(x661),Vector(List(Const(0))),Vector(x3151),Vector(Set(x3152, x3150, x3153)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x666 = SRAMBankedWrite(x635,Vector(x661),Vector(List(Const(0))),Vector(x3151),Vector(Set(x3152, x3150, x3153)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x667 block #0
                    } // End of x667
                    x688 = UnrolledForeach(Set(b631, b557),x646,Block(Const(())),List(List(b668)),List(List(b669)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x671 = FixDiv(b547,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2981 = FixSLA(x671,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2982 = FixAdd(x2981,x671)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3154 = DelayLine(21,b668)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x673 = FixAdd(x2982,x3154)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3155 = DelayLine(22,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3156 = DelayLine(22,b631)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3157 = DelayLine(22,b669)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x674 = SRAMBankedRead(x471,Vector(List(Const(0), Const(0))),Vector(x673),Vector(Set(x3157, x3156, x3155)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x675 = VecApply(x674,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x677 = FixDivSRA(b628,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2983 = FixSLA(x677,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2984 = FixAdd(x2983,x677)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3158 = DelayLine(1,b668)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x679 = FixAdd(x2984,x3158)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3159 = DelayLine(2,b669)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3160 = DelayLine(2,b631)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3161 = DelayLine(2,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x680 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x679),Vector(Set(x3159, x3160, x3161)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x681 = VecApply(x680,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3162 = DelayLine(20,x681)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x682 = FixSub(x675,x3162)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3163 = DelayLine(25,b669)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3164 = DelayLine(25,b631)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3165 = DelayLine(25,b668)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3166 = DelayLine(25,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x683 = SRAMBankedWrite(x638,Vector(x682),Vector(List(Const(0))),Vector(x3165),Vector(Set(x3163, x3164, x3166)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x684 = SRAMBankedWrite(x642,Vector(x682),Vector(List(Const(0))),Vector(x3165),Vector(Set(x3163, x3164, x3166)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x685 = SRAMBankedWrite(x641,Vector(x682),Vector(List(Const(0))),Vector(x3165),Vector(Set(x3163, x3164, x3166)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x686 = SRAMBankedWrite(x640,Vector(x682),Vector(List(Const(0))),Vector(x3165),Vector(Set(x3163, x3164, x3166)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x687 = SRAMBankedWrite(x639,Vector(x682),Vector(List(Const(0))),Vector(x3165),Vector(Set(x3163, x3164, x3166)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x688 block #0
                    } // End of x688
                  } // End of x689 block #0
                } // End of x689
                x690 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x691 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x718 = ParallelPipe(Set(b557),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x704 = UnitPipe(Set(b630, b557),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x692 = SRAMBankedRead(x633,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x693 = VecApply(x692,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x695 = SRAMBankedRead(x634,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x696 = VecApply(x695,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x697 = FixMul(x696,x696)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3167 = DelayLine(6,x693)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2985 = FixFMA(x3167,x3167,x697)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x699 = SRAMBankedRead(x635,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x700 = VecApply(x699,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3168 = DelayLine(12,x700)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2986 = FixFMA(x3168,x3168,x2985)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x703 = SRAMBankedWrite(x690,Vector(x2986),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x704 block #0
                    } // End of x704
                    x717 = UnitPipe(Set(b631, b557),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x705 = SRAMBankedRead(x638,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x706 = VecApply(x705,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x708 = SRAMBankedRead(x639,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x709 = VecApply(x708,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x710 = FixMul(x709,x709)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3169 = DelayLine(6,x706)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2987 = FixFMA(x3169,x3169,x710)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x712 = SRAMBankedRead(x640,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x713 = VecApply(x712,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3170 = DelayLine(12,x713)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2988 = FixFMA(x3170,x3170,x2987)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x716 = SRAMBankedWrite(x691,Vector(x2988),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x717 block #0
                    } // End of x717
                  } // End of x718 block #0
                } // End of x718
                x719 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x720 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x721 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x722 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x723 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x724 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x743 = ParallelPipe(Set(b557),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x733 = UnitPipe(Set(b630, b557),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x725 = SRAMBankedRead(x690,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x726 = VecApply(x725,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x727 = FixLst(Const(0),x726)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x728 = FixLst(Const(1),x726)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x729 = And(x727,x728)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x730 = Not(x729)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x731 = RegWrite(x721,x729,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x732 = RegWrite(x723,x730,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x733 block #0
                    } // End of x733
                    x742 = UnitPipe(Set(b631, b557),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x734 = SRAMBankedRead(x691,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x735 = VecApply(x734,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x736 = FixLst(Const(0),x735)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x737 = FixLst(Const(1),x735)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x738 = And(x736,x737)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x739 = Not(x738)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x740 = RegWrite(x722,x738,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x741 = RegWrite(x724,x739,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x742 block #0
                    } // End of x742
                  } // End of x743 block #0
                } // End of x743
                x2927 = RegRead(x721)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2928 = RegRead(x723)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x761 = Switch(List(x2927, x2928),Block(x760)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x760) {
                    x759 = SwitchCase(Block(x758)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x758) {
                        x748 = RegRead(x721)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x749 = SRAMBankedRead(x690,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x748)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x750 = VecApply(x749,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x751 = FixDiv(Const(100),x750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3171 = DelayLine(20,x750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x752 = FixDiv(x751,x3171)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3172 = DelayLine(40,x750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x753 = FixDiv(x752,x3172)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3173 = DelayLine(60,x750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x754 = FixDiv(x753,x3173)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3174 = DelayLine(80,x750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x755 = FixDiv(x754,x3174)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x756 = FixDiv(Const(10),x750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x757 = FixDiv(x756,x3171)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3175 = DelayLine(60,x757)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x758 = FixSub(x755,x3175)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x759 block #0
                    } // End of x759
                    x760 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x760 block #0
                    } // End of x760
                  } // End of x761 block #0
                } // End of x761
                x2929 = RegRead(x722)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2930 = RegRead(x724)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x775 = Switch(List(x2929, x2930),Block(x774)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x774) {
                    x773 = SwitchCase(Block(x772)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x772) {
                        x762 = RegRead(x722)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x763 = SRAMBankedRead(x691,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x762)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x764 = VecApply(x763,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x765 = FixDiv(Const(100),x764)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3176 = DelayLine(20,x764)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x766 = FixDiv(x765,x3176)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3177 = DelayLine(40,x764)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x767 = FixDiv(x766,x3177)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3178 = DelayLine(60,x764)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x768 = FixDiv(x767,x3178)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3179 = DelayLine(80,x764)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x769 = FixDiv(x768,x3179)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x770 = FixDiv(Const(10),x764)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x771 = FixDiv(x770,x3176)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3180 = DelayLine(60,x771)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x772 = FixSub(x769,x3180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x773 block #0
                    } // End of x773
                    x774 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x774 block #0
                    } // End of x774
                  } // End of x775 block #0
                } // End of x775
                x780 = ParallelPipe(Set(b557),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x777 = UnitPipe(Set(b630, b557),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x776 = SRAMBankedWrite(x719,Vector(x761),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x777 block #0
                    } // End of x777
                    x779 = UnitPipe(Set(b631, b557),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x778 = SRAMBankedWrite(x720,Vector(x775),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x779 block #0
                    } // End of x779
                  } // End of x780 block #0
                } // End of x780
                x781 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x782 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x783 = CounterChainNew(List(x781))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x784 = CounterChainNew(List(x782))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x813 = ParallelPipe(Set(b557),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x798 = UnrolledForeach(Set(b630, b557),x783,Block(Const(())),List(List(b785)),List(List(b786)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x787 = SRAMBankedRead(x636,Vector(List(Const(0))),Vector(b785),Vector(Set(b786, b630, b557)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x788 = VecApply(x787,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x789 = FixMul(x788,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x790 = SRAMBankedRead(x719,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b786, b630, b557)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x791 = VecApply(x790,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3181 = DelayLine(6,x791)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x792 = FixMul(x789,x3181)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3182 = DelayLine(14,b785)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3183 = DelayLine(14,b630)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3184 = DelayLine(14,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3185 = DelayLine(14,b786)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x793 = SRAMBankedWrite(x634,Vector(x792),Vector(List(Const(0))),Vector(x3182),Vector(Set(x3185, x3183, x3184)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x794 = SRAMBankedWrite(x637,Vector(x792),Vector(List(Const(0))),Vector(x3182),Vector(Set(x3185, x3183, x3184)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x795 = SRAMBankedWrite(x633,Vector(x792),Vector(List(Const(0))),Vector(x3182),Vector(Set(x3185, x3183, x3184)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x796 = SRAMBankedWrite(x636,Vector(x792),Vector(List(Const(0))),Vector(x3182),Vector(Set(x3185, x3183, x3184)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x797 = SRAMBankedWrite(x635,Vector(x792),Vector(List(Const(0))),Vector(x3182),Vector(Set(x3185, x3183, x3184)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x798 block #0
                    } // End of x798
                    x812 = UnrolledForeach(Set(b631, b557),x784,Block(Const(())),List(List(b799)),List(List(b800)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x801 = SRAMBankedRead(x641,Vector(List(Const(0))),Vector(b799),Vector(Set(b800, b631, b557)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x802 = VecApply(x801,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x803 = FixMul(x802,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x804 = SRAMBankedRead(x720,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b800, b631, b557)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x805 = VecApply(x804,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3186 = DelayLine(6,x805)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x806 = FixMul(x803,x3186)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3187 = DelayLine(14,b631)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3188 = DelayLine(14,b799)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3189 = DelayLine(14,b557)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3190 = DelayLine(14,b800)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x807 = SRAMBankedWrite(x638,Vector(x806),Vector(List(Const(0))),Vector(x3188),Vector(Set(x3190, x3187, x3189)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x808 = SRAMBankedWrite(x642,Vector(x806),Vector(List(Const(0))),Vector(x3188),Vector(Set(x3190, x3187, x3189)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x809 = SRAMBankedWrite(x641,Vector(x806),Vector(List(Const(0))),Vector(x3188),Vector(Set(x3190, x3187, x3189)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x810 = SRAMBankedWrite(x640,Vector(x806),Vector(List(Const(0))),Vector(x3188),Vector(Set(x3190, x3187, x3189)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x811 = SRAMBankedWrite(x639,Vector(x806),Vector(List(Const(0))),Vector(x3188),Vector(Set(x3190, x3187, x3189)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x812 block #0
                    } // End of x812
                  } // End of x813 block #0
                } // End of x813
                x833 = UnrolledForeach(Set(),x617,Block(Const(())),Vector(List(b629)),Vector(List(b632)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x814 = SRAMBankedRead(x637,Vector(List(Const(0))),Vector(b629),Vector(Set(b632, b557)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x815 = VecApply(x814,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x816 = SRAMBankedRead(x642,Vector(List(Const(0))),Vector(b629),Vector(Set(b632, b557)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x817 = VecApply(x816,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3191 = DelayLine(1,b632)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3192 = DelayLine(1,b557)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3193 = DelayLine(1,b629)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x818 = SRAMBankedRead(x567,Vector(List(Const(0))),Vector(x3193),Vector(Set(x3191, x3192)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x819 = VecApply(x818,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x820 = And(b632,b557)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x822 = And(b631,b557)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x824 = And(x822,x820)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x825 = FixAdd(x815,x817)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3194 = DelayLine(3,x824)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3195 = DelayLine(1,x815)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x826 = Mux(x3194,x825,x3195)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x828 = FixEql(b627,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x829 = FixAdd(x826,x819)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3196 = DelayLine(4,x828)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3197 = DelayLine(1,x826)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x830 = Mux(x3196,x3197,x829)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3198 = DelayLine(5,b629)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3199 = DelayLine(1,x830)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3200 = DelayLine(5,b557)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3201 = DelayLine(5,b632)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x831 = SRAMBankedWrite(x568,Vector(x3199),Vector(List(Const(0))),Vector(x3198),Vector(Set(x3201, x3200)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x832 = SRAMBankedWrite(x567,Vector(x3199),Vector(List(Const(0))),Vector(x3198),Vector(Set(x3201, x3200)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x833 block #0
                } // End of x833
              } // End of x834 block #0
            } // End of x834
            x1042 = UnrolledReduce(Set(b558),x598,Block((x569) => Const(())),List(List(b835, b836)),List(List(b838, b839)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x569) => Const(())) {
                x841 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x842 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x843 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x844 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x845 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x846 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x847 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x848 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x849 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x850 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x851 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x852 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x853 = CounterChainNew(List(x851))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x854 = CounterChainNew(List(x852))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x897 = ParallelPipe(Set(b558),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x875 = UnrolledForeach(Set(b838, b558),x853,Block(Const(())),List(List(b855)),List(List(b856)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x858 = FixDiv(b548,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2989 = FixSLA(x858,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2990 = FixAdd(x2989,x858)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3202 = DelayLine(21,b855)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x860 = FixAdd(x2990,x3202)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3203 = DelayLine(22,b838)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3204 = DelayLine(22,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3205 = DelayLine(22,b856)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x861 = SRAMBankedRead(x471,Vector(List(Const(1), Const(0))),Vector(x860),Vector(Set(x3205, x3203, x3204)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x862 = VecApply(x861,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x864 = FixDivSRA(b835,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2991 = FixSLA(x864,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2992 = FixAdd(x2991,x864)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3206 = DelayLine(1,b855)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x866 = FixAdd(x2992,x3206)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3207 = DelayLine(2,b856)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3208 = DelayLine(2,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3209 = DelayLine(2,b838)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x867 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x866),Vector(Set(x3207, x3209, x3208)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x868 = VecApply(x867,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3210 = DelayLine(20,x868)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x869 = FixSub(x862,x3210)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3211 = DelayLine(25,b838)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3212 = DelayLine(25,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3213 = DelayLine(25,b856)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3214 = DelayLine(25,b855)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x870 = SRAMBankedWrite(x841,Vector(x869),Vector(List(Const(0))),Vector(x3214),Vector(Set(x3213, x3211, x3212)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x871 = SRAMBankedWrite(x842,Vector(x869),Vector(List(Const(0))),Vector(x3214),Vector(Set(x3213, x3211, x3212)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x872 = SRAMBankedWrite(x843,Vector(x869),Vector(List(Const(0))),Vector(x3214),Vector(Set(x3213, x3211, x3212)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x873 = SRAMBankedWrite(x845,Vector(x869),Vector(List(Const(0))),Vector(x3214),Vector(Set(x3213, x3211, x3212)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x874 = SRAMBankedWrite(x844,Vector(x869),Vector(List(Const(0))),Vector(x3214),Vector(Set(x3213, x3211, x3212)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x875 block #0
                    } // End of x875
                    x896 = UnrolledForeach(Set(b839, b558),x854,Block(Const(())),List(List(b876)),List(List(b877)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x879 = FixDiv(b548,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2993 = FixSLA(x879,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2994 = FixAdd(x2993,x879)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3215 = DelayLine(21,b876)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x881 = FixAdd(x2994,x3215)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3216 = DelayLine(22,b877)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3217 = DelayLine(22,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3218 = DelayLine(22,b839)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x882 = SRAMBankedRead(x471,Vector(List(Const(1), Const(0))),Vector(x881),Vector(Set(x3216, x3218, x3217)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x883 = VecApply(x882,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x885 = FixDivSRA(b836,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2995 = FixSLA(x885,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2996 = FixAdd(x2995,x885)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3219 = DelayLine(1,b876)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x887 = FixAdd(x2996,x3219)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3220 = DelayLine(2,b877)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3221 = DelayLine(2,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3222 = DelayLine(2,b839)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x888 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x887),Vector(Set(x3220, x3222, x3221)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x889 = VecApply(x888,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3223 = DelayLine(20,x889)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x890 = FixSub(x883,x3223)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3224 = DelayLine(25,b877)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3225 = DelayLine(25,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3226 = DelayLine(25,b876)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3227 = DelayLine(25,b839)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x891 = SRAMBankedWrite(x846,Vector(x890),Vector(List(Const(0))),Vector(x3226),Vector(Set(x3224, x3227, x3225)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x892 = SRAMBankedWrite(x849,Vector(x890),Vector(List(Const(0))),Vector(x3226),Vector(Set(x3224, x3227, x3225)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x893 = SRAMBankedWrite(x847,Vector(x890),Vector(List(Const(0))),Vector(x3226),Vector(Set(x3224, x3227, x3225)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x894 = SRAMBankedWrite(x848,Vector(x890),Vector(List(Const(0))),Vector(x3226),Vector(Set(x3224, x3227, x3225)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x895 = SRAMBankedWrite(x850,Vector(x890),Vector(List(Const(0))),Vector(x3226),Vector(Set(x3224, x3227, x3225)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x896 block #0
                    } // End of x896
                  } // End of x897 block #0
                } // End of x897
                x898 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x899 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x926 = ParallelPipe(Set(b558),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x912 = UnitPipe(Set(b838, b558),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x900 = SRAMBankedRead(x841,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x901 = VecApply(x900,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x903 = SRAMBankedRead(x842,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x904 = VecApply(x903,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x905 = FixMul(x904,x904)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3228 = DelayLine(6,x901)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2997 = FixFMA(x3228,x3228,x905)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x907 = SRAMBankedRead(x843,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x908 = VecApply(x907,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3229 = DelayLine(12,x908)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2998 = FixFMA(x3229,x3229,x2997)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x911 = SRAMBankedWrite(x898,Vector(x2998),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x912 block #0
                    } // End of x912
                    x925 = UnitPipe(Set(b839, b558),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x913 = SRAMBankedRead(x846,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x914 = VecApply(x913,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x916 = SRAMBankedRead(x847,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x917 = VecApply(x916,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x918 = FixMul(x917,x917)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3230 = DelayLine(6,x914)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2999 = FixFMA(x3230,x3230,x918)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x920 = SRAMBankedRead(x848,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x921 = VecApply(x920,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3231 = DelayLine(12,x921)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3000 = FixFMA(x3231,x3231,x2999)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x924 = SRAMBankedWrite(x899,Vector(x3000),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x925 block #0
                    } // End of x925
                  } // End of x926 block #0
                } // End of x926
                x927 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x928 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x929 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x930 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x931 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x932 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x951 = ParallelPipe(Set(b558),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x941 = UnitPipe(Set(b838, b558),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x933 = SRAMBankedRead(x898,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x934 = VecApply(x933,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x935 = FixLst(Const(0),x934)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x936 = FixLst(Const(1),x934)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x937 = And(x935,x936)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x938 = Not(x937)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x939 = RegWrite(x929,x937,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x940 = RegWrite(x931,x938,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x941 block #0
                    } // End of x941
                    x950 = UnitPipe(Set(b839, b558),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x942 = SRAMBankedRead(x899,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x943 = VecApply(x942,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x944 = FixLst(Const(0),x943)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x945 = FixLst(Const(1),x943)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x946 = And(x944,x945)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x947 = Not(x946)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x948 = RegWrite(x930,x946,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x949 = RegWrite(x932,x947,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x950 block #0
                    } // End of x950
                  } // End of x951 block #0
                } // End of x951
                x2931 = RegRead(x929)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2932 = RegRead(x931)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x969 = Switch(List(x2931, x2932),Block(x968)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x968) {
                    x967 = SwitchCase(Block(x966)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x966) {
                        x956 = RegRead(x929)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x957 = SRAMBankedRead(x898,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x956)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x958 = VecApply(x957,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x959 = FixDiv(Const(100),x958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3232 = DelayLine(20,x958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x960 = FixDiv(x959,x3232)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3233 = DelayLine(40,x958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x961 = FixDiv(x960,x3233)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3234 = DelayLine(60,x958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x962 = FixDiv(x961,x3234)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3235 = DelayLine(80,x958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x963 = FixDiv(x962,x3235)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x964 = FixDiv(Const(10),x958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x965 = FixDiv(x964,x3232)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3236 = DelayLine(60,x965)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x966 = FixSub(x963,x3236)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x967 block #0
                    } // End of x967
                    x968 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x968 block #0
                    } // End of x968
                  } // End of x969 block #0
                } // End of x969
                x2933 = RegRead(x930)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2934 = RegRead(x932)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x983 = Switch(List(x2933, x2934),Block(x982)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x982) {
                    x981 = SwitchCase(Block(x980)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x980) {
                        x970 = RegRead(x930)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x971 = SRAMBankedRead(x899,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x970)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x972 = VecApply(x971,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x973 = FixDiv(Const(100),x972)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3237 = DelayLine(20,x972)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x974 = FixDiv(x973,x3237)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3238 = DelayLine(40,x972)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x975 = FixDiv(x974,x3238)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3239 = DelayLine(60,x972)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x976 = FixDiv(x975,x3239)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3240 = DelayLine(80,x972)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x977 = FixDiv(x976,x3240)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x978 = FixDiv(Const(10),x972)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x979 = FixDiv(x978,x3237)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3241 = DelayLine(60,x979)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x980 = FixSub(x977,x3241)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x981 block #0
                    } // End of x981
                    x982 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x982 block #0
                    } // End of x982
                  } // End of x983 block #0
                } // End of x983
                x988 = ParallelPipe(Set(b558),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x985 = UnitPipe(Set(b838, b558),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x984 = SRAMBankedWrite(x927,Vector(x969),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x985 block #0
                    } // End of x985
                    x987 = UnitPipe(Set(b839, b558),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x986 = SRAMBankedWrite(x928,Vector(x983),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x987 block #0
                    } // End of x987
                  } // End of x988 block #0
                } // End of x988
                x989 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x990 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x991 = CounterChainNew(List(x989))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x992 = CounterChainNew(List(x990))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1021 = ParallelPipe(Set(b558),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1006 = UnrolledForeach(Set(b838, b558),x991,Block(Const(())),List(List(b993)),List(List(b994)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x995 = SRAMBankedRead(x844,Vector(List(Const(0))),Vector(b993),Vector(Set(b994, b838, b558)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x996 = VecApply(x995,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x997 = FixMul(x996,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x998 = SRAMBankedRead(x927,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b994, b838, b558)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x999 = VecApply(x998,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3242 = DelayLine(6,x999)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1000 = FixMul(x997,x3242)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3243 = DelayLine(14,b994)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3244 = DelayLine(14,b838)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3245 = DelayLine(14,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3246 = DelayLine(14,b993)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1001 = SRAMBankedWrite(x841,Vector(x1000),Vector(List(Const(0))),Vector(x3246),Vector(Set(x3243, x3244, x3245)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1002 = SRAMBankedWrite(x842,Vector(x1000),Vector(List(Const(0))),Vector(x3246),Vector(Set(x3243, x3244, x3245)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1003 = SRAMBankedWrite(x843,Vector(x1000),Vector(List(Const(0))),Vector(x3246),Vector(Set(x3243, x3244, x3245)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1004 = SRAMBankedWrite(x845,Vector(x1000),Vector(List(Const(0))),Vector(x3246),Vector(Set(x3243, x3244, x3245)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1005 = SRAMBankedWrite(x844,Vector(x1000),Vector(List(Const(0))),Vector(x3246),Vector(Set(x3243, x3244, x3245)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1006 block #0
                    } // End of x1006
                    x1020 = UnrolledForeach(Set(b839, b558),x992,Block(Const(())),List(List(b1007)),List(List(b1008)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1009 = SRAMBankedRead(x849,Vector(List(Const(0))),Vector(b1007),Vector(Set(b1008, b839, b558)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1010 = VecApply(x1009,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1011 = FixMul(x1010,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1012 = SRAMBankedRead(x928,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1008, b839, b558)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1013 = VecApply(x1012,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3247 = DelayLine(6,x1013)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1014 = FixMul(x1011,x3247)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3248 = DelayLine(14,b558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3249 = DelayLine(14,b1007)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3250 = DelayLine(14,b1008)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3251 = DelayLine(14,b839)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1015 = SRAMBankedWrite(x846,Vector(x1014),Vector(List(Const(0))),Vector(x3249),Vector(Set(x3250, x3251, x3248)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1016 = SRAMBankedWrite(x849,Vector(x1014),Vector(List(Const(0))),Vector(x3249),Vector(Set(x3250, x3251, x3248)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1017 = SRAMBankedWrite(x847,Vector(x1014),Vector(List(Const(0))),Vector(x3249),Vector(Set(x3250, x3251, x3248)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1018 = SRAMBankedWrite(x848,Vector(x1014),Vector(List(Const(0))),Vector(x3249),Vector(Set(x3250, x3251, x3248)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1019 = SRAMBankedWrite(x850,Vector(x1014),Vector(List(Const(0))),Vector(x3249),Vector(Set(x3250, x3251, x3248)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1020 block #0
                    } // End of x1020
                  } // End of x1021 block #0
                } // End of x1021
                x1041 = UnrolledForeach(Set(),x618,Block(Const(())),Vector(List(b837)),Vector(List(b840)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1022 = SRAMBankedRead(x845,Vector(List(Const(0))),Vector(b837),Vector(Set(b840, b558)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1023 = VecApply(x1022,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1024 = SRAMBankedRead(x850,Vector(List(Const(0))),Vector(b837),Vector(Set(b840, b558)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1025 = VecApply(x1024,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3252 = DelayLine(1,b840)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3253 = DelayLine(1,b558)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3254 = DelayLine(1,b837)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1026 = SRAMBankedRead(x569,Vector(List(Const(0))),Vector(x3254),Vector(Set(x3252, x3253)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1027 = VecApply(x1026,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1028 = And(b840,b558)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1030 = And(b839,b558)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1032 = And(x1030,x1028)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1033 = FixAdd(x1023,x1025)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3255 = DelayLine(1,x1023)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3256 = DelayLine(3,x1032)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1034 = Mux(x3256,x1033,x3255)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1036 = FixEql(b835,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1037 = FixAdd(x1034,x1027)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3257 = DelayLine(1,x1034)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3258 = DelayLine(4,x1036)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1038 = Mux(x3258,x3257,x1037)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3259 = DelayLine(5,b837)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3260 = DelayLine(5,b558)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3261 = DelayLine(1,x1038)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3262 = DelayLine(5,b840)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1039 = SRAMBankedWrite(x570,Vector(x3261),Vector(List(Const(0))),Vector(x3259),Vector(Set(x3262, x3260)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1040 = SRAMBankedWrite(x569,Vector(x3261),Vector(List(Const(0))),Vector(x3259),Vector(Set(x3262, x3260)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x1041 block #0
                } // End of x1041
              } // End of x1042 block #0
            } // End of x1042
            x1250 = UnrolledReduce(Set(b559),x599,Block((x571) => Const(())),List(List(b1043, b1044)),List(List(b1046, b1047)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x571) => Const(())) {
                x1049 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1050 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1051 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1052 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1053 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1054 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1055 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1056 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1057 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1058 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1059 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1060 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1061 = CounterChainNew(List(x1059))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1062 = CounterChainNew(List(x1060))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1105 = ParallelPipe(Set(b559),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1083 = UnrolledForeach(Set(b1046, b559),x1061,Block(Const(())),List(List(b1063)),List(List(b1064)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1066 = FixDiv(b549,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3001 = FixSLA(x1066,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3002 = FixAdd(x3001,x1066)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3263 = DelayLine(21,b1063)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1068 = FixAdd(x3002,x3263)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3264 = DelayLine(22,b1046)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3265 = DelayLine(22,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3266 = DelayLine(22,b1064)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1069 = SRAMBankedRead(x471,Vector(List(Const(2), Const(0))),Vector(x1068),Vector(Set(x3266, x3264, x3265)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1070 = VecApply(x1069,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1072 = FixDivSRA(b1043,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3003 = FixSLA(x1072,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3004 = FixAdd(x3003,x1072)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3267 = DelayLine(1,b1063)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1074 = FixAdd(x3004,x3267)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3268 = DelayLine(2,b1064)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3269 = DelayLine(2,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3270 = DelayLine(2,b1046)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1075 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x1074),Vector(Set(x3268, x3270, x3269)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1076 = VecApply(x1075,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3271 = DelayLine(20,x1076)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1077 = FixSub(x1070,x3271)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3272 = DelayLine(25,b1063)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3273 = DelayLine(25,b1046)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3274 = DelayLine(25,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3275 = DelayLine(25,b1064)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1078 = SRAMBankedWrite(x1051,Vector(x1077),Vector(List(Const(0))),Vector(x3272),Vector(Set(x3275, x3273, x3274)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1079 = SRAMBankedWrite(x1050,Vector(x1077),Vector(List(Const(0))),Vector(x3272),Vector(Set(x3275, x3273, x3274)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1080 = SRAMBankedWrite(x1049,Vector(x1077),Vector(List(Const(0))),Vector(x3272),Vector(Set(x3275, x3273, x3274)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1081 = SRAMBankedWrite(x1053,Vector(x1077),Vector(List(Const(0))),Vector(x3272),Vector(Set(x3275, x3273, x3274)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1082 = SRAMBankedWrite(x1052,Vector(x1077),Vector(List(Const(0))),Vector(x3272),Vector(Set(x3275, x3273, x3274)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1083 block #0
                    } // End of x1083
                    x1104 = UnrolledForeach(Set(b1047, b559),x1062,Block(Const(())),List(List(b1084)),List(List(b1085)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1087 = FixDiv(b549,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3005 = FixSLA(x1087,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3006 = FixAdd(x3005,x1087)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3276 = DelayLine(21,b1084)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1089 = FixAdd(x3006,x3276)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3277 = DelayLine(22,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3278 = DelayLine(22,b1047)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3279 = DelayLine(22,b1085)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1090 = SRAMBankedRead(x471,Vector(List(Const(2), Const(0))),Vector(x1089),Vector(Set(x3279, x3278, x3277)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1091 = VecApply(x1090,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1093 = FixDivSRA(b1044,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3007 = FixSLA(x1093,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3008 = FixAdd(x3007,x1093)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3280 = DelayLine(1,b1084)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1095 = FixAdd(x3008,x3280)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3281 = DelayLine(2,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3282 = DelayLine(2,b1047)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3283 = DelayLine(2,b1085)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1096 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x1095),Vector(Set(x3283, x3282, x3281)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1097 = VecApply(x1096,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3284 = DelayLine(20,x1097)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1098 = FixSub(x1091,x3284)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3285 = DelayLine(25,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3286 = DelayLine(25,b1047)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3287 = DelayLine(25,b1085)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3288 = DelayLine(25,b1084)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1099 = SRAMBankedWrite(x1055,Vector(x1098),Vector(List(Const(0))),Vector(x3288),Vector(Set(x3287, x3286, x3285)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1100 = SRAMBankedWrite(x1057,Vector(x1098),Vector(List(Const(0))),Vector(x3288),Vector(Set(x3287, x3286, x3285)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1101 = SRAMBankedWrite(x1054,Vector(x1098),Vector(List(Const(0))),Vector(x3288),Vector(Set(x3287, x3286, x3285)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1102 = SRAMBankedWrite(x1058,Vector(x1098),Vector(List(Const(0))),Vector(x3288),Vector(Set(x3287, x3286, x3285)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1103 = SRAMBankedWrite(x1056,Vector(x1098),Vector(List(Const(0))),Vector(x3288),Vector(Set(x3287, x3286, x3285)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1104 block #0
                    } // End of x1104
                  } // End of x1105 block #0
                } // End of x1105
                x1106 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1107 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1134 = ParallelPipe(Set(b559),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1120 = UnitPipe(Set(b1046, b559),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1108 = SRAMBankedRead(x1049,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1109 = VecApply(x1108,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1111 = SRAMBankedRead(x1050,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1112 = VecApply(x1111,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1113 = FixMul(x1112,x1112)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3289 = DelayLine(6,x1109)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3009 = FixFMA(x3289,x3289,x1113)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1115 = SRAMBankedRead(x1051,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1116 = VecApply(x1115,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3290 = DelayLine(12,x1116)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3010 = FixFMA(x3290,x3290,x3009)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1119 = SRAMBankedWrite(x1106,Vector(x3010),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1120 block #0
                    } // End of x1120
                    x1133 = UnitPipe(Set(b1047, b559),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1121 = SRAMBankedRead(x1054,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1122 = VecApply(x1121,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1124 = SRAMBankedRead(x1055,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1125 = VecApply(x1124,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1126 = FixMul(x1125,x1125)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3291 = DelayLine(6,x1122)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3011 = FixFMA(x3291,x3291,x1126)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1128 = SRAMBankedRead(x1056,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1129 = VecApply(x1128,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3292 = DelayLine(12,x1129)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3012 = FixFMA(x3292,x3292,x3011)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1132 = SRAMBankedWrite(x1107,Vector(x3012),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1133 block #0
                    } // End of x1133
                  } // End of x1134 block #0
                } // End of x1134
                x1135 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1136 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1137 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1138 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1139 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1140 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1159 = ParallelPipe(Set(b559),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1149 = UnitPipe(Set(b1046, b559),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1141 = SRAMBankedRead(x1106,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1142 = VecApply(x1141,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1143 = FixLst(Const(0),x1142)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1144 = FixLst(Const(1),x1142)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1145 = And(x1143,x1144)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1146 = Not(x1145)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1147 = RegWrite(x1137,x1145,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1148 = RegWrite(x1139,x1146,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1149 block #0
                    } // End of x1149
                    x1158 = UnitPipe(Set(b1047, b559),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1150 = SRAMBankedRead(x1107,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1151 = VecApply(x1150,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1152 = FixLst(Const(0),x1151)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1153 = FixLst(Const(1),x1151)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1154 = And(x1152,x1153)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1155 = Not(x1154)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1156 = RegWrite(x1138,x1154,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1157 = RegWrite(x1140,x1155,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1158 block #0
                    } // End of x1158
                  } // End of x1159 block #0
                } // End of x1159
                x2935 = RegRead(x1137)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2936 = RegRead(x1139)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1177 = Switch(List(x2935, x2936),Block(x1176)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1176) {
                    x1175 = SwitchCase(Block(x1174)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1174) {
                        x1164 = RegRead(x1137)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1165 = SRAMBankedRead(x1106,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1164)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1166 = VecApply(x1165,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1167 = FixDiv(Const(100),x1166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3293 = DelayLine(20,x1166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1168 = FixDiv(x1167,x3293)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3294 = DelayLine(40,x1166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1169 = FixDiv(x1168,x3294)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3295 = DelayLine(60,x1166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1170 = FixDiv(x1169,x3295)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3296 = DelayLine(80,x1166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1171 = FixDiv(x1170,x3296)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1172 = FixDiv(Const(10),x1166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1173 = FixDiv(x1172,x3293)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3297 = DelayLine(60,x1173)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1174 = FixSub(x1171,x3297)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1175 block #0
                    } // End of x1175
                    x1176 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1176 block #0
                    } // End of x1176
                  } // End of x1177 block #0
                } // End of x1177
                x2937 = RegRead(x1138)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2938 = RegRead(x1140)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1191 = Switch(List(x2937, x2938),Block(x1190)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1190) {
                    x1189 = SwitchCase(Block(x1188)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1188) {
                        x1178 = RegRead(x1138)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1179 = SRAMBankedRead(x1107,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1178)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1180 = VecApply(x1179,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1181 = FixDiv(Const(100),x1180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3298 = DelayLine(20,x1180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1182 = FixDiv(x1181,x3298)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3299 = DelayLine(40,x1180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1183 = FixDiv(x1182,x3299)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3300 = DelayLine(60,x1180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1184 = FixDiv(x1183,x3300)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3301 = DelayLine(80,x1180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1185 = FixDiv(x1184,x3301)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1186 = FixDiv(Const(10),x1180)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1187 = FixDiv(x1186,x3298)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3302 = DelayLine(60,x1187)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1188 = FixSub(x1185,x3302)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1189 block #0
                    } // End of x1189
                    x1190 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1190 block #0
                    } // End of x1190
                  } // End of x1191 block #0
                } // End of x1191
                x1196 = ParallelPipe(Set(b559),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1193 = UnitPipe(Set(b1046, b559),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1192 = SRAMBankedWrite(x1135,Vector(x1177),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1193 block #0
                    } // End of x1193
                    x1195 = UnitPipe(Set(b1047, b559),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1194 = SRAMBankedWrite(x1136,Vector(x1191),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1195 block #0
                    } // End of x1195
                  } // End of x1196 block #0
                } // End of x1196
                x1197 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1198 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1199 = CounterChainNew(List(x1197))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1200 = CounterChainNew(List(x1198))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1229 = ParallelPipe(Set(b559),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1214 = UnrolledForeach(Set(b1046, b559),x1199,Block(Const(())),List(List(b1201)),List(List(b1202)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1203 = SRAMBankedRead(x1052,Vector(List(Const(0))),Vector(b1201),Vector(Set(b1202, b1046, b559)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1204 = VecApply(x1203,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1205 = FixMul(x1204,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1206 = SRAMBankedRead(x1135,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1202, b1046, b559)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1207 = VecApply(x1206,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3303 = DelayLine(6,x1207)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1208 = FixMul(x1205,x3303)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3304 = DelayLine(14,b1046)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3305 = DelayLine(14,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3306 = DelayLine(14,b1201)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3307 = DelayLine(14,b1202)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1209 = SRAMBankedWrite(x1051,Vector(x1208),Vector(List(Const(0))),Vector(x3306),Vector(Set(x3307, x3304, x3305)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1210 = SRAMBankedWrite(x1050,Vector(x1208),Vector(List(Const(0))),Vector(x3306),Vector(Set(x3307, x3304, x3305)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1211 = SRAMBankedWrite(x1049,Vector(x1208),Vector(List(Const(0))),Vector(x3306),Vector(Set(x3307, x3304, x3305)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1212 = SRAMBankedWrite(x1053,Vector(x1208),Vector(List(Const(0))),Vector(x3306),Vector(Set(x3307, x3304, x3305)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1213 = SRAMBankedWrite(x1052,Vector(x1208),Vector(List(Const(0))),Vector(x3306),Vector(Set(x3307, x3304, x3305)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1214 block #0
                    } // End of x1214
                    x1228 = UnrolledForeach(Set(b1047, b559),x1200,Block(Const(())),List(List(b1215)),List(List(b1216)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1217 = SRAMBankedRead(x1057,Vector(List(Const(0))),Vector(b1215),Vector(Set(b1216, b1047, b559)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1218 = VecApply(x1217,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1219 = FixMul(x1218,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1220 = SRAMBankedRead(x1136,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1216, b1047, b559)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1221 = VecApply(x1220,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3308 = DelayLine(6,x1221)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1222 = FixMul(x1219,x3308)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3309 = DelayLine(14,b559)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3310 = DelayLine(14,b1215)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3311 = DelayLine(14,b1047)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3312 = DelayLine(14,b1216)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1223 = SRAMBankedWrite(x1055,Vector(x1222),Vector(List(Const(0))),Vector(x3310),Vector(Set(x3312, x3311, x3309)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1224 = SRAMBankedWrite(x1057,Vector(x1222),Vector(List(Const(0))),Vector(x3310),Vector(Set(x3312, x3311, x3309)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1225 = SRAMBankedWrite(x1054,Vector(x1222),Vector(List(Const(0))),Vector(x3310),Vector(Set(x3312, x3311, x3309)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1226 = SRAMBankedWrite(x1058,Vector(x1222),Vector(List(Const(0))),Vector(x3310),Vector(Set(x3312, x3311, x3309)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1227 = SRAMBankedWrite(x1056,Vector(x1222),Vector(List(Const(0))),Vector(x3310),Vector(Set(x3312, x3311, x3309)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1228 block #0
                    } // End of x1228
                  } // End of x1229 block #0
                } // End of x1229
                x1249 = UnrolledForeach(Set(),x619,Block(Const(())),Vector(List(b1045)),Vector(List(b1048)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1230 = SRAMBankedRead(x1053,Vector(List(Const(0))),Vector(b1045),Vector(Set(b1048, b559)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1231 = VecApply(x1230,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1232 = SRAMBankedRead(x1058,Vector(List(Const(0))),Vector(b1045),Vector(Set(b1048, b559)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1233 = VecApply(x1232,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3313 = DelayLine(1,b1045)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3314 = DelayLine(1,b1048)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3315 = DelayLine(1,b559)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1234 = SRAMBankedRead(x571,Vector(List(Const(0))),Vector(x3313),Vector(Set(x3314, x3315)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1235 = VecApply(x1234,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1236 = And(b1048,b559)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1238 = And(b1047,b559)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1240 = And(x1238,x1236)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1241 = FixAdd(x1231,x1233)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3316 = DelayLine(3,x1240)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3317 = DelayLine(1,x1231)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1242 = Mux(x3316,x1241,x3317)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1244 = FixEql(b1043,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1245 = FixAdd(x1242,x1235)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3318 = DelayLine(4,x1244)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3319 = DelayLine(1,x1242)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1246 = Mux(x3318,x3319,x1245)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3320 = DelayLine(5,b559)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3321 = DelayLine(1,x1246)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3322 = DelayLine(5,b1048)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3323 = DelayLine(5,b1045)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1247 = SRAMBankedWrite(x572,Vector(x3321),Vector(List(Const(0))),Vector(x3323),Vector(Set(x3322, x3320)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1248 = SRAMBankedWrite(x571,Vector(x3321),Vector(List(Const(0))),Vector(x3323),Vector(Set(x3322, x3320)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x1249 block #0
                } // End of x1249
              } // End of x1250 block #0
            } // End of x1250
            x1458 = UnrolledReduce(Set(b560),x600,Block((x573) => Const(())),List(List(b1251, b1252)),List(List(b1254, b1255)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x573) => Const(())) {
                x1257 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1258 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1259 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1260 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1261 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1262 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1263 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1264 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1265 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1266 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1267 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1268 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1269 = CounterChainNew(List(x1267))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1270 = CounterChainNew(List(x1268))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1313 = ParallelPipe(Set(b560),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1291 = UnrolledForeach(Set(b1254, b560),x1269,Block(Const(())),List(List(b1271)),List(List(b1272)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1274 = FixDiv(b550,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3013 = FixSLA(x1274,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3014 = FixAdd(x3013,x1274)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3324 = DelayLine(21,b1271)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1276 = FixAdd(x3014,x3324)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3325 = DelayLine(22,b1254)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3326 = DelayLine(22,b1272)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3327 = DelayLine(22,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1277 = SRAMBankedRead(x471,Vector(List(Const(3), Const(0))),Vector(x1276),Vector(Set(x3326, x3325, x3327)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1278 = VecApply(x1277,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1280 = FixDivSRA(b1251,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3015 = FixSLA(x1280,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3016 = FixAdd(x3015,x1280)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3328 = DelayLine(1,b1271)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1282 = FixAdd(x3016,x3328)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3329 = DelayLine(2,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3330 = DelayLine(2,b1272)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3331 = DelayLine(2,b1254)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1283 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x1282),Vector(Set(x3330, x3331, x3329)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1284 = VecApply(x1283,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3332 = DelayLine(20,x1284)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1285 = FixSub(x1278,x3332)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3333 = DelayLine(25,b1254)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3334 = DelayLine(25,b1271)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3335 = DelayLine(25,b1272)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3336 = DelayLine(25,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1286 = SRAMBankedWrite(x1260,Vector(x1285),Vector(List(Const(0))),Vector(x3334),Vector(Set(x3335, x3333, x3336)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1287 = SRAMBankedWrite(x1259,Vector(x1285),Vector(List(Const(0))),Vector(x3334),Vector(Set(x3335, x3333, x3336)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1288 = SRAMBankedWrite(x1258,Vector(x1285),Vector(List(Const(0))),Vector(x3334),Vector(Set(x3335, x3333, x3336)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1289 = SRAMBankedWrite(x1257,Vector(x1285),Vector(List(Const(0))),Vector(x3334),Vector(Set(x3335, x3333, x3336)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1290 = SRAMBankedWrite(x1261,Vector(x1285),Vector(List(Const(0))),Vector(x3334),Vector(Set(x3335, x3333, x3336)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1291 block #0
                    } // End of x1291
                    x1312 = UnrolledForeach(Set(b1255, b560),x1270,Block(Const(())),List(List(b1292)),List(List(b1293)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1295 = FixDiv(b550,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3017 = FixSLA(x1295,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3018 = FixAdd(x3017,x1295)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3337 = DelayLine(21,b1292)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1297 = FixAdd(x3018,x3337)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3338 = DelayLine(22,b1255)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3339 = DelayLine(22,b1293)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3340 = DelayLine(22,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1298 = SRAMBankedRead(x471,Vector(List(Const(3), Const(0))),Vector(x1297),Vector(Set(x3339, x3338, x3340)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1299 = VecApply(x1298,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1301 = FixDivSRA(b1252,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3019 = FixSLA(x1301,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3020 = FixAdd(x3019,x1301)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3341 = DelayLine(1,b1292)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1303 = FixAdd(x3020,x3341)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3342 = DelayLine(2,b1255)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3343 = DelayLine(2,b1293)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3344 = DelayLine(2,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1304 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x1303),Vector(Set(x3343, x3342, x3344)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1305 = VecApply(x1304,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3345 = DelayLine(20,x1305)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1306 = FixSub(x1299,x3345)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3346 = DelayLine(25,b1255)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3347 = DelayLine(25,b1292)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3348 = DelayLine(25,b1293)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3349 = DelayLine(25,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1307 = SRAMBankedWrite(x1265,Vector(x1306),Vector(List(Const(0))),Vector(x3347),Vector(Set(x3348, x3346, x3349)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1308 = SRAMBankedWrite(x1264,Vector(x1306),Vector(List(Const(0))),Vector(x3347),Vector(Set(x3348, x3346, x3349)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1309 = SRAMBankedWrite(x1263,Vector(x1306),Vector(List(Const(0))),Vector(x3347),Vector(Set(x3348, x3346, x3349)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1310 = SRAMBankedWrite(x1266,Vector(x1306),Vector(List(Const(0))),Vector(x3347),Vector(Set(x3348, x3346, x3349)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1311 = SRAMBankedWrite(x1262,Vector(x1306),Vector(List(Const(0))),Vector(x3347),Vector(Set(x3348, x3346, x3349)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1312 block #0
                    } // End of x1312
                  } // End of x1313 block #0
                } // End of x1313
                x1314 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1315 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1342 = ParallelPipe(Set(b560),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1328 = UnitPipe(Set(b1254, b560),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1316 = SRAMBankedRead(x1257,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1317 = VecApply(x1316,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1319 = SRAMBankedRead(x1258,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1320 = VecApply(x1319,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1321 = FixMul(x1320,x1320)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3350 = DelayLine(6,x1317)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3021 = FixFMA(x3350,x3350,x1321)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1323 = SRAMBankedRead(x1259,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1324 = VecApply(x1323,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3351 = DelayLine(12,x1324)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3022 = FixFMA(x3351,x3351,x3021)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1327 = SRAMBankedWrite(x1314,Vector(x3022),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1328 block #0
                    } // End of x1328
                    x1341 = UnitPipe(Set(b1255, b560),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1329 = SRAMBankedRead(x1262,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1330 = VecApply(x1329,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1332 = SRAMBankedRead(x1263,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1333 = VecApply(x1332,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1334 = FixMul(x1333,x1333)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3352 = DelayLine(6,x1330)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3023 = FixFMA(x3352,x3352,x1334)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1336 = SRAMBankedRead(x1264,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1337 = VecApply(x1336,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3353 = DelayLine(12,x1337)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3024 = FixFMA(x3353,x3353,x3023)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1340 = SRAMBankedWrite(x1315,Vector(x3024),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1341 block #0
                    } // End of x1341
                  } // End of x1342 block #0
                } // End of x1342
                x1343 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1344 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1345 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1346 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1347 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1348 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1367 = ParallelPipe(Set(b560),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1357 = UnitPipe(Set(b1254, b560),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1349 = SRAMBankedRead(x1314,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1350 = VecApply(x1349,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1351 = FixLst(Const(0),x1350)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1352 = FixLst(Const(1),x1350)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1353 = And(x1351,x1352)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1354 = Not(x1353)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1355 = RegWrite(x1345,x1353,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1356 = RegWrite(x1347,x1354,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1357 block #0
                    } // End of x1357
                    x1366 = UnitPipe(Set(b1255, b560),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1358 = SRAMBankedRead(x1315,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1359 = VecApply(x1358,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1360 = FixLst(Const(0),x1359)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1361 = FixLst(Const(1),x1359)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1362 = And(x1360,x1361)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1363 = Not(x1362)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1364 = RegWrite(x1346,x1362,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1365 = RegWrite(x1348,x1363,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1366 block #0
                    } // End of x1366
                  } // End of x1367 block #0
                } // End of x1367
                x2939 = RegRead(x1345)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2940 = RegRead(x1347)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1385 = Switch(List(x2939, x2940),Block(x1384)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1384) {
                    x1383 = SwitchCase(Block(x1382)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1382) {
                        x1372 = RegRead(x1345)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1373 = SRAMBankedRead(x1314,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1372)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1374 = VecApply(x1373,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1375 = FixDiv(Const(100),x1374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3354 = DelayLine(20,x1374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1376 = FixDiv(x1375,x3354)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3355 = DelayLine(40,x1374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1377 = FixDiv(x1376,x3355)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3356 = DelayLine(60,x1374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1378 = FixDiv(x1377,x3356)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3357 = DelayLine(80,x1374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1379 = FixDiv(x1378,x3357)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1380 = FixDiv(Const(10),x1374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1381 = FixDiv(x1380,x3354)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3358 = DelayLine(60,x1381)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1382 = FixSub(x1379,x3358)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1383 block #0
                    } // End of x1383
                    x1384 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1384 block #0
                    } // End of x1384
                  } // End of x1385 block #0
                } // End of x1385
                x2941 = RegRead(x1346)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2942 = RegRead(x1348)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1399 = Switch(List(x2941, x2942),Block(x1398)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1398) {
                    x1397 = SwitchCase(Block(x1396)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1396) {
                        x1386 = RegRead(x1346)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1387 = SRAMBankedRead(x1315,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1386)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1388 = VecApply(x1387,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1389 = FixDiv(Const(100),x1388)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3359 = DelayLine(20,x1388)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1390 = FixDiv(x1389,x3359)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3360 = DelayLine(40,x1388)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1391 = FixDiv(x1390,x3360)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3361 = DelayLine(60,x1388)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1392 = FixDiv(x1391,x3361)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3362 = DelayLine(80,x1388)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1393 = FixDiv(x1392,x3362)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1394 = FixDiv(Const(10),x1388)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1395 = FixDiv(x1394,x3359)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3363 = DelayLine(60,x1395)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1396 = FixSub(x1393,x3363)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1397 block #0
                    } // End of x1397
                    x1398 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1398 block #0
                    } // End of x1398
                  } // End of x1399 block #0
                } // End of x1399
                x1404 = ParallelPipe(Set(b560),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1401 = UnitPipe(Set(b1254, b560),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1400 = SRAMBankedWrite(x1343,Vector(x1385),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1401 block #0
                    } // End of x1401
                    x1403 = UnitPipe(Set(b1255, b560),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1402 = SRAMBankedWrite(x1344,Vector(x1399),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1403 block #0
                    } // End of x1403
                  } // End of x1404 block #0
                } // End of x1404
                x1405 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1406 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1407 = CounterChainNew(List(x1405))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1408 = CounterChainNew(List(x1406))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1437 = ParallelPipe(Set(b560),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1422 = UnrolledForeach(Set(b1254, b560),x1407,Block(Const(())),List(List(b1409)),List(List(b1410)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1411 = SRAMBankedRead(x1260,Vector(List(Const(0))),Vector(b1409),Vector(Set(b1410, b1254, b560)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1412 = VecApply(x1411,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1413 = FixMul(x1412,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1414 = SRAMBankedRead(x1343,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1410, b1254, b560)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1415 = VecApply(x1414,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3364 = DelayLine(6,x1415)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1416 = FixMul(x1413,x3364)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3365 = DelayLine(14,b1254)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3366 = DelayLine(14,b1409)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3367 = DelayLine(14,b1410)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3368 = DelayLine(14,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1417 = SRAMBankedWrite(x1260,Vector(x1416),Vector(List(Const(0))),Vector(x3366),Vector(Set(x3367, x3365, x3368)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1418 = SRAMBankedWrite(x1259,Vector(x1416),Vector(List(Const(0))),Vector(x3366),Vector(Set(x3367, x3365, x3368)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1419 = SRAMBankedWrite(x1258,Vector(x1416),Vector(List(Const(0))),Vector(x3366),Vector(Set(x3367, x3365, x3368)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1420 = SRAMBankedWrite(x1257,Vector(x1416),Vector(List(Const(0))),Vector(x3366),Vector(Set(x3367, x3365, x3368)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1421 = SRAMBankedWrite(x1261,Vector(x1416),Vector(List(Const(0))),Vector(x3366),Vector(Set(x3367, x3365, x3368)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1422 block #0
                    } // End of x1422
                    x1436 = UnrolledForeach(Set(b1255, b560),x1408,Block(Const(())),List(List(b1423)),List(List(b1424)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1425 = SRAMBankedRead(x1265,Vector(List(Const(0))),Vector(b1423),Vector(Set(b1424, b1255, b560)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1426 = VecApply(x1425,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1427 = FixMul(x1426,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1428 = SRAMBankedRead(x1344,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1424, b1255, b560)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1429 = VecApply(x1428,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3369 = DelayLine(6,x1429)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1430 = FixMul(x1427,x3369)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3370 = DelayLine(14,b1255)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3371 = DelayLine(14,b1423)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3372 = DelayLine(14,b1424)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3373 = DelayLine(14,b560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1431 = SRAMBankedWrite(x1265,Vector(x1430),Vector(List(Const(0))),Vector(x3371),Vector(Set(x3372, x3370, x3373)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1432 = SRAMBankedWrite(x1264,Vector(x1430),Vector(List(Const(0))),Vector(x3371),Vector(Set(x3372, x3370, x3373)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1433 = SRAMBankedWrite(x1263,Vector(x1430),Vector(List(Const(0))),Vector(x3371),Vector(Set(x3372, x3370, x3373)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1434 = SRAMBankedWrite(x1266,Vector(x1430),Vector(List(Const(0))),Vector(x3371),Vector(Set(x3372, x3370, x3373)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1435 = SRAMBankedWrite(x1262,Vector(x1430),Vector(List(Const(0))),Vector(x3371),Vector(Set(x3372, x3370, x3373)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1436 block #0
                    } // End of x1436
                  } // End of x1437 block #0
                } // End of x1437
                x1457 = UnrolledForeach(Set(),x620,Block(Const(())),Vector(List(b1253)),Vector(List(b1256)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1438 = SRAMBankedRead(x1261,Vector(List(Const(0))),Vector(b1253),Vector(Set(b1256, b560)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1439 = VecApply(x1438,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1440 = SRAMBankedRead(x1266,Vector(List(Const(0))),Vector(b1253),Vector(Set(b1256, b560)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1441 = VecApply(x1440,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3374 = DelayLine(1,b560)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3375 = DelayLine(1,b1253)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3376 = DelayLine(1,b1256)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1442 = SRAMBankedRead(x573,Vector(List(Const(0))),Vector(x3375),Vector(Set(x3376, x3374)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1443 = VecApply(x1442,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1444 = And(b1256,b560)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1446 = And(b1255,b560)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1448 = And(x1446,x1444)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1449 = FixAdd(x1439,x1441)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3377 = DelayLine(3,x1448)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3378 = DelayLine(1,x1439)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1450 = Mux(x3377,x1449,x3378)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1452 = FixEql(b1251,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1453 = FixAdd(x1450,x1443)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3379 = DelayLine(4,x1452)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3380 = DelayLine(1,x1450)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1454 = Mux(x3379,x3380,x1453)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3381 = DelayLine(1,x1454)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3382 = DelayLine(5,b1256)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3383 = DelayLine(5,b1253)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3384 = DelayLine(5,b560)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1455 = SRAMBankedWrite(x573,Vector(x3381),Vector(List(Const(0))),Vector(x3383),Vector(Set(x3382, x3384)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1456 = SRAMBankedWrite(x574,Vector(x3381),Vector(List(Const(0))),Vector(x3383),Vector(Set(x3382, x3384)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x1457 block #0
                } // End of x1457
              } // End of x1458 block #0
            } // End of x1458
            x1666 = UnrolledReduce(Set(b561),x601,Block((x575) => Const(())),List(List(b1459, b1460)),List(List(b1462, b1463)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x575) => Const(())) {
                x1465 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1466 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1467 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1468 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1469 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1470 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1471 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1472 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1473 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1474 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1475 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1476 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1477 = CounterChainNew(List(x1475))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1478 = CounterChainNew(List(x1476))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1521 = ParallelPipe(Set(b561),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1499 = UnrolledForeach(Set(b1462, b561),x1477,Block(Const(())),List(List(b1479)),List(List(b1480)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1482 = FixDiv(b551,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3025 = FixSLA(x1482,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3026 = FixAdd(x3025,x1482)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3385 = DelayLine(21,b1479)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1484 = FixAdd(x3026,x3385)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3386 = DelayLine(22,b1462)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3387 = DelayLine(22,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3388 = DelayLine(22,b1480)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1485 = SRAMBankedRead(x471,Vector(List(Const(4), Const(0))),Vector(x1484),Vector(Set(x3388, x3386, x3387)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1486 = VecApply(x1485,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1488 = FixDivSRA(b1459,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3027 = FixSLA(x1488,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3028 = FixAdd(x3027,x1488)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3389 = DelayLine(1,b1479)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1490 = FixAdd(x3028,x3389)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3390 = DelayLine(2,b1480)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3391 = DelayLine(2,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3392 = DelayLine(2,b1462)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1491 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x1490),Vector(Set(x3390, x3392, x3391)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1492 = VecApply(x1491,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3393 = DelayLine(20,x1492)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1493 = FixSub(x1486,x3393)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3394 = DelayLine(25,b1462)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3395 = DelayLine(25,b1479)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3396 = DelayLine(25,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3397 = DelayLine(25,b1480)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1494 = SRAMBankedWrite(x1469,Vector(x1493),Vector(List(Const(0))),Vector(x3395),Vector(Set(x3397, x3394, x3396)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1495 = SRAMBankedWrite(x1465,Vector(x1493),Vector(List(Const(0))),Vector(x3395),Vector(Set(x3397, x3394, x3396)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1496 = SRAMBankedWrite(x1466,Vector(x1493),Vector(List(Const(0))),Vector(x3395),Vector(Set(x3397, x3394, x3396)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1497 = SRAMBankedWrite(x1467,Vector(x1493),Vector(List(Const(0))),Vector(x3395),Vector(Set(x3397, x3394, x3396)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1498 = SRAMBankedWrite(x1468,Vector(x1493),Vector(List(Const(0))),Vector(x3395),Vector(Set(x3397, x3394, x3396)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1499 block #0
                    } // End of x1499
                    x1520 = UnrolledForeach(Set(b1463, b561),x1478,Block(Const(())),List(List(b1500)),List(List(b1501)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1503 = FixDiv(b551,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3029 = FixSLA(x1503,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3030 = FixAdd(x3029,x1503)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3398 = DelayLine(21,b1500)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1505 = FixAdd(x3030,x3398)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3399 = DelayLine(22,b1501)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3400 = DelayLine(22,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3401 = DelayLine(22,b1463)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1506 = SRAMBankedRead(x471,Vector(List(Const(4), Const(0))),Vector(x1505),Vector(Set(x3399, x3401, x3400)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1507 = VecApply(x1506,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1509 = FixDivSRA(b1460,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3031 = FixSLA(x1509,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3032 = FixAdd(x3031,x1509)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3402 = DelayLine(1,b1500)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1511 = FixAdd(x3032,x3402)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3403 = DelayLine(2,b1501)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3404 = DelayLine(2,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3405 = DelayLine(2,b1463)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1512 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x1511),Vector(Set(x3403, x3405, x3404)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1513 = VecApply(x1512,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3406 = DelayLine(20,x1513)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1514 = FixSub(x1507,x3406)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3407 = DelayLine(25,b1501)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3408 = DelayLine(25,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3409 = DelayLine(25,b1500)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3410 = DelayLine(25,b1463)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1515 = SRAMBankedWrite(x1470,Vector(x1514),Vector(List(Const(0))),Vector(x3409),Vector(Set(x3407, x3410, x3408)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1516 = SRAMBankedWrite(x1471,Vector(x1514),Vector(List(Const(0))),Vector(x3409),Vector(Set(x3407, x3410, x3408)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1517 = SRAMBankedWrite(x1474,Vector(x1514),Vector(List(Const(0))),Vector(x3409),Vector(Set(x3407, x3410, x3408)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1518 = SRAMBankedWrite(x1472,Vector(x1514),Vector(List(Const(0))),Vector(x3409),Vector(Set(x3407, x3410, x3408)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1519 = SRAMBankedWrite(x1473,Vector(x1514),Vector(List(Const(0))),Vector(x3409),Vector(Set(x3407, x3410, x3408)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1520 block #0
                    } // End of x1520
                  } // End of x1521 block #0
                } // End of x1521
                x1522 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1523 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1550 = ParallelPipe(Set(b561),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1536 = UnitPipe(Set(b1462, b561),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1524 = SRAMBankedRead(x1465,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1525 = VecApply(x1524,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1527 = SRAMBankedRead(x1466,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1528 = VecApply(x1527,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1529 = FixMul(x1528,x1528)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3411 = DelayLine(6,x1525)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3033 = FixFMA(x3411,x3411,x1529)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1531 = SRAMBankedRead(x1467,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1532 = VecApply(x1531,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3412 = DelayLine(12,x1532)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3034 = FixFMA(x3412,x3412,x3033)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1535 = SRAMBankedWrite(x1522,Vector(x3034),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1536 block #0
                    } // End of x1536
                    x1549 = UnitPipe(Set(b1463, b561),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1537 = SRAMBankedRead(x1470,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1538 = VecApply(x1537,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1540 = SRAMBankedRead(x1471,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1541 = VecApply(x1540,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1542 = FixMul(x1541,x1541)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3413 = DelayLine(6,x1538)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3035 = FixFMA(x3413,x3413,x1542)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1544 = SRAMBankedRead(x1472,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1545 = VecApply(x1544,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3414 = DelayLine(12,x1545)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3036 = FixFMA(x3414,x3414,x3035)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1548 = SRAMBankedWrite(x1523,Vector(x3036),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1549 block #0
                    } // End of x1549
                  } // End of x1550 block #0
                } // End of x1550
                x1551 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1552 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1553 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1554 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1555 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1556 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1575 = ParallelPipe(Set(b561),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1565 = UnitPipe(Set(b1462, b561),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1557 = SRAMBankedRead(x1522,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1558 = VecApply(x1557,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1559 = FixLst(Const(0),x1558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1560 = FixLst(Const(1),x1558)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1561 = And(x1559,x1560)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1562 = Not(x1561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1563 = RegWrite(x1553,x1561,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1564 = RegWrite(x1555,x1562,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1565 block #0
                    } // End of x1565
                    x1574 = UnitPipe(Set(b1463, b561),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1566 = SRAMBankedRead(x1523,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1567 = VecApply(x1566,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1568 = FixLst(Const(0),x1567)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1569 = FixLst(Const(1),x1567)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1570 = And(x1568,x1569)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1571 = Not(x1570)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1572 = RegWrite(x1554,x1570,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1573 = RegWrite(x1556,x1571,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1574 block #0
                    } // End of x1574
                  } // End of x1575 block #0
                } // End of x1575
                x2943 = RegRead(x1553)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2944 = RegRead(x1555)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1593 = Switch(List(x2943, x2944),Block(x1592)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1592) {
                    x1591 = SwitchCase(Block(x1590)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1590) {
                        x1580 = RegRead(x1553)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1581 = SRAMBankedRead(x1522,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1580)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1582 = VecApply(x1581,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1583 = FixDiv(Const(100),x1582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3415 = DelayLine(20,x1582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1584 = FixDiv(x1583,x3415)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3416 = DelayLine(40,x1582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1585 = FixDiv(x1584,x3416)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3417 = DelayLine(60,x1582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1586 = FixDiv(x1585,x3417)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3418 = DelayLine(80,x1582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1587 = FixDiv(x1586,x3418)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1588 = FixDiv(Const(10),x1582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1589 = FixDiv(x1588,x3415)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3419 = DelayLine(60,x1589)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1590 = FixSub(x1587,x3419)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1591 block #0
                    } // End of x1591
                    x1592 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1592 block #0
                    } // End of x1592
                  } // End of x1593 block #0
                } // End of x1593
                x2945 = RegRead(x1554)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2946 = RegRead(x1556)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1607 = Switch(List(x2945, x2946),Block(x1606)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1606) {
                    x1605 = SwitchCase(Block(x1604)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1604) {
                        x1594 = RegRead(x1554)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1595 = SRAMBankedRead(x1523,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1594)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1596 = VecApply(x1595,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1597 = FixDiv(Const(100),x1596)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3420 = DelayLine(20,x1596)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1598 = FixDiv(x1597,x3420)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3421 = DelayLine(40,x1596)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1599 = FixDiv(x1598,x3421)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3422 = DelayLine(60,x1596)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1600 = FixDiv(x1599,x3422)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3423 = DelayLine(80,x1596)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1601 = FixDiv(x1600,x3423)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1602 = FixDiv(Const(10),x1596)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1603 = FixDiv(x1602,x3420)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3424 = DelayLine(60,x1603)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1604 = FixSub(x1601,x3424)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1605 block #0
                    } // End of x1605
                    x1606 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1606 block #0
                    } // End of x1606
                  } // End of x1607 block #0
                } // End of x1607
                x1612 = ParallelPipe(Set(b561),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1609 = UnitPipe(Set(b1462, b561),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1608 = SRAMBankedWrite(x1551,Vector(x1593),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1609 block #0
                    } // End of x1609
                    x1611 = UnitPipe(Set(b1463, b561),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1610 = SRAMBankedWrite(x1552,Vector(x1607),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1611 block #0
                    } // End of x1611
                  } // End of x1612 block #0
                } // End of x1612
                x1613 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1614 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1615 = CounterChainNew(List(x1613))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1616 = CounterChainNew(List(x1614))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1645 = ParallelPipe(Set(b561),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1630 = UnrolledForeach(Set(b1462, b561),x1615,Block(Const(())),List(List(b1617)),List(List(b1618)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1619 = SRAMBankedRead(x1468,Vector(List(Const(0))),Vector(b1617),Vector(Set(b1618, b1462, b561)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1620 = VecApply(x1619,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1621 = FixMul(x1620,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1622 = SRAMBankedRead(x1551,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1618, b1462, b561)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1623 = VecApply(x1622,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3425 = DelayLine(6,x1623)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1624 = FixMul(x1621,x3425)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3426 = DelayLine(14,b1618)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3427 = DelayLine(14,b1462)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3428 = DelayLine(14,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3429 = DelayLine(14,b1617)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1625 = SRAMBankedWrite(x1469,Vector(x1624),Vector(List(Const(0))),Vector(x3429),Vector(Set(x3426, x3427, x3428)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1626 = SRAMBankedWrite(x1465,Vector(x1624),Vector(List(Const(0))),Vector(x3429),Vector(Set(x3426, x3427, x3428)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1627 = SRAMBankedWrite(x1466,Vector(x1624),Vector(List(Const(0))),Vector(x3429),Vector(Set(x3426, x3427, x3428)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1628 = SRAMBankedWrite(x1467,Vector(x1624),Vector(List(Const(0))),Vector(x3429),Vector(Set(x3426, x3427, x3428)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1629 = SRAMBankedWrite(x1468,Vector(x1624),Vector(List(Const(0))),Vector(x3429),Vector(Set(x3426, x3427, x3428)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1630 block #0
                    } // End of x1630
                    x1644 = UnrolledForeach(Set(b1463, b561),x1616,Block(Const(())),List(List(b1631)),List(List(b1632)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1633 = SRAMBankedRead(x1473,Vector(List(Const(0))),Vector(b1631),Vector(Set(b1632, b1463, b561)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1634 = VecApply(x1633,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1635 = FixMul(x1634,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1636 = SRAMBankedRead(x1552,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1632, b1463, b561)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1637 = VecApply(x1636,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3430 = DelayLine(6,x1637)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1638 = FixMul(x1635,x3430)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3431 = DelayLine(14,b1632)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3432 = DelayLine(14,b561)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3433 = DelayLine(14,b1631)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3434 = DelayLine(14,b1463)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1639 = SRAMBankedWrite(x1470,Vector(x1638),Vector(List(Const(0))),Vector(x3433),Vector(Set(x3431, x3434, x3432)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1640 = SRAMBankedWrite(x1471,Vector(x1638),Vector(List(Const(0))),Vector(x3433),Vector(Set(x3431, x3434, x3432)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1641 = SRAMBankedWrite(x1474,Vector(x1638),Vector(List(Const(0))),Vector(x3433),Vector(Set(x3431, x3434, x3432)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1642 = SRAMBankedWrite(x1472,Vector(x1638),Vector(List(Const(0))),Vector(x3433),Vector(Set(x3431, x3434, x3432)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1643 = SRAMBankedWrite(x1473,Vector(x1638),Vector(List(Const(0))),Vector(x3433),Vector(Set(x3431, x3434, x3432)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1644 block #0
                    } // End of x1644
                  } // End of x1645 block #0
                } // End of x1645
                x1665 = UnrolledForeach(Set(),x621,Block(Const(())),Vector(List(b1461)),Vector(List(b1464)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1646 = SRAMBankedRead(x1469,Vector(List(Const(0))),Vector(b1461),Vector(Set(b1464, b561)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1647 = VecApply(x1646,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1648 = SRAMBankedRead(x1474,Vector(List(Const(0))),Vector(b1461),Vector(Set(b1464, b561)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1649 = VecApply(x1648,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3435 = DelayLine(1,b1464)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3436 = DelayLine(1,b1461)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3437 = DelayLine(1,b561)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1650 = SRAMBankedRead(x575,Vector(List(Const(0))),Vector(x3436),Vector(Set(x3435, x3437)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1651 = VecApply(x1650,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1652 = And(b1464,b561)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1654 = And(b1463,b561)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1656 = And(x1654,x1652)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1657 = FixAdd(x1647,x1649)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3438 = DelayLine(1,x1647)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3439 = DelayLine(3,x1656)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1658 = Mux(x3439,x1657,x3438)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1660 = FixEql(b1459,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1661 = FixAdd(x1658,x1651)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3440 = DelayLine(1,x1658)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3441 = DelayLine(4,x1660)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1662 = Mux(x3441,x3440,x1661)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3442 = DelayLine(5,b561)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3443 = DelayLine(5,b1461)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3444 = DelayLine(5,b1464)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3445 = DelayLine(1,x1662)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1663 = SRAMBankedWrite(x576,Vector(x3445),Vector(List(Const(0))),Vector(x3443),Vector(Set(x3444, x3442)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1664 = SRAMBankedWrite(x575,Vector(x3445),Vector(List(Const(0))),Vector(x3443),Vector(Set(x3444, x3442)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x1665 block #0
                } // End of x1665
              } // End of x1666 block #0
            } // End of x1666
            x1874 = UnrolledReduce(Set(b562),x602,Block((x577) => Const(())),List(List(b1667, b1668)),List(List(b1670, b1671)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x577) => Const(())) {
                x1673 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1674 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1675 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1676 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1677 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1678 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1679 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1680 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1681 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1682 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1683 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1684 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1685 = CounterChainNew(List(x1683))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1686 = CounterChainNew(List(x1684))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1729 = ParallelPipe(Set(b562),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1707 = UnrolledForeach(Set(b1670, b562),x1685,Block(Const(())),List(List(b1687)),List(List(b1688)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1690 = FixDiv(b552,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3037 = FixSLA(x1690,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3038 = FixAdd(x3037,x1690)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3446 = DelayLine(21,b1687)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1692 = FixAdd(x3038,x3446)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3447 = DelayLine(22,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3448 = DelayLine(22,b1688)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3449 = DelayLine(22,b1670)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1693 = SRAMBankedRead(x471,Vector(List(Const(5), Const(0))),Vector(x1692),Vector(Set(x3448, x3449, x3447)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1694 = VecApply(x1693,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1696 = FixDivSRA(b1667,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3039 = FixSLA(x1696,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3040 = FixAdd(x3039,x1696)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3450 = DelayLine(1,b1687)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1698 = FixAdd(x3040,x3450)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3451 = DelayLine(2,b1670)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3452 = DelayLine(2,b1688)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3453 = DelayLine(2,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1699 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x1698),Vector(Set(x3452, x3451, x3453)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1700 = VecApply(x1699,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3454 = DelayLine(20,x1700)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1701 = FixSub(x1694,x3454)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3455 = DelayLine(25,b1687)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3456 = DelayLine(25,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3457 = DelayLine(25,b1688)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3458 = DelayLine(25,b1670)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1702 = SRAMBankedWrite(x1677,Vector(x1701),Vector(List(Const(0))),Vector(x3455),Vector(Set(x3457, x3458, x3456)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1703 = SRAMBankedWrite(x1676,Vector(x1701),Vector(List(Const(0))),Vector(x3455),Vector(Set(x3457, x3458, x3456)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1704 = SRAMBankedWrite(x1675,Vector(x1701),Vector(List(Const(0))),Vector(x3455),Vector(Set(x3457, x3458, x3456)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1705 = SRAMBankedWrite(x1674,Vector(x1701),Vector(List(Const(0))),Vector(x3455),Vector(Set(x3457, x3458, x3456)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1706 = SRAMBankedWrite(x1673,Vector(x1701),Vector(List(Const(0))),Vector(x3455),Vector(Set(x3457, x3458, x3456)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1707 block #0
                    } // End of x1707
                    x1728 = UnrolledForeach(Set(b1671, b562),x1686,Block(Const(())),List(List(b1708)),List(List(b1709)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1711 = FixDiv(b552,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3041 = FixSLA(x1711,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3042 = FixAdd(x3041,x1711)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3459 = DelayLine(21,b1708)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1713 = FixAdd(x3042,x3459)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3460 = DelayLine(22,b1671)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3461 = DelayLine(22,b1709)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3462 = DelayLine(22,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1714 = SRAMBankedRead(x471,Vector(List(Const(5), Const(0))),Vector(x1713),Vector(Set(x3461, x3460, x3462)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1715 = VecApply(x1714,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1717 = FixDivSRA(b1668,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3043 = FixSLA(x1717,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3044 = FixAdd(x3043,x1717)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3463 = DelayLine(1,b1708)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1719 = FixAdd(x3044,x3463)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3464 = DelayLine(2,b1671)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3465 = DelayLine(2,b1709)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3466 = DelayLine(2,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1720 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x1719),Vector(Set(x3465, x3464, x3466)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1721 = VecApply(x1720,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3467 = DelayLine(20,x1721)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1722 = FixSub(x1715,x3467)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3468 = DelayLine(25,b1671)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3469 = DelayLine(25,b1709)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3470 = DelayLine(25,b1708)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3471 = DelayLine(25,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1723 = SRAMBankedWrite(x1682,Vector(x1722),Vector(List(Const(0))),Vector(x3470),Vector(Set(x3469, x3468, x3471)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1724 = SRAMBankedWrite(x1680,Vector(x1722),Vector(List(Const(0))),Vector(x3470),Vector(Set(x3469, x3468, x3471)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1725 = SRAMBankedWrite(x1679,Vector(x1722),Vector(List(Const(0))),Vector(x3470),Vector(Set(x3469, x3468, x3471)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1726 = SRAMBankedWrite(x1678,Vector(x1722),Vector(List(Const(0))),Vector(x3470),Vector(Set(x3469, x3468, x3471)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1727 = SRAMBankedWrite(x1681,Vector(x1722),Vector(List(Const(0))),Vector(x3470),Vector(Set(x3469, x3468, x3471)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1728 block #0
                    } // End of x1728
                  } // End of x1729 block #0
                } // End of x1729
                x1730 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1731 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1758 = ParallelPipe(Set(b562),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1744 = UnitPipe(Set(b1670, b562),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1732 = SRAMBankedRead(x1673,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1733 = VecApply(x1732,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1735 = SRAMBankedRead(x1674,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1736 = VecApply(x1735,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1737 = FixMul(x1736,x1736)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3472 = DelayLine(6,x1733)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3045 = FixFMA(x3472,x3472,x1737)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1739 = SRAMBankedRead(x1675,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1740 = VecApply(x1739,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3473 = DelayLine(12,x1740)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3046 = FixFMA(x3473,x3473,x3045)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1743 = SRAMBankedWrite(x1730,Vector(x3046),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1744 block #0
                    } // End of x1744
                    x1757 = UnitPipe(Set(b1671, b562),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1745 = SRAMBankedRead(x1678,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1746 = VecApply(x1745,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1748 = SRAMBankedRead(x1679,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1749 = VecApply(x1748,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1750 = FixMul(x1749,x1749)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3474 = DelayLine(6,x1746)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3047 = FixFMA(x3474,x3474,x1750)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1752 = SRAMBankedRead(x1680,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1753 = VecApply(x1752,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3475 = DelayLine(12,x1753)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3048 = FixFMA(x3475,x3475,x3047)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1756 = SRAMBankedWrite(x1731,Vector(x3048),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1757 block #0
                    } // End of x1757
                  } // End of x1758 block #0
                } // End of x1758
                x1759 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1760 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1761 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1762 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1763 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1764 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1783 = ParallelPipe(Set(b562),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1773 = UnitPipe(Set(b1670, b562),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1765 = SRAMBankedRead(x1730,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1766 = VecApply(x1765,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1767 = FixLst(Const(0),x1766)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1768 = FixLst(Const(1),x1766)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1769 = And(x1767,x1768)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1770 = Not(x1769)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1771 = RegWrite(x1761,x1769,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1772 = RegWrite(x1763,x1770,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1773 block #0
                    } // End of x1773
                    x1782 = UnitPipe(Set(b1671, b562),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1774 = SRAMBankedRead(x1731,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1775 = VecApply(x1774,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1776 = FixLst(Const(0),x1775)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1777 = FixLst(Const(1),x1775)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1778 = And(x1776,x1777)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1779 = Not(x1778)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1780 = RegWrite(x1762,x1778,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1781 = RegWrite(x1764,x1779,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1782 block #0
                    } // End of x1782
                  } // End of x1783 block #0
                } // End of x1783
                x2947 = RegRead(x1761)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2948 = RegRead(x1763)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1801 = Switch(List(x2947, x2948),Block(x1800)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1800) {
                    x1799 = SwitchCase(Block(x1798)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1798) {
                        x1788 = RegRead(x1761)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1789 = SRAMBankedRead(x1730,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1788)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1790 = VecApply(x1789,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1791 = FixDiv(Const(100),x1790)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3476 = DelayLine(20,x1790)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1792 = FixDiv(x1791,x3476)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3477 = DelayLine(40,x1790)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1793 = FixDiv(x1792,x3477)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3478 = DelayLine(60,x1790)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1794 = FixDiv(x1793,x3478)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3479 = DelayLine(80,x1790)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1795 = FixDiv(x1794,x3479)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1796 = FixDiv(Const(10),x1790)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1797 = FixDiv(x1796,x3476)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3480 = DelayLine(60,x1797)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1798 = FixSub(x1795,x3480)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1799 block #0
                    } // End of x1799
                    x1800 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1800 block #0
                    } // End of x1800
                  } // End of x1801 block #0
                } // End of x1801
                x2949 = RegRead(x1762)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2950 = RegRead(x1764)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1815 = Switch(List(x2949, x2950),Block(x1814)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x1814) {
                    x1813 = SwitchCase(Block(x1812)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x1812) {
                        x1802 = RegRead(x1762)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1803 = SRAMBankedRead(x1731,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1802)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1804 = VecApply(x1803,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1805 = FixDiv(Const(100),x1804)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3481 = DelayLine(20,x1804)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1806 = FixDiv(x1805,x3481)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3482 = DelayLine(40,x1804)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1807 = FixDiv(x1806,x3482)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3483 = DelayLine(60,x1804)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1808 = FixDiv(x1807,x3483)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3484 = DelayLine(80,x1804)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1809 = FixDiv(x1808,x3484)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1810 = FixDiv(Const(10),x1804)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1811 = FixDiv(x1810,x3481)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3485 = DelayLine(60,x1811)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1812 = FixSub(x1809,x3485)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1813 block #0
                    } // End of x1813
                    x1814 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x1814 block #0
                    } // End of x1814
                  } // End of x1815 block #0
                } // End of x1815
                x1820 = ParallelPipe(Set(b562),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1817 = UnitPipe(Set(b1670, b562),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1816 = SRAMBankedWrite(x1759,Vector(x1801),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1817 block #0
                    } // End of x1817
                    x1819 = UnitPipe(Set(b1671, b562),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1818 = SRAMBankedWrite(x1760,Vector(x1815),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1819 block #0
                    } // End of x1819
                  } // End of x1820 block #0
                } // End of x1820
                x1821 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1822 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1823 = CounterChainNew(List(x1821))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1824 = CounterChainNew(List(x1822))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1853 = ParallelPipe(Set(b562),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1838 = UnrolledForeach(Set(b1670, b562),x1823,Block(Const(())),List(List(b1825)),List(List(b1826)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1827 = SRAMBankedRead(x1676,Vector(List(Const(0))),Vector(b1825),Vector(Set(b1826, b1670, b562)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1828 = VecApply(x1827,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1829 = FixMul(x1828,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1830 = SRAMBankedRead(x1759,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1826, b1670, b562)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1831 = VecApply(x1830,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3486 = DelayLine(6,x1831)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1832 = FixMul(x1829,x3486)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3487 = DelayLine(14,b1826)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3488 = DelayLine(14,b1825)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3489 = DelayLine(14,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3490 = DelayLine(14,b1670)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1833 = SRAMBankedWrite(x1677,Vector(x1832),Vector(List(Const(0))),Vector(x3488),Vector(Set(x3487, x3490, x3489)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1834 = SRAMBankedWrite(x1676,Vector(x1832),Vector(List(Const(0))),Vector(x3488),Vector(Set(x3487, x3490, x3489)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1835 = SRAMBankedWrite(x1675,Vector(x1832),Vector(List(Const(0))),Vector(x3488),Vector(Set(x3487, x3490, x3489)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1836 = SRAMBankedWrite(x1674,Vector(x1832),Vector(List(Const(0))),Vector(x3488),Vector(Set(x3487, x3490, x3489)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1837 = SRAMBankedWrite(x1673,Vector(x1832),Vector(List(Const(0))),Vector(x3488),Vector(Set(x3487, x3490, x3489)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1838 block #0
                    } // End of x1838
                    x1852 = UnrolledForeach(Set(b1671, b562),x1824,Block(Const(())),List(List(b1839)),List(List(b1840)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1841 = SRAMBankedRead(x1681,Vector(List(Const(0))),Vector(b1839),Vector(Set(b1840, b1671, b562)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1842 = VecApply(x1841,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1843 = FixMul(x1842,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1844 = SRAMBankedRead(x1760,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b1840, b1671, b562)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1845 = VecApply(x1844,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3491 = DelayLine(6,x1845)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1846 = FixMul(x1843,x3491)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3492 = DelayLine(14,b1840)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3493 = DelayLine(14,b1671)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3494 = DelayLine(14,b562)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3495 = DelayLine(14,b1839)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1847 = SRAMBankedWrite(x1682,Vector(x1846),Vector(List(Const(0))),Vector(x3495),Vector(Set(x3492, x3493, x3494)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1848 = SRAMBankedWrite(x1680,Vector(x1846),Vector(List(Const(0))),Vector(x3495),Vector(Set(x3492, x3493, x3494)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1849 = SRAMBankedWrite(x1679,Vector(x1846),Vector(List(Const(0))),Vector(x3495),Vector(Set(x3492, x3493, x3494)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1850 = SRAMBankedWrite(x1678,Vector(x1846),Vector(List(Const(0))),Vector(x3495),Vector(Set(x3492, x3493, x3494)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1851 = SRAMBankedWrite(x1681,Vector(x1846),Vector(List(Const(0))),Vector(x3495),Vector(Set(x3492, x3493, x3494)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1852 block #0
                    } // End of x1852
                  } // End of x1853 block #0
                } // End of x1853
                x1873 = UnrolledForeach(Set(),x622,Block(Const(())),Vector(List(b1669)),Vector(List(b1672)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1854 = SRAMBankedRead(x1677,Vector(List(Const(0))),Vector(b1669),Vector(Set(b1672, b562)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1855 = VecApply(x1854,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1856 = SRAMBankedRead(x1682,Vector(List(Const(0))),Vector(b1669),Vector(Set(b1672, b562)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1857 = VecApply(x1856,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3496 = DelayLine(1,b1669)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3497 = DelayLine(1,b562)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3498 = DelayLine(1,b1672)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1858 = SRAMBankedRead(x577,Vector(List(Const(0))),Vector(x3496),Vector(Set(x3498, x3497)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1859 = VecApply(x1858,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1860 = And(b1672,b562)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1862 = And(b1671,b562)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1864 = And(x1862,x1860)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1865 = FixAdd(x1855,x1857)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3499 = DelayLine(3,x1864)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3500 = DelayLine(1,x1855)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1866 = Mux(x3499,x1865,x3500)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1868 = FixEql(b1667,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1869 = FixAdd(x1866,x1859)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3501 = DelayLine(1,x1866)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3502 = DelayLine(4,x1868)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1870 = Mux(x3502,x3501,x1869)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3503 = DelayLine(5,b1672)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3504 = DelayLine(5,b562)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3505 = DelayLine(5,b1669)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3506 = DelayLine(1,x1870)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1871 = SRAMBankedWrite(x577,Vector(x3506),Vector(List(Const(0))),Vector(x3505),Vector(Set(x3503, x3504)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1872 = SRAMBankedWrite(x578,Vector(x3506),Vector(List(Const(0))),Vector(x3505),Vector(Set(x3503, x3504)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x1873 block #0
                } // End of x1873
              } // End of x1874 block #0
            } // End of x1874
            x2082 = UnrolledReduce(Set(b563),x603,Block((x579) => Const(())),List(List(b1875, b1876)),List(List(b1878, b1879)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x579) => Const(())) {
                x1881 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1882 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1883 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1884 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1885 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1886 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1887 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1888 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1889 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1890 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1891 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1892 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1893 = CounterChainNew(List(x1891))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1894 = CounterChainNew(List(x1892))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1937 = ParallelPipe(Set(b563),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1915 = UnrolledForeach(Set(b1878, b563),x1893,Block(Const(())),List(List(b1895)),List(List(b1896)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1898 = FixDiv(b553,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3049 = FixSLA(x1898,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3050 = FixAdd(x3049,x1898)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3507 = DelayLine(21,b1895)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1900 = FixAdd(x3050,x3507)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3508 = DelayLine(22,b1896)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3509 = DelayLine(22,b1878)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3510 = DelayLine(22,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1901 = SRAMBankedRead(x471,Vector(List(Const(6), Const(0))),Vector(x1900),Vector(Set(x3508, x3509, x3510)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1902 = VecApply(x1901,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1904 = FixDivSRA(b1875,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3051 = FixSLA(x1904,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3052 = FixAdd(x3051,x1904)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3511 = DelayLine(1,b1895)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1906 = FixAdd(x3052,x3511)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3512 = DelayLine(2,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3513 = DelayLine(2,b1878)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3514 = DelayLine(2,b1896)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1907 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x1906),Vector(Set(x3514, x3513, x3512)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1908 = VecApply(x1907,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3515 = DelayLine(20,x1908)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1909 = FixSub(x1902,x3515)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3516 = DelayLine(25,b1896)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3517 = DelayLine(25,b1878)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3518 = DelayLine(25,b1895)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3519 = DelayLine(25,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1910 = SRAMBankedWrite(x1882,Vector(x1909),Vector(List(Const(0))),Vector(x3518),Vector(Set(x3516, x3517, x3519)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1911 = SRAMBankedWrite(x1883,Vector(x1909),Vector(List(Const(0))),Vector(x3518),Vector(Set(x3516, x3517, x3519)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1912 = SRAMBankedWrite(x1884,Vector(x1909),Vector(List(Const(0))),Vector(x3518),Vector(Set(x3516, x3517, x3519)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1913 = SRAMBankedWrite(x1881,Vector(x1909),Vector(List(Const(0))),Vector(x3518),Vector(Set(x3516, x3517, x3519)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1914 = SRAMBankedWrite(x1885,Vector(x1909),Vector(List(Const(0))),Vector(x3518),Vector(Set(x3516, x3517, x3519)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1915 block #0
                    } // End of x1915
                    x1936 = UnrolledForeach(Set(b1879, b563),x1894,Block(Const(())),List(List(b1916)),List(List(b1917)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1919 = FixDiv(b553,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3053 = FixSLA(x1919,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3054 = FixAdd(x3053,x1919)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3520 = DelayLine(21,b1916)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1921 = FixAdd(x3054,x3520)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3521 = DelayLine(22,b1879)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3522 = DelayLine(22,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3523 = DelayLine(22,b1917)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1922 = SRAMBankedRead(x471,Vector(List(Const(6), Const(0))),Vector(x1921),Vector(Set(x3523, x3521, x3522)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1923 = VecApply(x1922,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1925 = FixDivSRA(b1876,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3055 = FixSLA(x1925,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3056 = FixAdd(x3055,x1925)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3524 = DelayLine(1,b1916)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1927 = FixAdd(x3056,x3524)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3525 = DelayLine(2,b1879)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3526 = DelayLine(2,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3527 = DelayLine(2,b1917)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1928 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x1927),Vector(Set(x3527, x3525, x3526)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1929 = VecApply(x1928,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3528 = DelayLine(20,x1929)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1930 = FixSub(x1923,x3528)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3529 = DelayLine(25,b1879)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3530 = DelayLine(25,b1916)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3531 = DelayLine(25,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3532 = DelayLine(25,b1917)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1931 = SRAMBankedWrite(x1887,Vector(x1930),Vector(List(Const(0))),Vector(x3530),Vector(Set(x3532, x3529, x3531)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1932 = SRAMBankedWrite(x1890,Vector(x1930),Vector(List(Const(0))),Vector(x3530),Vector(Set(x3532, x3529, x3531)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1933 = SRAMBankedWrite(x1886,Vector(x1930),Vector(List(Const(0))),Vector(x3530),Vector(Set(x3532, x3529, x3531)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1934 = SRAMBankedWrite(x1888,Vector(x1930),Vector(List(Const(0))),Vector(x3530),Vector(Set(x3532, x3529, x3531)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1935 = SRAMBankedWrite(x1889,Vector(x1930),Vector(List(Const(0))),Vector(x3530),Vector(Set(x3532, x3529, x3531)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1936 block #0
                    } // End of x1936
                  } // End of x1937 block #0
                } // End of x1937
                x1938 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1939 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1966 = ParallelPipe(Set(b563),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1952 = UnitPipe(Set(b1878, b563),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1940 = SRAMBankedRead(x1881,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1941 = VecApply(x1940,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1943 = SRAMBankedRead(x1882,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1944 = VecApply(x1943,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1945 = FixMul(x1944,x1944)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3533 = DelayLine(6,x1941)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3057 = FixFMA(x3533,x3533,x1945)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1947 = SRAMBankedRead(x1883,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1948 = VecApply(x1947,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3534 = DelayLine(12,x1948)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3058 = FixFMA(x3534,x3534,x3057)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1951 = SRAMBankedWrite(x1938,Vector(x3058),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1952 block #0
                    } // End of x1952
                    x1965 = UnitPipe(Set(b1879, b563),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1953 = SRAMBankedRead(x1886,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1954 = VecApply(x1953,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1956 = SRAMBankedRead(x1887,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1957 = VecApply(x1956,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1958 = FixMul(x1957,x1957)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3535 = DelayLine(6,x1954)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3059 = FixFMA(x3535,x3535,x1958)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1960 = SRAMBankedRead(x1888,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1961 = VecApply(x1960,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3536 = DelayLine(12,x1961)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3060 = FixFMA(x3536,x3536,x3059)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1964 = SRAMBankedWrite(x1939,Vector(x3060),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1965 block #0
                    } // End of x1965
                  } // End of x1966 block #0
                } // End of x1966
                x1967 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1968 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1969 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1970 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1971 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1972 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1991 = ParallelPipe(Set(b563),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1981 = UnitPipe(Set(b1878, b563),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1973 = SRAMBankedRead(x1938,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1974 = VecApply(x1973,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1975 = FixLst(Const(0),x1974)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1976 = FixLst(Const(1),x1974)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1977 = And(x1975,x1976)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1978 = Not(x1977)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1979 = RegWrite(x1969,x1977,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1980 = RegWrite(x1971,x1978,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1981 block #0
                    } // End of x1981
                    x1990 = UnitPipe(Set(b1879, b563),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1982 = SRAMBankedRead(x1939,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1983 = VecApply(x1982,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1984 = FixLst(Const(0),x1983)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1985 = FixLst(Const(1),x1983)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1986 = And(x1984,x1985)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1987 = Not(x1986)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1988 = RegWrite(x1970,x1986,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1989 = RegWrite(x1972,x1987,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1990 block #0
                    } // End of x1990
                  } // End of x1991 block #0
                } // End of x1991
                x2951 = RegRead(x1969)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2952 = RegRead(x1971)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2009 = Switch(List(x2951, x2952),Block(x2008)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2008) {
                    x2007 = SwitchCase(Block(x2006)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2006) {
                        x1996 = RegRead(x1969)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1997 = SRAMBankedRead(x1938,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x1996)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1998 = VecApply(x1997,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1999 = FixDiv(Const(100),x1998)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3537 = DelayLine(20,x1998)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2000 = FixDiv(x1999,x3537)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3538 = DelayLine(40,x1998)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2001 = FixDiv(x2000,x3538)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3539 = DelayLine(60,x1998)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2002 = FixDiv(x2001,x3539)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3540 = DelayLine(80,x1998)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2003 = FixDiv(x2002,x3540)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2004 = FixDiv(Const(10),x1998)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2005 = FixDiv(x2004,x3537)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3541 = DelayLine(60,x2005)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2006 = FixSub(x2003,x3541)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2007 block #0
                    } // End of x2007
                    x2008 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2008 block #0
                    } // End of x2008
                  } // End of x2009 block #0
                } // End of x2009
                x2953 = RegRead(x1970)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2954 = RegRead(x1972)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2023 = Switch(List(x2953, x2954),Block(x2022)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2022) {
                    x2021 = SwitchCase(Block(x2020)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2020) {
                        x2010 = RegRead(x1970)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2011 = SRAMBankedRead(x1939,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2010)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2012 = VecApply(x2011,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2013 = FixDiv(Const(100),x2012)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3542 = DelayLine(20,x2012)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2014 = FixDiv(x2013,x3542)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3543 = DelayLine(40,x2012)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2015 = FixDiv(x2014,x3543)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3544 = DelayLine(60,x2012)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2016 = FixDiv(x2015,x3544)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3545 = DelayLine(80,x2012)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2017 = FixDiv(x2016,x3545)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2018 = FixDiv(Const(10),x2012)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2019 = FixDiv(x2018,x3542)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3546 = DelayLine(60,x2019)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2020 = FixSub(x2017,x3546)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2021 block #0
                    } // End of x2021
                    x2022 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2022 block #0
                    } // End of x2022
                  } // End of x2023 block #0
                } // End of x2023
                x2028 = ParallelPipe(Set(b563),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2025 = UnitPipe(Set(b1878, b563),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2024 = SRAMBankedWrite(x1967,Vector(x2009),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2025 block #0
                    } // End of x2025
                    x2027 = UnitPipe(Set(b1879, b563),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2026 = SRAMBankedWrite(x1968,Vector(x2023),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2027 block #0
                    } // End of x2027
                  } // End of x2028 block #0
                } // End of x2028
                x2029 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2030 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2031 = CounterChainNew(List(x2029))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2032 = CounterChainNew(List(x2030))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2061 = ParallelPipe(Set(b563),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2046 = UnrolledForeach(Set(b1878, b563),x2031,Block(Const(())),List(List(b2033)),List(List(b2034)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2035 = SRAMBankedRead(x1884,Vector(List(Const(0))),Vector(b2033),Vector(Set(b2034, b1878, b563)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2036 = VecApply(x2035,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2037 = FixMul(x2036,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2038 = SRAMBankedRead(x1967,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2034, b1878, b563)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2039 = VecApply(x2038,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3547 = DelayLine(6,x2039)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2040 = FixMul(x2037,x3547)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3548 = DelayLine(14,b2034)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3549 = DelayLine(14,b1878)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3550 = DelayLine(14,b2033)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3551 = DelayLine(14,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2041 = SRAMBankedWrite(x1882,Vector(x2040),Vector(List(Const(0))),Vector(x3550),Vector(Set(x3548, x3549, x3551)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2042 = SRAMBankedWrite(x1883,Vector(x2040),Vector(List(Const(0))),Vector(x3550),Vector(Set(x3548, x3549, x3551)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2043 = SRAMBankedWrite(x1884,Vector(x2040),Vector(List(Const(0))),Vector(x3550),Vector(Set(x3548, x3549, x3551)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2044 = SRAMBankedWrite(x1881,Vector(x2040),Vector(List(Const(0))),Vector(x3550),Vector(Set(x3548, x3549, x3551)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2045 = SRAMBankedWrite(x1885,Vector(x2040),Vector(List(Const(0))),Vector(x3550),Vector(Set(x3548, x3549, x3551)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2046 block #0
                    } // End of x2046
                    x2060 = UnrolledForeach(Set(b1879, b563),x2032,Block(Const(())),List(List(b2047)),List(List(b2048)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2049 = SRAMBankedRead(x1889,Vector(List(Const(0))),Vector(b2047),Vector(Set(b2048, b1879, b563)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2050 = VecApply(x2049,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2051 = FixMul(x2050,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2052 = SRAMBankedRead(x1968,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2048, b1879, b563)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2053 = VecApply(x2052,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3552 = DelayLine(6,x2053)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2054 = FixMul(x2051,x3552)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3553 = DelayLine(14,b1879)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3554 = DelayLine(14,b2047)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3555 = DelayLine(14,b2048)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3556 = DelayLine(14,b563)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2055 = SRAMBankedWrite(x1887,Vector(x2054),Vector(List(Const(0))),Vector(x3554),Vector(Set(x3555, x3553, x3556)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2056 = SRAMBankedWrite(x1890,Vector(x2054),Vector(List(Const(0))),Vector(x3554),Vector(Set(x3555, x3553, x3556)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2057 = SRAMBankedWrite(x1886,Vector(x2054),Vector(List(Const(0))),Vector(x3554),Vector(Set(x3555, x3553, x3556)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2058 = SRAMBankedWrite(x1888,Vector(x2054),Vector(List(Const(0))),Vector(x3554),Vector(Set(x3555, x3553, x3556)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2059 = SRAMBankedWrite(x1889,Vector(x2054),Vector(List(Const(0))),Vector(x3554),Vector(Set(x3555, x3553, x3556)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2060 block #0
                    } // End of x2060
                  } // End of x2061 block #0
                } // End of x2061
                x2081 = UnrolledForeach(Set(),x623,Block(Const(())),Vector(List(b1877)),Vector(List(b1880)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2062 = SRAMBankedRead(x1885,Vector(List(Const(0))),Vector(b1877),Vector(Set(b1880, b563)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2063 = VecApply(x2062,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2064 = SRAMBankedRead(x1890,Vector(List(Const(0))),Vector(b1877),Vector(Set(b1880, b563)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2065 = VecApply(x2064,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3557 = DelayLine(1,b1880)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3558 = DelayLine(1,b563)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3559 = DelayLine(1,b1877)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2066 = SRAMBankedRead(x579,Vector(List(Const(0))),Vector(x3559),Vector(Set(x3557, x3558)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2067 = VecApply(x2066,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2068 = And(b1880,b563)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2070 = And(b1879,b563)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2072 = And(x2070,x2068)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2073 = FixAdd(x2063,x2065)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3560 = DelayLine(1,x2063)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3561 = DelayLine(3,x2072)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2074 = Mux(x3561,x2073,x3560)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2076 = FixEql(b1875,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2077 = FixAdd(x2074,x2067)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3562 = DelayLine(1,x2074)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3563 = DelayLine(4,x2076)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2078 = Mux(x3563,x3562,x2077)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3564 = DelayLine(5,b1877)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3565 = DelayLine(5,b563)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3566 = DelayLine(1,x2078)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3567 = DelayLine(5,b1880)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2079 = SRAMBankedWrite(x579,Vector(x3566),Vector(List(Const(0))),Vector(x3564),Vector(Set(x3567, x3565)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2080 = SRAMBankedWrite(x580,Vector(x3566),Vector(List(Const(0))),Vector(x3564),Vector(Set(x3567, x3565)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x2081 block #0
                } // End of x2081
              } // End of x2082 block #0
            } // End of x2082
            x2290 = UnrolledReduce(Set(b564),x604,Block((x581) => Const(())),List(List(b2083, b2084)),List(List(b2086, b2087)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x581) => Const(())) {
                x2089 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2090 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2091 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2092 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2093 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2094 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2095 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2096 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2097 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2098 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2099 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2100 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2101 = CounterChainNew(List(x2099))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2102 = CounterChainNew(List(x2100))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2145 = ParallelPipe(Set(b564),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2123 = UnrolledForeach(Set(b2086, b564),x2101,Block(Const(())),List(List(b2103)),List(List(b2104)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2106 = FixDiv(b554,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3061 = FixSLA(x2106,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3062 = FixAdd(x3061,x2106)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3568 = DelayLine(21,b2103)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2108 = FixAdd(x3062,x3568)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3569 = DelayLine(22,b2104)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3570 = DelayLine(22,b2086)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3571 = DelayLine(22,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2109 = SRAMBankedRead(x471,Vector(List(Const(7), Const(0))),Vector(x2108),Vector(Set(x3569, x3570, x3571)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2110 = VecApply(x2109,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2112 = FixDivSRA(b2083,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3063 = FixSLA(x2112,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3064 = FixAdd(x3063,x2112)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3572 = DelayLine(1,b2103)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2114 = FixAdd(x3064,x3572)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3573 = DelayLine(2,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3574 = DelayLine(2,b2086)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3575 = DelayLine(2,b2104)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2115 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x2114),Vector(Set(x3575, x3574, x3573)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2116 = VecApply(x2115,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3576 = DelayLine(20,x2116)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2117 = FixSub(x2110,x3576)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3577 = DelayLine(25,b2104)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3578 = DelayLine(25,b2103)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3579 = DelayLine(25,b2086)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3580 = DelayLine(25,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2118 = SRAMBankedWrite(x2090,Vector(x2117),Vector(List(Const(0))),Vector(x3578),Vector(Set(x3577, x3579, x3580)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2119 = SRAMBankedWrite(x2093,Vector(x2117),Vector(List(Const(0))),Vector(x3578),Vector(Set(x3577, x3579, x3580)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2120 = SRAMBankedWrite(x2089,Vector(x2117),Vector(List(Const(0))),Vector(x3578),Vector(Set(x3577, x3579, x3580)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2121 = SRAMBankedWrite(x2092,Vector(x2117),Vector(List(Const(0))),Vector(x3578),Vector(Set(x3577, x3579, x3580)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2122 = SRAMBankedWrite(x2091,Vector(x2117),Vector(List(Const(0))),Vector(x3578),Vector(Set(x3577, x3579, x3580)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2123 block #0
                    } // End of x2123
                    x2144 = UnrolledForeach(Set(b2087, b564),x2102,Block(Const(())),List(List(b2124)),List(List(b2125)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2127 = FixDiv(b554,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3065 = FixSLA(x2127,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3066 = FixAdd(x3065,x2127)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3581 = DelayLine(21,b2124)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2129 = FixAdd(x3066,x3581)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3582 = DelayLine(22,b2125)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3583 = DelayLine(22,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3584 = DelayLine(22,b2087)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2130 = SRAMBankedRead(x471,Vector(List(Const(7), Const(0))),Vector(x2129),Vector(Set(x3582, x3584, x3583)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2131 = VecApply(x2130,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2133 = FixDivSRA(b2084,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3067 = FixSLA(x2133,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3068 = FixAdd(x3067,x2133)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3585 = DelayLine(1,b2124)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2135 = FixAdd(x3068,x3585)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3586 = DelayLine(2,b2125)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3587 = DelayLine(2,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3588 = DelayLine(2,b2087)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2136 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x2135),Vector(Set(x3586, x3588, x3587)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2137 = VecApply(x2136,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3589 = DelayLine(20,x2137)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2138 = FixSub(x2131,x3589)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3590 = DelayLine(25,b2125)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3591 = DelayLine(25,b2124)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3592 = DelayLine(25,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3593 = DelayLine(25,b2087)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2139 = SRAMBankedWrite(x2094,Vector(x2138),Vector(List(Const(0))),Vector(x3591),Vector(Set(x3590, x3593, x3592)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2140 = SRAMBankedWrite(x2097,Vector(x2138),Vector(List(Const(0))),Vector(x3591),Vector(Set(x3590, x3593, x3592)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2141 = SRAMBankedWrite(x2096,Vector(x2138),Vector(List(Const(0))),Vector(x3591),Vector(Set(x3590, x3593, x3592)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2142 = SRAMBankedWrite(x2098,Vector(x2138),Vector(List(Const(0))),Vector(x3591),Vector(Set(x3590, x3593, x3592)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2143 = SRAMBankedWrite(x2095,Vector(x2138),Vector(List(Const(0))),Vector(x3591),Vector(Set(x3590, x3593, x3592)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2144 block #0
                    } // End of x2144
                  } // End of x2145 block #0
                } // End of x2145
                x2146 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2147 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2174 = ParallelPipe(Set(b564),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2160 = UnitPipe(Set(b2086, b564),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2148 = SRAMBankedRead(x2089,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2149 = VecApply(x2148,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2151 = SRAMBankedRead(x2090,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2152 = VecApply(x2151,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2153 = FixMul(x2152,x2152)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3594 = DelayLine(6,x2149)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3069 = FixFMA(x3594,x3594,x2153)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2155 = SRAMBankedRead(x2091,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2156 = VecApply(x2155,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3595 = DelayLine(12,x2156)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3070 = FixFMA(x3595,x3595,x3069)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2159 = SRAMBankedWrite(x2146,Vector(x3070),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2160 block #0
                    } // End of x2160
                    x2173 = UnitPipe(Set(b2087, b564),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2161 = SRAMBankedRead(x2094,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2162 = VecApply(x2161,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2164 = SRAMBankedRead(x2095,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2165 = VecApply(x2164,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2166 = FixMul(x2165,x2165)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3596 = DelayLine(6,x2162)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3071 = FixFMA(x3596,x3596,x2166)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2168 = SRAMBankedRead(x2096,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2169 = VecApply(x2168,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3597 = DelayLine(12,x2169)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3072 = FixFMA(x3597,x3597,x3071)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2172 = SRAMBankedWrite(x2147,Vector(x3072),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2173 block #0
                    } // End of x2173
                  } // End of x2174 block #0
                } // End of x2174
                x2175 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2176 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2177 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2178 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2179 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2180 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2199 = ParallelPipe(Set(b564),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2189 = UnitPipe(Set(b2086, b564),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2181 = SRAMBankedRead(x2146,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2182 = VecApply(x2181,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2183 = FixLst(Const(0),x2182)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2184 = FixLst(Const(1),x2182)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2185 = And(x2183,x2184)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2186 = Not(x2185)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2187 = RegWrite(x2177,x2185,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2188 = RegWrite(x2179,x2186,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2189 block #0
                    } // End of x2189
                    x2198 = UnitPipe(Set(b2087, b564),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2190 = SRAMBankedRead(x2147,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2191 = VecApply(x2190,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2192 = FixLst(Const(0),x2191)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2193 = FixLst(Const(1),x2191)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2194 = And(x2192,x2193)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2195 = Not(x2194)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2196 = RegWrite(x2178,x2194,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2197 = RegWrite(x2180,x2195,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2198 block #0
                    } // End of x2198
                  } // End of x2199 block #0
                } // End of x2199
                x2955 = RegRead(x2177)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2956 = RegRead(x2179)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2217 = Switch(List(x2955, x2956),Block(x2216)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2216) {
                    x2215 = SwitchCase(Block(x2214)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2214) {
                        x2204 = RegRead(x2177)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2205 = SRAMBankedRead(x2146,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2204)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2206 = VecApply(x2205,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2207 = FixDiv(Const(100),x2206)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3598 = DelayLine(20,x2206)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2208 = FixDiv(x2207,x3598)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3599 = DelayLine(40,x2206)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2209 = FixDiv(x2208,x3599)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3600 = DelayLine(60,x2206)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2210 = FixDiv(x2209,x3600)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3601 = DelayLine(80,x2206)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2211 = FixDiv(x2210,x3601)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2212 = FixDiv(Const(10),x2206)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2213 = FixDiv(x2212,x3598)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3602 = DelayLine(60,x2213)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2214 = FixSub(x2211,x3602)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2215 block #0
                    } // End of x2215
                    x2216 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2216 block #0
                    } // End of x2216
                  } // End of x2217 block #0
                } // End of x2217
                x2957 = RegRead(x2178)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2958 = RegRead(x2180)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2231 = Switch(List(x2957, x2958),Block(x2230)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2230) {
                    x2229 = SwitchCase(Block(x2228)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2228) {
                        x2218 = RegRead(x2178)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2219 = SRAMBankedRead(x2147,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2218)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2220 = VecApply(x2219,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2221 = FixDiv(Const(100),x2220)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3603 = DelayLine(20,x2220)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2222 = FixDiv(x2221,x3603)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3604 = DelayLine(40,x2220)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2223 = FixDiv(x2222,x3604)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3605 = DelayLine(60,x2220)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2224 = FixDiv(x2223,x3605)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3606 = DelayLine(80,x2220)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2225 = FixDiv(x2224,x3606)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2226 = FixDiv(Const(10),x2220)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2227 = FixDiv(x2226,x3603)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3607 = DelayLine(60,x2227)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2228 = FixSub(x2225,x3607)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2229 block #0
                    } // End of x2229
                    x2230 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2230 block #0
                    } // End of x2230
                  } // End of x2231 block #0
                } // End of x2231
                x2236 = ParallelPipe(Set(b564),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2233 = UnitPipe(Set(b2086, b564),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2232 = SRAMBankedWrite(x2175,Vector(x2217),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2233 block #0
                    } // End of x2233
                    x2235 = UnitPipe(Set(b2087, b564),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2234 = SRAMBankedWrite(x2176,Vector(x2231),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2235 block #0
                    } // End of x2235
                  } // End of x2236 block #0
                } // End of x2236
                x2237 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2238 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2239 = CounterChainNew(List(x2237))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2240 = CounterChainNew(List(x2238))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2269 = ParallelPipe(Set(b564),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2254 = UnrolledForeach(Set(b2086, b564),x2239,Block(Const(())),List(List(b2241)),List(List(b2242)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2243 = SRAMBankedRead(x2092,Vector(List(Const(0))),Vector(b2241),Vector(Set(b2242, b2086, b564)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2244 = VecApply(x2243,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2245 = FixMul(x2244,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2246 = SRAMBankedRead(x2175,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2242, b2086, b564)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2247 = VecApply(x2246,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3608 = DelayLine(6,x2247)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2248 = FixMul(x2245,x3608)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3609 = DelayLine(14,b2242)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3610 = DelayLine(14,b2086)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3611 = DelayLine(14,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3612 = DelayLine(14,b2241)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2249 = SRAMBankedWrite(x2090,Vector(x2248),Vector(List(Const(0))),Vector(x3612),Vector(Set(x3609, x3610, x3611)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2250 = SRAMBankedWrite(x2093,Vector(x2248),Vector(List(Const(0))),Vector(x3612),Vector(Set(x3609, x3610, x3611)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2251 = SRAMBankedWrite(x2089,Vector(x2248),Vector(List(Const(0))),Vector(x3612),Vector(Set(x3609, x3610, x3611)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2252 = SRAMBankedWrite(x2092,Vector(x2248),Vector(List(Const(0))),Vector(x3612),Vector(Set(x3609, x3610, x3611)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2253 = SRAMBankedWrite(x2091,Vector(x2248),Vector(List(Const(0))),Vector(x3612),Vector(Set(x3609, x3610, x3611)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2254 block #0
                    } // End of x2254
                    x2268 = UnrolledForeach(Set(b2087, b564),x2240,Block(Const(())),List(List(b2255)),List(List(b2256)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2257 = SRAMBankedRead(x2097,Vector(List(Const(0))),Vector(b2255),Vector(Set(b2256, b2087, b564)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2258 = VecApply(x2257,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2259 = FixMul(x2258,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2260 = SRAMBankedRead(x2176,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2256, b2087, b564)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2261 = VecApply(x2260,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3613 = DelayLine(6,x2261)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2262 = FixMul(x2259,x3613)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3614 = DelayLine(14,b2256)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3615 = DelayLine(14,b2255)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3616 = DelayLine(14,b564)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3617 = DelayLine(14,b2087)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2263 = SRAMBankedWrite(x2094,Vector(x2262),Vector(List(Const(0))),Vector(x3615),Vector(Set(x3614, x3617, x3616)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2264 = SRAMBankedWrite(x2097,Vector(x2262),Vector(List(Const(0))),Vector(x3615),Vector(Set(x3614, x3617, x3616)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2265 = SRAMBankedWrite(x2096,Vector(x2262),Vector(List(Const(0))),Vector(x3615),Vector(Set(x3614, x3617, x3616)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2266 = SRAMBankedWrite(x2098,Vector(x2262),Vector(List(Const(0))),Vector(x3615),Vector(Set(x3614, x3617, x3616)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2267 = SRAMBankedWrite(x2095,Vector(x2262),Vector(List(Const(0))),Vector(x3615),Vector(Set(x3614, x3617, x3616)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2268 block #0
                    } // End of x2268
                  } // End of x2269 block #0
                } // End of x2269
                x2289 = UnrolledForeach(Set(),x624,Block(Const(())),Vector(List(b2085)),Vector(List(b2088)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2270 = SRAMBankedRead(x2093,Vector(List(Const(0))),Vector(b2085),Vector(Set(b2088, b564)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2271 = VecApply(x2270,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2272 = SRAMBankedRead(x2098,Vector(List(Const(0))),Vector(b2085),Vector(Set(b2088, b564)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2273 = VecApply(x2272,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3618 = DelayLine(1,b564)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3619 = DelayLine(1,b2088)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3620 = DelayLine(1,b2085)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2274 = SRAMBankedRead(x581,Vector(List(Const(0))),Vector(x3620),Vector(Set(x3619, x3618)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2275 = VecApply(x2274,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2276 = And(b2088,b564)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2278 = And(b2087,b564)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2280 = And(x2278,x2276)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2281 = FixAdd(x2271,x2273)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3621 = DelayLine(1,x2271)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3622 = DelayLine(3,x2280)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2282 = Mux(x3622,x2281,x3621)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2284 = FixEql(b2083,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2285 = FixAdd(x2282,x2275)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3623 = DelayLine(4,x2284)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3624 = DelayLine(1,x2282)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2286 = Mux(x3623,x3624,x2285)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3625 = DelayLine(1,x2286)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3626 = DelayLine(5,b2085)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3627 = DelayLine(5,b2088)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3628 = DelayLine(5,b564)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2287 = SRAMBankedWrite(x582,Vector(x3625),Vector(List(Const(0))),Vector(x3626),Vector(Set(x3627, x3628)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2288 = SRAMBankedWrite(x581,Vector(x3625),Vector(List(Const(0))),Vector(x3626),Vector(Set(x3627, x3628)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x2289 block #0
                } // End of x2289
              } // End of x2290 block #0
            } // End of x2290
            x2498 = UnrolledReduce(Set(b565),x605,Block((x583) => Const(())),List(List(b2291, b2292)),List(List(b2294, b2295)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x583) => Const(())) {
                x2297 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2298 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2299 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2300 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2301 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2302 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2303 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2304 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2305 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2306 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2307 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2308 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2309 = CounterChainNew(List(x2307))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2310 = CounterChainNew(List(x2308))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2353 = ParallelPipe(Set(b565),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2331 = UnrolledForeach(Set(b2294, b565),x2309,Block(Const(())),List(List(b2311)),List(List(b2312)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2314 = FixDiv(b555,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3073 = FixSLA(x2314,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3074 = FixAdd(x3073,x2314)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3629 = DelayLine(21,b2311)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2316 = FixAdd(x3074,x3629)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3630 = DelayLine(22,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3631 = DelayLine(22,b2312)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3632 = DelayLine(22,b2294)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2317 = SRAMBankedRead(x471,Vector(List(Const(8), Const(0))),Vector(x2316),Vector(Set(x3631, x3632, x3630)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2318 = VecApply(x2317,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2320 = FixDivSRA(b2291,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3075 = FixSLA(x2320,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3076 = FixAdd(x3075,x2320)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3633 = DelayLine(1,b2311)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2322 = FixAdd(x3076,x3633)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3634 = DelayLine(2,b2294)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3635 = DelayLine(2,b2312)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3636 = DelayLine(2,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2323 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x2322),Vector(Set(x3635, x3634, x3636)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2324 = VecApply(x2323,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3637 = DelayLine(20,x2324)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2325 = FixSub(x2318,x3637)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3638 = DelayLine(25,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3639 = DelayLine(25,b2312)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3640 = DelayLine(25,b2311)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3641 = DelayLine(25,b2294)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2326 = SRAMBankedWrite(x2301,Vector(x2325),Vector(List(Const(0))),Vector(x3640),Vector(Set(x3639, x3641, x3638)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2327 = SRAMBankedWrite(x2300,Vector(x2325),Vector(List(Const(0))),Vector(x3640),Vector(Set(x3639, x3641, x3638)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2328 = SRAMBankedWrite(x2299,Vector(x2325),Vector(List(Const(0))),Vector(x3640),Vector(Set(x3639, x3641, x3638)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2329 = SRAMBankedWrite(x2298,Vector(x2325),Vector(List(Const(0))),Vector(x3640),Vector(Set(x3639, x3641, x3638)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2330 = SRAMBankedWrite(x2297,Vector(x2325),Vector(List(Const(0))),Vector(x3640),Vector(Set(x3639, x3641, x3638)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2331 block #0
                    } // End of x2331
                    x2352 = UnrolledForeach(Set(b2295, b565),x2310,Block(Const(())),List(List(b2332)),List(List(b2333)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2335 = FixDiv(b555,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3077 = FixSLA(x2335,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3078 = FixAdd(x3077,x2335)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3642 = DelayLine(21,b2332)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2337 = FixAdd(x3078,x3642)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3643 = DelayLine(22,b2295)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3644 = DelayLine(22,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3645 = DelayLine(22,b2333)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2338 = SRAMBankedRead(x471,Vector(List(Const(8), Const(0))),Vector(x2337),Vector(Set(x3645, x3643, x3644)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2339 = VecApply(x2338,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2341 = FixDivSRA(b2292,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3079 = FixSLA(x2341,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3080 = FixAdd(x3079,x2341)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3646 = DelayLine(1,b2332)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2343 = FixAdd(x3080,x3646)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3647 = DelayLine(2,b2295)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3648 = DelayLine(2,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3649 = DelayLine(2,b2333)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2344 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x2343),Vector(Set(x3649, x3647, x3648)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2345 = VecApply(x2344,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3650 = DelayLine(20,x2345)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2346 = FixSub(x2339,x3650)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3651 = DelayLine(25,b2295)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3652 = DelayLine(25,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3653 = DelayLine(25,b2332)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3654 = DelayLine(25,b2333)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2347 = SRAMBankedWrite(x2306,Vector(x2346),Vector(List(Const(0))),Vector(x3653),Vector(Set(x3654, x3651, x3652)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2348 = SRAMBankedWrite(x2304,Vector(x2346),Vector(List(Const(0))),Vector(x3653),Vector(Set(x3654, x3651, x3652)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2349 = SRAMBankedWrite(x2303,Vector(x2346),Vector(List(Const(0))),Vector(x3653),Vector(Set(x3654, x3651, x3652)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2350 = SRAMBankedWrite(x2305,Vector(x2346),Vector(List(Const(0))),Vector(x3653),Vector(Set(x3654, x3651, x3652)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2351 = SRAMBankedWrite(x2302,Vector(x2346),Vector(List(Const(0))),Vector(x3653),Vector(Set(x3654, x3651, x3652)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2352 block #0
                    } // End of x2352
                  } // End of x2353 block #0
                } // End of x2353
                x2354 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2355 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2382 = ParallelPipe(Set(b565),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2368 = UnitPipe(Set(b2294, b565),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2356 = SRAMBankedRead(x2297,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2357 = VecApply(x2356,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2359 = SRAMBankedRead(x2298,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2360 = VecApply(x2359,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2361 = FixMul(x2360,x2360)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3655 = DelayLine(6,x2357)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3081 = FixFMA(x3655,x3655,x2361)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2363 = SRAMBankedRead(x2299,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2364 = VecApply(x2363,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3656 = DelayLine(12,x2364)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3082 = FixFMA(x3656,x3656,x3081)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2367 = SRAMBankedWrite(x2354,Vector(x3082),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2368 block #0
                    } // End of x2368
                    x2381 = UnitPipe(Set(b2295, b565),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2369 = SRAMBankedRead(x2302,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2370 = VecApply(x2369,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2372 = SRAMBankedRead(x2303,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2373 = VecApply(x2372,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2374 = FixMul(x2373,x2373)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3657 = DelayLine(6,x2370)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3083 = FixFMA(x3657,x3657,x2374)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2376 = SRAMBankedRead(x2304,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2377 = VecApply(x2376,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3658 = DelayLine(12,x2377)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3084 = FixFMA(x3658,x3658,x3083)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2380 = SRAMBankedWrite(x2355,Vector(x3084),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2381 block #0
                    } // End of x2381
                  } // End of x2382 block #0
                } // End of x2382
                x2383 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2384 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2385 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2386 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2387 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2388 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2407 = ParallelPipe(Set(b565),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2397 = UnitPipe(Set(b2294, b565),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2389 = SRAMBankedRead(x2354,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2390 = VecApply(x2389,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2391 = FixLst(Const(0),x2390)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2392 = FixLst(Const(1),x2390)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2393 = And(x2391,x2392)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2394 = Not(x2393)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2395 = RegWrite(x2385,x2393,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2396 = RegWrite(x2387,x2394,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2397 block #0
                    } // End of x2397
                    x2406 = UnitPipe(Set(b2295, b565),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2398 = SRAMBankedRead(x2355,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2399 = VecApply(x2398,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2400 = FixLst(Const(0),x2399)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2401 = FixLst(Const(1),x2399)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2402 = And(x2400,x2401)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2403 = Not(x2402)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2404 = RegWrite(x2386,x2402,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2405 = RegWrite(x2388,x2403,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2406 block #0
                    } // End of x2406
                  } // End of x2407 block #0
                } // End of x2407
                x2959 = RegRead(x2385)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2960 = RegRead(x2387)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2425 = Switch(List(x2959, x2960),Block(x2424)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2424) {
                    x2423 = SwitchCase(Block(x2422)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2422) {
                        x2412 = RegRead(x2385)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2413 = SRAMBankedRead(x2354,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2412)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2414 = VecApply(x2413,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2415 = FixDiv(Const(100),x2414)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3659 = DelayLine(20,x2414)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2416 = FixDiv(x2415,x3659)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3660 = DelayLine(40,x2414)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2417 = FixDiv(x2416,x3660)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3661 = DelayLine(60,x2414)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2418 = FixDiv(x2417,x3661)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3662 = DelayLine(80,x2414)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2419 = FixDiv(x2418,x3662)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2420 = FixDiv(Const(10),x2414)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2421 = FixDiv(x2420,x3659)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3663 = DelayLine(60,x2421)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2422 = FixSub(x2419,x3663)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2423 block #0
                    } // End of x2423
                    x2424 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2424 block #0
                    } // End of x2424
                  } // End of x2425 block #0
                } // End of x2425
                x2961 = RegRead(x2386)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2962 = RegRead(x2388)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2439 = Switch(List(x2961, x2962),Block(x2438)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2438) {
                    x2437 = SwitchCase(Block(x2436)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2436) {
                        x2426 = RegRead(x2386)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2427 = SRAMBankedRead(x2355,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2426)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2428 = VecApply(x2427,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2429 = FixDiv(Const(100),x2428)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3664 = DelayLine(20,x2428)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2430 = FixDiv(x2429,x3664)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3665 = DelayLine(40,x2428)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2431 = FixDiv(x2430,x3665)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3666 = DelayLine(60,x2428)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2432 = FixDiv(x2431,x3666)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3667 = DelayLine(80,x2428)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2433 = FixDiv(x2432,x3667)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2434 = FixDiv(Const(10),x2428)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2435 = FixDiv(x2434,x3664)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3668 = DelayLine(60,x2435)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2436 = FixSub(x2433,x3668)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2437 block #0
                    } // End of x2437
                    x2438 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2438 block #0
                    } // End of x2438
                  } // End of x2439 block #0
                } // End of x2439
                x2444 = ParallelPipe(Set(b565),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2441 = UnitPipe(Set(b2294, b565),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2440 = SRAMBankedWrite(x2383,Vector(x2425),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2441 block #0
                    } // End of x2441
                    x2443 = UnitPipe(Set(b2295, b565),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2442 = SRAMBankedWrite(x2384,Vector(x2439),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2443 block #0
                    } // End of x2443
                  } // End of x2444 block #0
                } // End of x2444
                x2445 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2446 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2447 = CounterChainNew(List(x2445))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2448 = CounterChainNew(List(x2446))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2477 = ParallelPipe(Set(b565),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2462 = UnrolledForeach(Set(b2294, b565),x2447,Block(Const(())),List(List(b2449)),List(List(b2450)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2451 = SRAMBankedRead(x2300,Vector(List(Const(0))),Vector(b2449),Vector(Set(b2450, b2294, b565)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2452 = VecApply(x2451,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2453 = FixMul(x2452,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2454 = SRAMBankedRead(x2383,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2450, b2294, b565)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2455 = VecApply(x2454,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3669 = DelayLine(6,x2455)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2456 = FixMul(x2453,x3669)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3670 = DelayLine(14,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3671 = DelayLine(14,b2450)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3672 = DelayLine(14,b2449)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3673 = DelayLine(14,b2294)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2457 = SRAMBankedWrite(x2301,Vector(x2456),Vector(List(Const(0))),Vector(x3672),Vector(Set(x3671, x3673, x3670)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2458 = SRAMBankedWrite(x2300,Vector(x2456),Vector(List(Const(0))),Vector(x3672),Vector(Set(x3671, x3673, x3670)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2459 = SRAMBankedWrite(x2299,Vector(x2456),Vector(List(Const(0))),Vector(x3672),Vector(Set(x3671, x3673, x3670)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2460 = SRAMBankedWrite(x2298,Vector(x2456),Vector(List(Const(0))),Vector(x3672),Vector(Set(x3671, x3673, x3670)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2461 = SRAMBankedWrite(x2297,Vector(x2456),Vector(List(Const(0))),Vector(x3672),Vector(Set(x3671, x3673, x3670)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2462 block #0
                    } // End of x2462
                    x2476 = UnrolledForeach(Set(b2295, b565),x2448,Block(Const(())),List(List(b2463)),List(List(b2464)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2465 = SRAMBankedRead(x2305,Vector(List(Const(0))),Vector(b2463),Vector(Set(b2464, b2295, b565)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2466 = VecApply(x2465,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2467 = FixMul(x2466,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2468 = SRAMBankedRead(x2384,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2464, b2295, b565)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2469 = VecApply(x2468,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3674 = DelayLine(6,x2469)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2470 = FixMul(x2467,x3674)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3675 = DelayLine(14,b2295)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3676 = DelayLine(14,b2463)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3677 = DelayLine(14,b565)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3678 = DelayLine(14,b2464)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2471 = SRAMBankedWrite(x2306,Vector(x2470),Vector(List(Const(0))),Vector(x3676),Vector(Set(x3678, x3675, x3677)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2472 = SRAMBankedWrite(x2304,Vector(x2470),Vector(List(Const(0))),Vector(x3676),Vector(Set(x3678, x3675, x3677)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2473 = SRAMBankedWrite(x2303,Vector(x2470),Vector(List(Const(0))),Vector(x3676),Vector(Set(x3678, x3675, x3677)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2474 = SRAMBankedWrite(x2305,Vector(x2470),Vector(List(Const(0))),Vector(x3676),Vector(Set(x3678, x3675, x3677)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2475 = SRAMBankedWrite(x2302,Vector(x2470),Vector(List(Const(0))),Vector(x3676),Vector(Set(x3678, x3675, x3677)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2476 block #0
                    } // End of x2476
                  } // End of x2477 block #0
                } // End of x2477
                x2497 = UnrolledForeach(Set(),x625,Block(Const(())),Vector(List(b2293)),Vector(List(b2296)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2478 = SRAMBankedRead(x2301,Vector(List(Const(0))),Vector(b2293),Vector(Set(b2296, b565)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2479 = VecApply(x2478,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2480 = SRAMBankedRead(x2306,Vector(List(Const(0))),Vector(b2293),Vector(Set(b2296, b565)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2481 = VecApply(x2480,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3679 = DelayLine(1,b2293)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3680 = DelayLine(1,b2296)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3681 = DelayLine(1,b565)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2482 = SRAMBankedRead(x583,Vector(List(Const(0))),Vector(x3679),Vector(Set(x3680, x3681)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2483 = VecApply(x2482,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2484 = And(b2296,b565)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2486 = And(b2295,b565)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2488 = And(x2486,x2484)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2489 = FixAdd(x2479,x2481)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3682 = DelayLine(1,x2479)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3683 = DelayLine(3,x2488)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2490 = Mux(x3683,x2489,x3682)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2492 = FixEql(b2291,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2493 = FixAdd(x2490,x2483)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3684 = DelayLine(1,x2490)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3685 = DelayLine(4,x2492)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2494 = Mux(x3685,x3684,x2493)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3686 = DelayLine(5,b565)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3687 = DelayLine(5,b2296)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3688 = DelayLine(5,b2293)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3689 = DelayLine(1,x2494)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2495 = SRAMBankedWrite(x584,Vector(x3689),Vector(List(Const(0))),Vector(x3688),Vector(Set(x3687, x3686)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2496 = SRAMBankedWrite(x583,Vector(x3689),Vector(List(Const(0))),Vector(x3688),Vector(Set(x3687, x3686)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x2497 block #0
                } // End of x2497
              } // End of x2498 block #0
            } // End of x2498
            x2706 = UnrolledReduce(Set(b566),x606,Block((x585) => Const(())),List(List(b2499, b2500)),List(List(b2502, b2503)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block((x585) => Const(())) {
                x2505 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2506 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2507 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2508 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2509 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2510 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2511 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_1
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2512 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_2
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2513 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_3
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2514 = SRAMNew(List(Const(3)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: tmp_4
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2515 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2516 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2517 = CounterChainNew(List(x2515))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2518 = CounterChainNew(List(x2516))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2561 = ParallelPipe(Set(b566),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2539 = UnrolledForeach(Set(b2502, b566),x2517,Block(Const(())),List(List(b2519)),List(List(b2520)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2522 = FixDiv(b556,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3085 = FixSLA(x2522,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3086 = FixAdd(x3085,x2522)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3690 = DelayLine(21,b2519)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2524 = FixAdd(x3086,x3690)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3691 = DelayLine(22,b2520)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3692 = DelayLine(22,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3693 = DelayLine(22,b2502)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2525 = SRAMBankedRead(x471,Vector(List(Const(9), Const(0))),Vector(x2524),Vector(Set(x3691, x3693, x3692)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2526 = VecApply(x2525,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2528 = FixDivSRA(b2499,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3087 = FixSLA(x2528,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3088 = FixAdd(x3087,x2528)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3694 = DelayLine(1,b2519)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2530 = FixAdd(x3088,x3694)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3695 = DelayLine(2,b2502)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3696 = DelayLine(2,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3697 = DelayLine(2,b2520)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2531 = SRAMBankedRead(x472,Vector(List(Const(0), Const(0))),Vector(x2530),Vector(Set(x3697, x3695, x3696)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2532 = VecApply(x2531,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3698 = DelayLine(20,x2532)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2533 = FixSub(x2526,x3698)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3699 = DelayLine(25,b2520)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3700 = DelayLine(25,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3701 = DelayLine(25,b2519)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3702 = DelayLine(25,b2502)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2534 = SRAMBankedWrite(x2508,Vector(x2533),Vector(List(Const(0))),Vector(x3701),Vector(Set(x3699, x3702, x3700)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2535 = SRAMBankedWrite(x2509,Vector(x2533),Vector(List(Const(0))),Vector(x3701),Vector(Set(x3699, x3702, x3700)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2536 = SRAMBankedWrite(x2505,Vector(x2533),Vector(List(Const(0))),Vector(x3701),Vector(Set(x3699, x3702, x3700)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2537 = SRAMBankedWrite(x2506,Vector(x2533),Vector(List(Const(0))),Vector(x3701),Vector(Set(x3699, x3702, x3700)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2538 = SRAMBankedWrite(x2507,Vector(x2533),Vector(List(Const(0))),Vector(x3701),Vector(Set(x3699, x3702, x3700)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2539 block #0
                    } // End of x2539
                    x2560 = UnrolledForeach(Set(b2503, b566),x2518,Block(Const(())),List(List(b2540)),List(List(b2541)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2543 = FixDiv(b556,Const(10))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3089 = FixSLA(x2543,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3090 = FixAdd(x3089,x2543)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3703 = DelayLine(21,b2540)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2545 = FixAdd(x3090,x3703)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3704 = DelayLine(22,b2541)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3705 = DelayLine(22,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3706 = DelayLine(22,b2503)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2546 = SRAMBankedRead(x471,Vector(List(Const(9), Const(0))),Vector(x2545),Vector(Set(x3704, x3706, x3705)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2547 = VecApply(x2546,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2549 = FixDivSRA(b2500,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3091 = FixSLA(x2549,Const(1))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3092 = FixAdd(x3091,x2549)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3707 = DelayLine(1,b2540)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2551 = FixAdd(x3092,x3707)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3708 = DelayLine(2,b2541)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3709 = DelayLine(2,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3710 = DelayLine(2,b2503)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2552 = SRAMBankedRead(x472,Vector(List(Const(1), Const(0))),Vector(x2551),Vector(Set(x3708, x3710, x3709)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2553 = VecApply(x2552,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3711 = DelayLine(20,x2553)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2554 = FixSub(x2547,x3711)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3712 = DelayLine(25,b2540)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3713 = DelayLine(25,b2541)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3714 = DelayLine(25,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3715 = DelayLine(25,b2503)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2555 = SRAMBankedWrite(x2512,Vector(x2554),Vector(List(Const(0))),Vector(x3712),Vector(Set(x3713, x3715, x3714)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2556 = SRAMBankedWrite(x2514,Vector(x2554),Vector(List(Const(0))),Vector(x3712),Vector(Set(x3713, x3715, x3714)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2557 = SRAMBankedWrite(x2510,Vector(x2554),Vector(List(Const(0))),Vector(x3712),Vector(Set(x3713, x3715, x3714)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2558 = SRAMBankedWrite(x2513,Vector(x2554),Vector(List(Const(0))),Vector(x3712),Vector(Set(x3713, x3715, x3714)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2559 = SRAMBankedWrite(x2511,Vector(x2554),Vector(List(Const(0))),Vector(x3712),Vector(Set(x3713, x3715, x3714)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2560 block #0
                    } // End of x2560
                  } // End of x2561 block #0
                } // End of x2561
                x2562 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2563 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: r_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2590 = ParallelPipe(Set(b566),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2576 = UnitPipe(Set(b2502, b566),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2564 = SRAMBankedRead(x2505,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2565 = VecApply(x2564,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2567 = SRAMBankedRead(x2506,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2568 = VecApply(x2567,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2569 = FixMul(x2568,x2568)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3716 = DelayLine(6,x2565)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3093 = FixFMA(x3716,x3716,x2569)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2571 = SRAMBankedRead(x2507,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2572 = VecApply(x2571,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3717 = DelayLine(12,x2572)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3094 = FixFMA(x3717,x3717,x3093)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2575 = SRAMBankedWrite(x2562,Vector(x3094),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2576 block #0
                    } // End of x2576
                    x2589 = UnitPipe(Set(b2503, b566),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2577 = SRAMBankedRead(x2510,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2578 = VecApply(x2577,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2580 = SRAMBankedRead(x2511,Vector(List(Const(0))),Vector(Const(1)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2581 = VecApply(x2580,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2582 = FixMul(x2581,x2581)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3718 = DelayLine(6,x2578)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3095 = FixFMA(x3718,x3718,x2582)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2584 = SRAMBankedRead(x2512,Vector(List(Const(0))),Vector(Const(2)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2585 = VecApply(x2584,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3719 = DelayLine(12,x2585)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3096 = FixFMA(x3719,x3719,x3095)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2588 = SRAMBankedWrite(x2563,Vector(x3096),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2589 block #0
                    } // End of x2589
                  } // End of x2590 block #0
                } // End of x2590
                x2591 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2592 = SRAMNew(List(Const(1)),SRAM1[Fix[TRUE,_10,_22]])
                 - Name: force_0
                 - Type: SRAM1[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2593 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2594 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2595 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2596 = RegNew(Const(false))
                 - Type: Reg[Bit]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2615 = ParallelPipe(Set(b566),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2605 = UnitPipe(Set(b2502, b566),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2597 = SRAMBankedRead(x2562,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2598 = VecApply(x2597,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2599 = FixLst(Const(0),x2598)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2600 = FixLst(Const(1),x2598)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2601 = And(x2599,x2600)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2602 = Not(x2601)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2603 = RegWrite(x2593,x2601,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2604 = RegWrite(x2595,x2602,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2605 block #0
                    } // End of x2605
                    x2614 = UnitPipe(Set(b2503, b566),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2606 = SRAMBankedRead(x2563,Vector(List(Const(0))),Vector(Const(0)),Vector(Set()),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2607 = VecApply(x2606,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2608 = FixLst(Const(0),x2607)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2609 = FixLst(Const(1),x2607)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2610 = And(x2608,x2609)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2611 = Not(x2610)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2612 = RegWrite(x2594,x2610,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2613 = RegWrite(x2596,x2611,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2614 block #0
                    } // End of x2614
                  } // End of x2615 block #0
                } // End of x2615
                x2963 = RegRead(x2593)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2964 = RegRead(x2595)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2633 = Switch(List(x2963, x2964),Block(x2632)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2632) {
                    x2631 = SwitchCase(Block(x2630)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2630) {
                        x2620 = RegRead(x2593)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2621 = SRAMBankedRead(x2562,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2620)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2622 = VecApply(x2621,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2623 = FixDiv(Const(100),x2622)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3720 = DelayLine(20,x2622)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2624 = FixDiv(x2623,x3720)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3721 = DelayLine(40,x2622)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2625 = FixDiv(x2624,x3721)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3722 = DelayLine(60,x2622)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2626 = FixDiv(x2625,x3722)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3723 = DelayLine(80,x2622)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2627 = FixDiv(x2626,x3723)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2628 = FixDiv(Const(10),x2622)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2629 = FixDiv(x2628,x3720)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3724 = DelayLine(60,x2629)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2630 = FixSub(x2627,x3724)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2631 block #0
                    } // End of x2631
                    x2632 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2632 block #0
                    } // End of x2632
                  } // End of x2633 block #0
                } // End of x2633
                x2965 = RegRead(x2594)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2966 = RegRead(x2596)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2647 = Switch(List(x2965, x2966),Block(x2646)) {
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(x2646) {
                    x2645 = SwitchCase(Block(x2644)) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(x2644) {
                        x2634 = RegRead(x2594)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2635 = SRAMBankedRead(x2563,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(x2634)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2636 = VecApply(x2635,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2637 = FixDiv(Const(100),x2636)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3725 = DelayLine(20,x2636)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2638 = FixDiv(x2637,x3725)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3726 = DelayLine(40,x2636)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2639 = FixDiv(x2638,x3726)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3727 = DelayLine(60,x2636)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2640 = FixDiv(x2639,x3727)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3728 = DelayLine(80,x2636)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2641 = FixDiv(x2640,x3728)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2642 = FixDiv(Const(10),x2636)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2643 = FixDiv(x2642,x3725)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          20.0
                         - Reduce Latency:   20.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3729 = DelayLine(60,x2643)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2644 = FixSub(x2641,x3729)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2645 block #0
                    } // End of x2645
                    x2646 = SwitchCase(Block(Const(90))) {
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(90)) {
                      } // End of x2646 block #0
                    } // End of x2646
                  } // End of x2647 block #0
                } // End of x2647
                x2652 = ParallelPipe(Set(b566),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2649 = UnitPipe(Set(b2502, b566),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2648 = SRAMBankedWrite(x2591,Vector(x2633),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2649 block #0
                    } // End of x2649
                    x2651 = UnitPipe(Set(b2503, b566),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2650 = SRAMBankedWrite(x2592,Vector(x2647),Vector(List(Const(0))),Vector(Const(0)),Vector(Set()))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2651 block #0
                    } // End of x2651
                  } // End of x2652 block #0
                } // End of x2652
                x2653 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2654 = CounterNew(Const(0),Const(3),Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2655 = CounterChainNew(List(x2653))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2656 = CounterChainNew(List(x2654))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2685 = ParallelPipe(Set(b566),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2670 = UnrolledForeach(Set(b2502, b566),x2655,Block(Const(())),List(List(b2657)),List(List(b2658)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2659 = SRAMBankedRead(x2508,Vector(List(Const(0))),Vector(b2657),Vector(Set(b2658, b2502, b566)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2660 = VecApply(x2659,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2661 = FixMul(x2660,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2662 = SRAMBankedRead(x2591,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2658, b2502, b566)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2663 = VecApply(x2662,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3730 = DelayLine(6,x2663)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2664 = FixMul(x2661,x3730)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3731 = DelayLine(14,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3732 = DelayLine(14,b2657)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3733 = DelayLine(14,b2658)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3734 = DelayLine(14,b2502)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2665 = SRAMBankedWrite(x2508,Vector(x2664),Vector(List(Const(0))),Vector(x3732),Vector(Set(x3733, x3734, x3731)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2666 = SRAMBankedWrite(x2509,Vector(x2664),Vector(List(Const(0))),Vector(x3732),Vector(Set(x3733, x3734, x3731)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2667 = SRAMBankedWrite(x2505,Vector(x2664),Vector(List(Const(0))),Vector(x3732),Vector(Set(x3733, x3734, x3731)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2668 = SRAMBankedWrite(x2506,Vector(x2664),Vector(List(Const(0))),Vector(x3732),Vector(Set(x3733, x3734, x3731)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2669 = SRAMBankedWrite(x2507,Vector(x2664),Vector(List(Const(0))),Vector(x3732),Vector(Set(x3733, x3734, x3731)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2670 block #0
                    } // End of x2670
                    x2684 = UnrolledForeach(Set(b2503, b566),x2656,Block(Const(())),List(List(b2671)),List(List(b2672)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x2673 = SRAMBankedRead(x2513,Vector(List(Const(0))),Vector(b2671),Vector(Set(b2672, b2503, b566)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2674 = VecApply(x2673,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2675 = FixMul(x2674,Const(0.099999904632568359375))
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2676 = SRAMBankedRead(x2592,Vector(List(Const(0))),Vector(Const(0)),Vector(Set(b2672, b2503, b566)),Vec[Fix[TRUE,_10,_22]])
                         - Type: Vec[Fix[TRUE,_10,_22]]
                         - Cycle: <no cycle>
                         - Latency:          2.0
                         - Reduce Latency:   2.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2677 = VecApply(x2676,0)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3735 = DelayLine(6,x2677)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2678 = FixMul(x2675,x3735)
                         - Type: Fix[TRUE,_10,_22]
                         - Cycle: <no cycle>
                         - Latency:          6.0
                         - Reduce Latency:   6.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3736 = DelayLine(14,b2671)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3737 = DelayLine(14,b566)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3738 = DelayLine(14,b2503)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x3739 = DelayLine(14,b2672)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2679 = SRAMBankedWrite(x2512,Vector(x2678),Vector(List(Const(0))),Vector(x3736),Vector(Set(x3739, x3738, x3737)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2680 = SRAMBankedWrite(x2514,Vector(x2678),Vector(List(Const(0))),Vector(x3736),Vector(Set(x3739, x3738, x3737)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2681 = SRAMBankedWrite(x2510,Vector(x2678),Vector(List(Const(0))),Vector(x3736),Vector(Set(x3739, x3738, x3737)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2682 = SRAMBankedWrite(x2513,Vector(x2678),Vector(List(Const(0))),Vector(x3736),Vector(Set(x3739, x3738, x3737)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x2683 = SRAMBankedWrite(x2511,Vector(x2678),Vector(List(Const(0))),Vector(x3736),Vector(Set(x3739, x3738, x3737)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x2684 block #0
                    } // End of x2684
                  } // End of x2685 block #0
                } // End of x2685
                x2705 = UnrolledForeach(Set(),x626,Block(Const(())),Vector(List(b2501)),Vector(List(b2504)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2686 = SRAMBankedRead(x2509,Vector(List(Const(0))),Vector(b2501),Vector(Set(b2504, b566)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2687 = VecApply(x2686,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2688 = SRAMBankedRead(x2514,Vector(List(Const(0))),Vector(b2501),Vector(Set(b2504, b566)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2689 = VecApply(x2688,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3740 = DelayLine(1,b2504)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3741 = DelayLine(1,b566)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3742 = DelayLine(1,b2501)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2690 = SRAMBankedRead(x585,Vector(List(Const(0))),Vector(x3742),Vector(Set(x3740, x3741)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2691 = VecApply(x2690,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2692 = And(b2504,b566)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2694 = And(b2503,b566)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2696 = And(x2694,x2692)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2697 = FixAdd(x2687,x2689)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3743 = DelayLine(1,x2687)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3744 = DelayLine(3,x2696)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2698 = Mux(x3744,x2697,x3743)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2700 = FixEql(b2499,Const(0))
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2701 = FixAdd(x2698,x2691)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3745 = DelayLine(4,x2700)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3746 = DelayLine(1,x2698)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2702 = Mux(x3745,x3746,x2701)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.5
                     - Reduce Latency:   0.5
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3747 = DelayLine(5,b2501)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3748 = DelayLine(5,b566)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3749 = DelayLine(5,b2504)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3750 = DelayLine(1,x2702)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2703 = SRAMBankedWrite(x585,Vector(x3750),Vector(List(Const(0))),Vector(x3747),Vector(Set(x3749, x3748)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2704 = SRAMBankedWrite(x586,Vector(x3750),Vector(List(Const(0))),Vector(x3747),Vector(Set(x3749, x3748)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x2705 block #0
                } // End of x2705
              } // End of x2706 block #0
            } // End of x2706
          } // End of x2707 block #0
        } // End of x2707
        x2708 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2709 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2710 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2711 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2712 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2713 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2714 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2715 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2716 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2717 = CounterNew(Const(0),Const(3),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2718 = CounterChainNew(List(x2708))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2719 = CounterChainNew(List(x2709))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2720 = CounterChainNew(List(x2710))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2721 = CounterChainNew(List(x2711))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2722 = CounterChainNew(List(x2712))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2723 = CounterChainNew(List(x2713))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2724 = CounterChainNew(List(x2714))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2725 = CounterChainNew(List(x2715))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2726 = CounterChainNew(List(x2716))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2727 = CounterChainNew(List(x2717))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2858 = ParallelPipe(Set(),Block(Const(()))) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x2740 = UnrolledForeach(Set(b557),x2718,Block(Const(())),List(List(b2728)),List(List(b2729)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2730 = SRAMBankedRead(x568,Vector(List(Const(0))),Vector(b2728),Vector(Set(b2729, b557)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2731 = VecApply(x2730,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2733 = FixDiv(b547,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3097 = FixSLA(x2733,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3098 = FixAdd(x3097,x2733)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3751 = DelayLine(21,b2728)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2735 = FixAdd(x3098,x3751)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3752 = DelayLine(22,b557)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3753 = DelayLine(22,b2729)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2736 = SRAMBankedRead(x473,Vector(List(Const(0), Const(0))),Vector(x2735),Vector(Set(x3753, x3752)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2737 = VecApply(x2736,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3754 = DelayLine(22,x2731)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2738 = FixAdd(x3754,x2737)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3755 = DelayLine(25,b557)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3756 = DelayLine(25,b2729)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3757 = DelayLine(3,x2735)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2739 = SRAMBankedWrite(x544,Vector(x2738),Vector(List(Const(0), Const(0))),Vector(x3757),Vector(Set(x3756, x3755)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2740 block #0
            } // End of x2740
            x2753 = UnrolledForeach(Set(b558),x2719,Block(Const(())),List(List(b2741)),List(List(b2742)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2743 = SRAMBankedRead(x570,Vector(List(Const(0))),Vector(b2741),Vector(Set(b2742, b558)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2744 = VecApply(x2743,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2746 = FixDiv(b548,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3099 = FixSLA(x2746,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3100 = FixAdd(x3099,x2746)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3758 = DelayLine(21,b2741)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2748 = FixAdd(x3100,x3758)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3759 = DelayLine(22,b2742)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3760 = DelayLine(22,b558)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2749 = SRAMBankedRead(x473,Vector(List(Const(1), Const(0))),Vector(x2748),Vector(Set(x3759, x3760)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2750 = VecApply(x2749,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3761 = DelayLine(22,x2744)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2751 = FixAdd(x3761,x2750)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3762 = DelayLine(3,x2748)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3763 = DelayLine(25,b558)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3764 = DelayLine(25,b2742)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2752 = SRAMBankedWrite(x544,Vector(x2751),Vector(List(Const(1), Const(0))),Vector(x3762),Vector(Set(x3764, x3763)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2753 block #0
            } // End of x2753
            x2766 = UnrolledForeach(Set(b559),x2720,Block(Const(())),List(List(b2754)),List(List(b2755)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2756 = SRAMBankedRead(x572,Vector(List(Const(0))),Vector(b2754),Vector(Set(b2755, b559)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2757 = VecApply(x2756,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2759 = FixDiv(b549,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3101 = FixSLA(x2759,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3102 = FixAdd(x3101,x2759)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3765 = DelayLine(21,b2754)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2761 = FixAdd(x3102,x3765)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3766 = DelayLine(22,b559)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3767 = DelayLine(22,b2755)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2762 = SRAMBankedRead(x473,Vector(List(Const(2), Const(0))),Vector(x2761),Vector(Set(x3767, x3766)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2763 = VecApply(x2762,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3768 = DelayLine(22,x2757)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2764 = FixAdd(x3768,x2763)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3769 = DelayLine(25,b2755)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3770 = DelayLine(25,b559)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3771 = DelayLine(3,x2761)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2765 = SRAMBankedWrite(x544,Vector(x2764),Vector(List(Const(2), Const(0))),Vector(x3771),Vector(Set(x3769, x3770)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2766 block #0
            } // End of x2766
            x2779 = UnrolledForeach(Set(b560),x2721,Block(Const(())),List(List(b2767)),List(List(b2768)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2769 = SRAMBankedRead(x574,Vector(List(Const(0))),Vector(b2767),Vector(Set(b2768, b560)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2770 = VecApply(x2769,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2772 = FixDiv(b550,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3103 = FixSLA(x2772,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3104 = FixAdd(x3103,x2772)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3772 = DelayLine(21,b2767)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2774 = FixAdd(x3104,x3772)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3773 = DelayLine(22,b560)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3774 = DelayLine(22,b2768)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2775 = SRAMBankedRead(x473,Vector(List(Const(3), Const(0))),Vector(x2774),Vector(Set(x3774, x3773)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2776 = VecApply(x2775,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3775 = DelayLine(22,x2770)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2777 = FixAdd(x3775,x2776)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3776 = DelayLine(3,x2774)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3777 = DelayLine(25,b2768)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3778 = DelayLine(25,b560)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2778 = SRAMBankedWrite(x544,Vector(x2777),Vector(List(Const(3), Const(0))),Vector(x3776),Vector(Set(x3777, x3778)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2779 block #0
            } // End of x2779
            x2792 = UnrolledForeach(Set(b561),x2722,Block(Const(())),List(List(b2780)),List(List(b2781)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2782 = SRAMBankedRead(x576,Vector(List(Const(0))),Vector(b2780),Vector(Set(b2781, b561)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2783 = VecApply(x2782,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2785 = FixDiv(b551,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3105 = FixSLA(x2785,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3106 = FixAdd(x3105,x2785)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3779 = DelayLine(21,b2780)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2787 = FixAdd(x3106,x3779)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3780 = DelayLine(22,b2781)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3781 = DelayLine(22,b561)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2788 = SRAMBankedRead(x473,Vector(List(Const(4), Const(0))),Vector(x2787),Vector(Set(x3780, x3781)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2789 = VecApply(x2788,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3782 = DelayLine(22,x2783)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2790 = FixAdd(x3782,x2789)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3783 = DelayLine(3,x2787)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3784 = DelayLine(25,b561)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3785 = DelayLine(25,b2781)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2791 = SRAMBankedWrite(x544,Vector(x2790),Vector(List(Const(4), Const(0))),Vector(x3783),Vector(Set(x3785, x3784)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2792 block #0
            } // End of x2792
            x2805 = UnrolledForeach(Set(b562),x2723,Block(Const(())),List(List(b2793)),List(List(b2794)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2795 = SRAMBankedRead(x578,Vector(List(Const(0))),Vector(b2793),Vector(Set(b2794, b562)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2796 = VecApply(x2795,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2798 = FixDiv(b552,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3107 = FixSLA(x2798,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3108 = FixAdd(x3107,x2798)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3786 = DelayLine(21,b2793)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2800 = FixAdd(x3108,x3786)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3787 = DelayLine(22,b562)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3788 = DelayLine(22,b2794)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2801 = SRAMBankedRead(x473,Vector(List(Const(5), Const(0))),Vector(x2800),Vector(Set(x3788, x3787)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2802 = VecApply(x2801,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3789 = DelayLine(22,x2796)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2803 = FixAdd(x3789,x2802)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3790 = DelayLine(25,b2794)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3791 = DelayLine(25,b562)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3792 = DelayLine(3,x2800)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2804 = SRAMBankedWrite(x544,Vector(x2803),Vector(List(Const(5), Const(0))),Vector(x3792),Vector(Set(x3790, x3791)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2805 block #0
            } // End of x2805
            x2818 = UnrolledForeach(Set(b563),x2724,Block(Const(())),List(List(b2806)),List(List(b2807)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2808 = SRAMBankedRead(x580,Vector(List(Const(0))),Vector(b2806),Vector(Set(b2807, b563)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2809 = VecApply(x2808,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2811 = FixDiv(b553,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3109 = FixSLA(x2811,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3110 = FixAdd(x3109,x2811)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3793 = DelayLine(21,b2806)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2813 = FixAdd(x3110,x3793)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3794 = DelayLine(22,b2807)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3795 = DelayLine(22,b563)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2814 = SRAMBankedRead(x473,Vector(List(Const(6), Const(0))),Vector(x2813),Vector(Set(x3794, x3795)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2815 = VecApply(x2814,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3796 = DelayLine(22,x2809)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2816 = FixAdd(x3796,x2815)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3797 = DelayLine(3,x2813)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3798 = DelayLine(25,b563)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3799 = DelayLine(25,b2807)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2817 = SRAMBankedWrite(x544,Vector(x2816),Vector(List(Const(6), Const(0))),Vector(x3797),Vector(Set(x3799, x3798)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2818 block #0
            } // End of x2818
            x2831 = UnrolledForeach(Set(b564),x2725,Block(Const(())),List(List(b2819)),List(List(b2820)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2821 = SRAMBankedRead(x582,Vector(List(Const(0))),Vector(b2819),Vector(Set(b2820, b564)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2822 = VecApply(x2821,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2824 = FixDiv(b554,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3111 = FixSLA(x2824,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3112 = FixAdd(x3111,x2824)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3800 = DelayLine(21,b2819)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2826 = FixAdd(x3112,x3800)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3801 = DelayLine(22,b564)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3802 = DelayLine(22,b2820)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2827 = SRAMBankedRead(x473,Vector(List(Const(7), Const(0))),Vector(x2826),Vector(Set(x3802, x3801)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2828 = VecApply(x2827,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3803 = DelayLine(22,x2822)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2829 = FixAdd(x3803,x2828)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3804 = DelayLine(3,x2826)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3805 = DelayLine(25,b2820)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3806 = DelayLine(25,b564)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2830 = SRAMBankedWrite(x544,Vector(x2829),Vector(List(Const(7), Const(0))),Vector(x3804),Vector(Set(x3805, x3806)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2831 block #0
            } // End of x2831
            x2844 = UnrolledForeach(Set(b565),x2726,Block(Const(())),List(List(b2832)),List(List(b2833)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2834 = SRAMBankedRead(x584,Vector(List(Const(0))),Vector(b2832),Vector(Set(b2833, b565)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2835 = VecApply(x2834,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2837 = FixDiv(b555,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3113 = FixSLA(x2837,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3114 = FixAdd(x3113,x2837)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3807 = DelayLine(21,b2832)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2839 = FixAdd(x3114,x3807)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3808 = DelayLine(22,b2833)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3809 = DelayLine(22,b565)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2840 = SRAMBankedRead(x473,Vector(List(Const(8), Const(0))),Vector(x2839),Vector(Set(x3808, x3809)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2841 = VecApply(x2840,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3810 = DelayLine(22,x2835)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2842 = FixAdd(x3810,x2841)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3811 = DelayLine(25,b565)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3812 = DelayLine(25,b2833)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3813 = DelayLine(3,x2839)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2843 = SRAMBankedWrite(x544,Vector(x2842),Vector(List(Const(8), Const(0))),Vector(x3813),Vector(Set(x3812, x3811)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2844 block #0
            } // End of x2844
            x2857 = UnrolledForeach(Set(b566),x2727,Block(Const(())),List(List(b2845)),List(List(b2846)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2847 = SRAMBankedRead(x586,Vector(List(Const(0))),Vector(b2845),Vector(Set(b2846, b566)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2848 = VecApply(x2847,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2850 = FixDiv(b556,Const(10))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          20.0
                 - Reduce Latency:   20.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3115 = FixSLA(x2850,Const(1))
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.2
                 - Reduce Latency:   0.2
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3116 = FixAdd(x3115,x2850)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3814 = DelayLine(21,b2845)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2852 = FixAdd(x3116,x3814)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3815 = DelayLine(22,b2846)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3816 = DelayLine(22,b566)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2853 = SRAMBankedRead(x473,Vector(List(Const(9), Const(0))),Vector(x2852),Vector(Set(x3815, x3816)),Vec[Fix[TRUE,_10,_22]])
                 - Type: Vec[Fix[TRUE,_10,_22]]
                 - Cycle: <no cycle>
                 - Latency:          2.0
                 - Reduce Latency:   2.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2854 = VecApply(x2853,0)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3817 = DelayLine(22,x2848)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2855 = FixAdd(x3817,x2854)
                 - Type: Fix[TRUE,_10,_22]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3818 = DelayLine(3,x2852)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3819 = DelayLine(25,b566)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x3820 = DelayLine(25,b2846)
                 - Type: Bit
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2856 = SRAMBankedWrite(x544,Vector(x2855),Vector(List(Const(9), Const(0))),Vector(x3818),Vector(Set(x3820, x3819)))
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2857 block #0
            } // End of x2857
          } // End of x2858 block #0
        } // End of x2858
      } // End of x2859 block #0
    } // End of x2859
    x2916 = UnitPipe(Set(),Block(Const(())),None) {
     - Name: DenseTransfer
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block(Const(())) {
        x2860 = StreamOutNew(BurstCmdBus)
         - Type: StreamOut[BurstCmd]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2861 = StreamOutNew(BurstFullDataBus())
         - Type: StreamOut[Tup2[Fix[TRUE,_10,_22],Bit]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2862 = StreamInNew(BurstAckBus)
         - Type: StreamIn[Bit]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2863 = CounterNew(Const(0),Const(100),Const(1),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2864 = CounterChainNew(List(x2863))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x2915 = UnrolledForeach(Set(),x2864,Block(Const(())),List(List(b2865)),List(List(b2866)),None) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x2910 = UnitPipe(Set(b2866),Block(Const(())),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2867 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2868 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2869 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2889 = UnitPipe(Set(),Block(Const(())),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x3117 = FixSLA(b2865,Const(1))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3118 = FixAdd(x3117,b2865)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2871 = FixDivSRA(x3118,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2872 = FixSLA(x2871,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3119 = FixSLA(x2871,Const(6))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2874 = FixSub(x3118,x2872)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2875 = FixAdd(x2874,Const(3))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2876 = FixAdd(x2874,Const(18))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2877 = FixDivSRA(x2876,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2878 = FixSLA(x2877,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3120 = FixSLA(x2877,Const(6))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2880 = FixToFix(x3119,TRUE,_64,_0)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2881 = DRAMAddress(x470)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3821 = DelayLine(1,x2881)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2882 = FixAdd(x2880,x3821)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3822 = DelayLine(1,x2882)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2883 = SimpleStruct(ArrayBuffer((offset,x3822), (size,x3120), (isLoad,Const(false))))
                     - Type: BurstCmd
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2884 = DRAMIsAlloc(x470)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3823 = DelayLine(4,x2884)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2885 = StreamOutBankedWrite(x2860,ArrayBuffer(x2883),ArrayBuffer(Set(x3823)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2886 = RegWrite(x2867,x2874,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2887 = RegWrite(x2868,x2875,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2888 = RegWrite(x2869,x2878,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x2889 block #0
                } // End of x2889
                x2967 = RegRead(x2869)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2891 = CounterNew(Const(0),x2967,Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2892 = CounterChainNew(List(x2891))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x2909 = UnrolledForeach(Set(),x2892,Block(Const(())),List(List(b2893)),List(List(b2894)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x2895 = RegRead(x2867)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2896 = FixLeq(x2895,b2893)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.4
                     - Reduce Latency:   0.4
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2897 = RegRead(x2868)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2898 = FixLst(b2893,x2897)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.4
                     - Reduce Latency:   0.4
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2899 = And(x2896,x2898)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    true
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2900 = FixSub(b2893,x2895)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2901 = FixMod(b2865,Const(10))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          16.0
                     - Reduce Latency:   16.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2902 = FixDiv(b2865,Const(10))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          20.0
                     - Reduce Latency:   20.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3121 = FixSLA(x2902,Const(1))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3122 = FixAdd(x3121,x2902)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3824 = DelayLine(20,x2900)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2904 = FixAdd(x3122,x3824)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3825 = DelayLine(22,x2899)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3826 = DelayLine(22,b2894)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3827 = DelayLine(6,x2901)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2905 = SRAMBankedRead(x544,Vector(List(x3827, Const(0))),Vector(x2904),Vector(Set(x3825, x3826)),Vec[Fix[TRUE,_10,_22]])
                     - Type: Vec[Fix[TRUE,_10,_22]]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2906 = VecApply(x2905,0)
                     - Type: Fix[TRUE,_10,_22]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3828 = DelayLine(24,x2899)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2907 = SimpleStruct(ArrayBuffer((_1,x2906), (_2,x3828)))
                     - Type: Tup2[Fix[TRUE,_10,_22],Bit]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x3829 = DelayLine(24,b2894)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x2908 = StreamOutBankedWrite(x2861,ArrayBuffer(x2907),ArrayBuffer(Set(x3829)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x2909 block #0
                } // End of x2909
              } // End of x2910 block #0
            } // End of x2910
            x2911 = FringeDenseStore(x470,x2860,x2861,x2862)
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x2914 = UnitPipe(Set(b2866),Block(Const(())),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x2912 = StreamInBankedRead(x2862,ArrayBuffer(Set()))
                 - Type: Vec[Bit]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    true
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x2914 block #0
            } // End of x2914
          } // End of x2915 block #0
        } // End of x2915
      } // End of x2916 block #0
    } // End of x2916
  } // End of x444 block #0
} // End of x444
x2917 = ArrayNew(Const(300))
 - Type: Array[Fix[TRUE,_10,_22]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x2918 = GetMem(x470,x2917)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x2919 = OpenCSVFile(Const("/home/hhollen/ee109finalHH/output.csv"),true)
 - Type: CSVFile
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x2920 = ArrayLength(x2917)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x2923 = WriteTokens(x2919,Const(","),x2920,Block((b95) => x2922)) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b95) => x2922) {
    x2921 = ArrayApply(x2917,b95)
     - Type: Fix[TRUE,_10,_22]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x2922 = FixToText(x2921,None)
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x2923 block #0
} // End of x2923
x2924 = CloseCSVFile(x2919)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x2925 = AssertIf(Set(),Const(true),Some(Const("ProjectTemplate.scala:58:11: Assertion failure")))
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
