OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/picorv32a/runs/28-10_03-59/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 442 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/picorv32a/runs/28-10_03-59/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/picorv32a/runs/28-10_03-59/tmp/floorplan/4-ioPlacer.def
Notice 0: Design: picorv32a
Notice 0:     Created 409 pins.
Notice 0:     Created 17139 components and 124080 component-terminals.
Notice 0:     Created 17241 nets and 58350 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/picorv32a/runs/28-10_03-59/tmp/floorplan/4-ioPlacer.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 725880 728960
[INFO GPL-0006] NumInstances: 17139
[INFO GPL-0007] NumPlaceInstances: 17139
[INFO GPL-0008] NumFixedInstances: 0
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17241
[INFO GPL-0011] NumPins: 58759
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 731615 742335
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 725880 728960
[INFO GPL-0016] CoreArea: 517276108800
[INFO GPL-0017] NonPlaceInstsArea: 0
[INFO GPL-0018] PlaceInstsArea: 181730544000
[INFO GPL-0019] Util(%): 35.13
[INFO GPL-0020] StdInstsArea: 181730544000
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00028232 HPWL: 420069370
[InitialPlace]  Iter: 2 CG Error: 0.00002306 HPWL: 336112652
[InitialPlace]  Iter: 3 CG Error: 0.00001681 HPWL: 336408837
[InitialPlace]  Iter: 4 CG Error: 0.00002031 HPWL: 336485332
[InitialPlace]  Iter: 5 CG Error: 0.00001117 HPWL: 335933529
[InitialPlace]  Iter: 6 CG Error: 0.00001125 HPWL: 336008210
[InitialPlace]  Iter: 7 CG Error: 0.00000753 HPWL: 335687617
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 19579
[INFO GPL-0032] FillerInit: NumGNets: 17241
[INFO GPL-0033] FillerInit: NumGPins: 58759
[INFO GPL-0023] TargetDensity: 0.40
[INFO GPL-0024] AveragePlaceInstArea: 10603334
[INFO GPL-0025] IdealBinArea: 26508334
[INFO GPL-0026] IdealBinCnt: 19513
[INFO GPL-0027] TotalBinArea: 517276108800
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 5628 5610
[INFO GPL-0030] NumBins: 16384
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.963791 HPWL: 258799027
[NesterovSolve] Iter: 10 overflow: 0.931885 HPWL: 307780981
[NesterovSolve] Iter: 20 overflow: 0.931142 HPWL: 308652231
[NesterovSolve] Iter: 30 overflow: 0.930957 HPWL: 308463695
[NesterovSolve] Iter: 40 overflow: 0.930747 HPWL: 308753786
[NesterovSolve] Iter: 50 overflow: 0.930985 HPWL: 308794876
[NesterovSolve] Iter: 60 overflow: 0.930873 HPWL: 308801580
[NesterovSolve] Iter: 70 overflow: 0.930934 HPWL: 308811489
[NesterovSolve] Iter: 80 overflow: 0.930884 HPWL: 308862772
[NesterovSolve] Iter: 90 overflow: 0.930898 HPWL: 308929181
[NesterovSolve] Iter: 100 overflow: 0.93089 HPWL: 309093515
[NesterovSolve] Iter: 110 overflow: 0.930772 HPWL: 309403903
[NesterovSolve] Iter: 120 overflow: 0.930627 HPWL: 309981433
[NesterovSolve] Iter: 130 overflow: 0.930503 HPWL: 311031094
[NesterovSolve] Iter: 140 overflow: 0.9304 HPWL: 312955002
[NesterovSolve] Iter: 150 overflow: 0.930177 HPWL: 316475627
[NesterovSolve] Iter: 160 overflow: 0.929886 HPWL: 322677057
[NesterovSolve] Iter: 170 overflow: 0.929218 HPWL: 331977835
[NesterovSolve] Iter: 180 overflow: 0.927384 HPWL: 343651426
[NesterovSolve] Iter: 190 overflow: 0.923257 HPWL: 357940660
[NesterovSolve] Iter: 200 overflow: 0.916924 HPWL: 375607759
[NesterovSolve] Iter: 210 overflow: 0.906071 HPWL: 396917137
[NesterovSolve] Iter: 220 overflow: 0.890347 HPWL: 421529674
[NesterovSolve] Iter: 230 overflow: 0.870781 HPWL: 448569227
[NesterovSolve] Iter: 240 overflow: 0.84884 HPWL: 478093344
[NesterovSolve] Iter: 250 overflow: 0.821949 HPWL: 508736730
[NesterovSolve] Iter: 260 overflow: 0.7902 HPWL: 539052654
[NesterovSolve] Iter: 270 overflow: 0.755289 HPWL: 568984630
[NesterovSolve] Iter: 280 overflow: 0.718648 HPWL: 601070624
[NesterovSolve] Iter: 290 overflow: 0.679345 HPWL: 636176543
[NesterovSolve] Iter: 300 overflow: 0.631117 HPWL: 672629492
[NesterovSolve] Iter: 310 overflow: 0.583996 HPWL: 707669661
[NesterovSolve] Iter: 320 overflow: 0.534019 HPWL: 735614644
[NesterovSolve] Iter: 330 overflow: 0.482309 HPWL: 761848057
[NesterovSolve] Iter: 340 overflow: 0.428367 HPWL: 784792010
[NesterovSolve] Iter: 350 overflow: 0.383967 HPWL: 800125579
[NesterovSolve] Iter: 360 overflow: 0.346322 HPWL: 806981734
[NesterovSolve] Iter: 370 overflow: 0.318302 HPWL: 812367413
[NesterovSolve] Iter: 380 overflow: 0.293209 HPWL: 815288763
[NesterovSolve] Iter: 390 overflow: 0.267205 HPWL: 817716986
[NesterovSolve] Iter: 400 overflow: 0.242775 HPWL: 819290079
[NesterovSolve] Iter: 410 overflow: 0.218647 HPWL: 820246309
[NesterovSolve] Iter: 420 overflow: 0.196291 HPWL: 821428559
[NesterovSolve] Iter: 430 overflow: 0.175282 HPWL: 822503052
[NesterovSolve] Iter: 440 overflow: 0.155957 HPWL: 823549456
[NesterovSolve] Iter: 450 overflow: 0.138522 HPWL: 824747090
[NesterovSolve] Iter: 460 overflow: 0.123368 HPWL: 826089645
[NesterovSolve] Iter: 470 overflow: 0.10791 HPWL: 827377393
[NesterovSolve] Finished with Overflow: 0.098484
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 4.946000000000001
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 4.946000000000001
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31195_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.03    0.18    0.18 ^ _31195_/Q (sky130_fd_sc_hd__dfxtp_2)
     2    0.00                           cpuregs[0][0] (net)
                  0.03    0.00    0.18 ^ _18491_/A (sky130_fd_sc_hd__buf_1)
                  0.02    0.04    0.23 ^ _18491_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _02835_ (net)
                  0.02    0.00    0.23 ^ _31195_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.23   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _31195_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.23   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _31127_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _30919_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31127_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  1.52    1.63    1.63 ^ _31127_/Q (sky130_fd_sc_hd__dfxtp_2)
    39    0.19                           cpu_state[3] (net)
                  1.53    0.04    1.67 ^ _30297_/S (sky130_fd_sc_hd__mux2_1)
                 12.54    9.29   10.96 ^ _30297_/X (sky130_fd_sc_hd__mux2_1)
   161    0.92                           _00357_ (net)
                 12.55    0.33   11.29 ^ _30715_/S0 (sky130_fd_sc_hd__mux4_1)
                  0.29    3.12   14.41 v _30715_/X (sky130_fd_sc_hd__mux4_1)
     1    0.01                           _00677_ (net)
                  0.29    0.00   14.41 v _30718_/A1 (sky130_fd_sc_hd__mux4_1)
                  0.18    1.26   15.67 v _30718_/X (sky130_fd_sc_hd__mux4_1)
     1    0.00                           _00688_ (net)
                  0.18    0.00   15.67 v _30280_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.28    0.89   16.56 v _30280_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           _00694_ (net)
                  0.28    0.00   16.56 v _15685_/A (sky130_fd_sc_hd__nor2_2)
                  1.06    0.95   17.51 ^ _15685_/Y (sky130_fd_sc_hd__nor2_2)
     5    0.06                           cpuregs_rs1[12] (net)
                  1.06    0.01   17.52 ^ _20435_/B1 (sky130_fd_sc_hd__a221oi_2)
                  0.27    0.40   17.92 v _20435_/Y (sky130_fd_sc_hd__a221oi_2)
     1    0.01                           _01875_ (net)
                  0.27    0.00   17.92 v _30085_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.19    0.81   18.73 v _30085_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           _01876_ (net)
                  0.19    0.00   18.73 v _20443_/B2 (sky130_fd_sc_hd__o221a_2)
                  0.16    0.58   19.31 v _20443_/X (sky130_fd_sc_hd__o221a_2)
     1    0.02                           _04196_ (net)
                  0.16    0.00   19.31 v _20444_/B1 (sky130_fd_sc_hd__o31ai_2)
                  0.35    0.15   19.46 ^ _20444_/Y (sky130_fd_sc_hd__o31ai_2)
     1    0.01                           _01877_ (net)
                  0.35    0.00   19.46 ^ _29764_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.25    0.47   19.93 ^ _29764_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           _15214_ (net)
                  0.25    0.00   19.93 ^ _30919_/D (sky130_fd_sc_hd__dfxtp_2)
                                 19.93   data arrival time

                  0.00   24.73   24.73   clock clk (rise edge)
                          0.00   24.73   clock network delay (ideal)
                          0.00   24.73   clock reconvergence pessimism
                                 24.73 ^ _30919_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.20   24.53   library setup time
                                 24.53   data required time
-----------------------------------------------------------------------------
                                 24.53   data required time
                                -19.93   data arrival time
-----------------------------------------------------------------------------
                                  4.60   slack (MET)


No paths found.
wns 0.00
tns 0.00
