m255
K3
13
cModel Technology
dD:\CESE\4B2025\FPGA - Circuitos Logicos Programables\clp-tp-final-v2\Simulacion
Eclk_gen
Z0 w1760407533
Z1 DPx4 work 7 spi_pkg 0 22 EzdELBNPFTU4VbWA1T4Wh3
Z2 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z3 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z4 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z5 dD:\CESE\4B2025\FPGA - Circuitos Logicos Programables\CLP-TPF-Modulo-SPI-Lucas-Kirschner\Simulacion
Z6 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/clk_gen.vhd
Z7 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/clk_gen.vhd
l0
L8
V3RaAA_@Cg6on<ikl3OUKl3
Z8 OV;C;10.1d;51
32
Z9 !s108 1760467316.067000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/clk_gen.vhd|
Z11 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/clk_gen.vhd|
Z12 o-work work -2002 -explicit -O0
Z13 tExplicit 1
!s100 FE0ComXXS[m8B^djbUi341
!i10b 1
Aclk_gen_arq
R1
R2
R3
R4
Z14 DEx4 work 7 clk_gen 0 22 3RaAA_@Cg6on<ikl3OUKl3
l50
L31
V;76[W[i`B_9HBOFjPAl>E1
R8
32
R9
R10
R11
R12
R13
!s100 jVBM7fz1^lhmO2djOLIXT3
!i10b 1
Ecs_ctrl
Z15 w1760401994
R1
R2
R3
R4
R5
Z16 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/cs_ctrl.vhd
Z17 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/cs_ctrl.vhd
l0
L8
V3g@QX1QhWGTSV8o]TGd030
R8
32
Z18 !s108 1760467316.205000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/cs_ctrl.vhd|
Z20 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/cs_ctrl.vhd|
R12
R13
!s100 X3GzF=27j3=CAjVZP:c=k0
!i10b 1
Acs_ctrl_arq
R1
R2
R3
R4
Z21 DEx4 work 7 cs_ctrl 0 22 3g@QX1QhWGTSV8o]TGd030
l22
L19
V@O1Sf[Vm5?PA9LcJ24==M0
R8
32
R18
R19
R20
R12
R13
!s100 Xjc]ddd8G[ceglIYhzTzV3
!i10b 1
Emiso_capture
Z22 w1760401526
R1
R2
R3
R4
R5
Z23 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/miso_capture.vhd
Z24 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/miso_capture.vhd
l0
L8
VnU20_d?LL2Go@X`JlM:Fb0
R8
32
Z25 !s108 1760467316.159000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/miso_capture.vhd|
Z27 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/miso_capture.vhd|
R12
R13
!s100 ]ZIFOkFIR9?=kBTEQ<60X3
!i10b 1
Amiso_capture_arq
R1
R2
R3
R4
Z28 DEx4 work 12 miso_capture 0 22 nU20_d?LL2Go@X`JlM:Fb0
l51
L37
VEnV@nCG3`1G]2:^K`]Q3C1
R8
32
R25
R26
R27
R12
R13
!s100 fLhJZz@GIH4z8Z[df=jmU2
!i10b 1
Emosi_transfer
Z29 w1760401412
R1
R2
R3
R4
R5
Z30 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/mosi_transfer.vhd
Z31 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/mosi_transfer.vhd
l0
L8
VN6MSh?B3ILD]>c3<QPSlW1
R8
32
Z32 !s108 1760467316.111000
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/mosi_transfer.vhd|
Z34 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/mosi_transfer.vhd|
R12
R13
!s100 ?EFc_oI6L`:^@SB]hTQRX2
!i10b 1
Amosi_transfer_arq
R1
R2
R3
R4
Z35 DEx4 work 13 mosi_transfer 0 22 N6MSh?B3ILD]>c3<QPSlW1
l51
L35
Vzhg^@Y;DeM_Bl79?e3]9I2
R8
32
R32
R33
R34
R12
R13
!s100 QTgIFoO[JgK=5UF3099Y53
!i10b 1
Espi_core
Z36 w1760402197
R1
R2
R3
R4
R5
Z37 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_core.vhd
Z38 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_core.vhd
l0
L8
VcY@Xn8SQk@KDQaIdkDA5@1
R8
32
Z39 !s108 1760467316.252000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_core.vhd|
Z41 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_core.vhd|
R12
R13
!s100 ^D[IKGMY<hn>lOj6>9_RQ3
!i10b 1
Aspi_core_arq
R21
R28
R35
R14
R1
R2
R3
R4
Z42 DEx4 work 8 spi_core 0 22 cY@Xn8SQk@KDQaIdkDA5@1
l51
L40
VnoaCeJ9f;mK6DYAeUAET63
R8
32
R39
R40
R41
R12
R13
!s100 ;zIShVRnZJVAAaSmPR_]E0
!i10b 1
Pspi_pkg
w1760389362
R5
8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_pkg.vhd
FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_pkg.vhd
l0
L1
VEzdELBNPFTU4VbWA1T4Wh3
R8
32
R12
R13
!s100 Geg4RI2Km[ZXLIhEd<HnY2
!i10b 1
!s108 1760467316.030000
!s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_pkg.vhd|
!s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_pkg.vhd|
Espi_top
Z43 w1760467310
R1
R2
R3
R4
R5
Z44 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top.vhd
Z45 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top.vhd
l0
L41
V2ILM=ZYXOE;zgONVYAQWo1
R8
32
Z46 !s108 1760467316.298000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top.vhd|
Z48 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top.vhd|
R12
R13
!s100 eY59[2G:WKhI6`fQj@e4`2
!i10b 1
Aspi_top_arq
R42
R1
R2
R3
R4
Z49 DEx4 work 7 spi_top 0 22 2ILM=ZYXOE;zgONVYAQWo1
l76
L73
V84fNVU[Re^`M8d8n@T9^40
R8
32
R46
R47
R48
R12
R13
!s100 =7mHcVS8B:YQl[D1;zg_D2
!i10b 1
Espi_top_tb
Z50 w1760403312
R1
R2
R3
R4
R5
Z51 8D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top_tb.vhd
Z52 FD:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top_tb.vhd
l0
L8
VHD<i1?k7?D^Cm>_W5FRJP1
!s100 Q^mA?6H]9e]4?mb?a^<1]3
R8
32
!i10b 1
Z53 !s108 1760467316.344000
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top_tb.vhd|
Z55 !s107 D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/CLP-TPF-Modulo-SPI-Lucas-Kirschner/Fuentes/spi_top_tb.vhd|
R12
R13
Aspi_top_tb_arq
R49
R1
R2
R3
R4
Z56 DEx4 work 10 spi_top_tb 0 22 HD<i1?k7?D^Cm>_W5FRJP1
l38
L12
Z57 VSfWKme^?Me@HI<Cg:1JLi0
Z58 !s100 _2dAMKkoE9LEZnbDPh33C2
R8
32
!i10b 1
R53
R54
R55
R12
R13
