helloRAND8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    46132000                       # Number of ticks simulated
final_tick                                   46132000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 554906                       # Simulator instruction rate (inst/s)
host_op_rate                                   553811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3952026043                       # Simulator tick rate (ticks/s)
host_mem_usage                                8484296                       # Number of bytes of host memory used
host_seconds                                     0.01                       # Real time elapsed on the host
sim_insts                                        6453                       # Number of instructions simulated
sim_ops                                          6453                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED     46132000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                7917                       # Number of hits
system.cache.misses                               601                       # Number of misses
system.cache.missLatency::samples                 601                       # Ticks for misses to the cache
system.cache.missLatency::mean           62585.690516                       # Ticks for misses to the cache
system.cache.missLatency::gmean          57790.316692                       # Ticks for misses to the cache
system.cache.missLatency::stdev          31476.336004                       # Ticks for misses to the cache
system.cache.missLatency::0-32767                  44      7.32%      7.32% # Ticks for misses to the cache
system.cache.missLatency::32768-65535             425     70.72%     78.04% # Ticks for misses to the cache
system.cache.missLatency::65536-98303             104     17.30%     95.34% # Ticks for misses to the cache
system.cache.missLatency::98304-131071              4      0.67%     96.01% # Ticks for misses to the cache
system.cache.missLatency::131072-163839            14      2.33%     98.34% # Ticks for misses to the cache
system.cache.missLatency::163840-196607             5      0.83%     99.17% # Ticks for misses to the cache
system.cache.missLatency::196608-229375             0      0.00%     99.17% # Ticks for misses to the cache
system.cache.missLatency::229376-262143             0      0.00%     99.17% # Ticks for misses to the cache
system.cache.missLatency::262144-294911             2      0.33%     99.50% # Ticks for misses to the cache
system.cache.missLatency::294912-327679             3      0.50%    100.00% # Ticks for misses to the cache
system.cache.missLatency::327680-360447             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::360448-393215             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::393216-425983             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::425984-458751             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::458752-491519             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::491520-524287             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                   601                       # Ticks for misses to the cache
system.cache.hitRatio                        0.929444                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port         1675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port        68736                       # Cumulative packet size per connected master and slave (bytes)
