
build/yuletronics.elf:     file format elf32-littlearm
build/yuletronics.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x080000c1

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x00001248 memsz 0x00001248 flags rwx
    LOAD off    0x00020400 vaddr 0x20000400 paddr 0x08001248 align 2**16
         filesz 0x00000000 memsz 0x000002cc flags rw-
    LOAD off    0x00020000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00001800 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000200  20000000  20000000  00020000  2**0
                  ALLOC
  1 .pstack       00000200  20000200  20000200  00020000  2**0
                  ALLOC
  2 vectors       000000c0  08000000  08000000  00010000  2**7
                  CONTENTS, ALLOC, LOAD, DATA
  3 .text         00000f74  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000214  08001034  08001034  00011034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000000  20000400  20000400  00011248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002cc  20000400  08001248  00020400  2**3
                  ALLOC
  7 .ram0_init    00000000  200006cc  200006cc  00011248  2**2
                  CONTENTS
  8 .ram0         00000000  200006cc  200006cc  00011248  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00011248  2**2
                  CONTENTS
 23 .heap         00001134  200006cc  200006cc  00020000  2**0
                  ALLOC
 24 .ARM.attributes 0000002b  00000000  00000000  00011248  2**0
                  CONTENTS, READONLY
 25 .comment      0000006e  00000000  00000000  00011273  2**0
                  CONTENTS, READONLY
 26 .debug_info   00003ad4  00000000  00000000  000112e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_abbrev 000005d9  00000000  00000000  00014db5  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_loc    0000103b  00000000  00000000  0001538e  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 000000d8  00000000  00000000  000163c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_ranges 00000878  00000000  00000000  000164a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_line   00000f80  00000000  00000000  00016d19  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_str    00000ece  00000000  00000000  00017c99  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  00000244  00000000  00000000  00018b68  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000200 l    d  .pstack	00000000 .pstack
08000000 l    d  vectors	00000000 vectors
080000c0 l    d  .text	00000000 .text
08001034 l    d  .rodata	00000000 .rodata
20000400 l    d  .data	00000000 .data
20000400 l    d  .bss	00000000 .bss
200006cc l    d  .ram0_init	00000000 .ram0_init
200006cc l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
200006cc l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 
080001e0 l     F .text	00000014 Thread1
08000200 l     F .text	0000000e NMI_Handler
08000210 l     F .text	00000020 chDbgCheckClassS
08000230 l     F .text	00000020 chDbgCheckClassI
08000250 l     F .text	00000054 chSchReadyI
080002b0 l     F .text	00000024 _dbg_check_unlock_from_isr
080002e0 l     F .text	00000024 _dbg_check_lock_from_isr
08000310 l     F .text	00000004 _idle_thread
08000320 l     F .text	00000002 _unhandled_exception
08000320 l     F .text	00000002 MemManage_Handler
08000320 l     F .text	00000002 BusFault_Handler
08000320 l     F .text	00000002 UsageFault_Handler
08000320 l     F .text	00000002 Vector1C
08000320 l     F .text	00000002 Vector20
08000320 l     F .text	00000002 Vector24
08000320 l     F .text	00000002 Vector28
08000320 l     F .text	00000002 SVC_Handler
08000320 l     F .text	00000002 DebugMon_Handler
08000320 l     F .text	00000002 Vector34
08000320 l     F .text	00000002 PendSV_Handler
08000320 l     F .text	00000002 SysTick_Handler
08000320 l     F .text	00000002 Vector40
08000320 l     F .text	00000002 Vector44
08000320 l     F .text	00000002 Vector48
08000320 l     F .text	00000002 Vector4C
08000320 l     F .text	00000002 Vector50
08000320 l     F .text	00000002 Vector54
08000320 l     F .text	00000002 Vector58
08000320 l     F .text	00000002 Vector5C
08000320 l     F .text	00000002 Vector60
08000320 l     F .text	00000002 Vector64
08000320 l     F .text	00000002 Vector68
08000320 l     F .text	00000002 Vector6C
08000320 l     F .text	00000002 Vector70
08000320 l     F .text	00000002 Vector74
08000320 l     F .text	00000002 Vector78
08000320 l     F .text	00000002 HardFault_Handler
08000320 l     F .text	00000002 Vector80
08000320 l     F .text	00000002 Vector84
08000320 l     F .text	00000002 Vector88
08000320 l     F .text	00000002 Vector8C
08000320 l     F .text	00000002 Vector90
08000320 l     F .text	00000002 Vector94
08000320 l     F .text	00000002 Vector98
08000320 l     F .text	00000002 Vector9C
08000320 l     F .text	00000002 VectorA0
08000320 l     F .text	00000002 VectorA4
08000320 l     F .text	00000002 VectorA8
08000320 l     F .text	00000002 VectorAC
08000320 l     F .text	00000002 VectorB0
08000320 l     F .text	00000002 VectorB4
08000320 l     F .text	00000002 VectorB8
08000320 l     F .text	00000002 VectorBC
08000330 l     F .text	0000006c chSchWakeupS.constprop.7
080003a0 l     F .text	00000044 chSchGoSleepS
080003f0 l     F .text	00000148 Vector7C
080005f0 l     F .text	0000008c chSchDoRescheduleAhead
080006b0 l     F .text	0000002c chSysUnlock.lto_priv.8
08000710 l     F .text	00000080 chCoreAllocAligned
08000790 l     F .text	00000438 chRegFindThreadByWorkingArea
08001034 l     O .rodata	0000000b __func__.5872
20000400 l     O .bss	00000020 default_heap
08001040 l     O .rodata	0000000b __func__.6321
0800104c l     O .rodata	0000000c __func__.5836
08001058 l     O .rodata	0000000c __func__.5132.lto_priv.13
08001064 l     O .rodata	0000000c __func__.5132.lto_priv.14
08001070 l     O .rodata	0000000c __func__.5132.lto_priv.15
0800107c l     O .rodata	0000000c __func__.5132.lto_priv.16
08001088 l     O .rodata	00000011 __func__.5821
0800109c l     O .rodata	00000010 __func__.6159
20000420 l     O .bss	0000007c ch
080010ac l     O .rodata	00000080 ram_areas
08001194 l     O .rodata	0000000c __func__.5814
080011a0 l     O .rodata	00000016 ch_debug
080011b8 l     O .rodata	00000014 __func__.5820
080011cc l     O .rodata	0000000b __func__.5817
200004a0 l     O .bss	000000d8 ch_idle_thread_wa
080011d8 l     O .rodata	0000000c __func__.5835
080011e4 l     O .rodata	0000000c __func__.5840
080011f0 l     O .rodata	0000000c __func__.5476
080011fc l     O .rodata	0000000b __func__.5839
08001208 l     O .rodata	00000012 __func__.5845
0800121c l     O .rodata	0000000d __func__.5850
20000578 l     O .bss	00000004 endmem
20000580 l     O .bss	00000148 waThread1
0800122c l     O .rodata	0000000d __func__.5857
200006c8 l     O .bss	00000004 nextmem
0800123c l     O .rodata	0000000c __func__.5221
00000000 l    df *ABS*	00000000 build/obj/crt0_v6m.o
080000e6 l       .text	00000000 msloop
080000f0 l       .text	00000000 endmsloop
080000f4 l       .text	00000000 psloop
080000fe l       .text	00000000 endpsloop
08000104 l       .text	00000000 dloop
08000112 l       .text	00000000 enddloop
08000118 l       .text	00000000 bloop
08000122 l       .text	00000000 endbloop
0800012e l       .text	00000000 initloop
0800013a l       .text	00000000 endinitloop
08000142 l       .text	00000000 finiloop
0800014e l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v6m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
80000000 l       *ABS*	00000000 ICSR_NMIPENDSET
08000f50 g     F .text	00000058 chThdExit
00000000 g       .rodata	00000000 __ram4_start__
08000680 g     F .text	00000024 _dbg_check_unlock
00000000 g       .ram5	00000000 __ram5_clear__
200006cc g       .ram0_init	00000000 __ram0_init__
00000000 g       .ram1	00000000 __ram1_free__
00000000 g       .rodata	00000000 __ram6_start__
08000000 g     O vectors	000000c0 _vectors
08001248 g       .rodata	00000000 __exidx_end
200006cc g       .ram0	00000000 __ram0_free__
200006d0 g       .heap	00000000 __heap_base__
08001248 g       *ABS*	00000000 __ram3_init_text__
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       *ABS*	00000000 __ram5_size__
080000c0 g       vectors	00000000 __fini_array_end
20000400 g       .pstack	00000000 __main_thread_stack_end__
08001248 g       .rodata	00000000 __rodata_end__
20000400 g       .bss	00000000 _bss_start
20001800 g       .heap	00000000 __heap_end__
00000000 g       *ABS*	00000000 __ram1_size__
00000000 g       .ram1	00000000 __ram1_clear__
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
08001248 g       .rodata	00000000 __exidx_start
08001248 g       *ABS*	00000000 __ram0_init_text__
08001248 g       *ABS*	00000000 __ram1_init_text__
00001800 g       *ABS*	00000000 __ram0_size__
08001248 g       *ABS*	00000000 __ram5_init_text__
200006cc g       .bss	00000000 _bss_end
080000c0 g     F .text	00000000 Reset_Handler
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
08001248 g       *ABS*	00000000 __ram6_init_text__
00000000 g       .ram3	00000000 __ram3_clear__
08001010 g     F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
00000000 g       .ram6_init	00000000 __ram6_init__
080005f0 g     F .text	0000008c chSchDoReschedule
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .ram6	00000000 __ram6_noinit__
00000000 g       .ram4_init	00000000 __ram4_init__
00000000 g       .ram7	00000000 __ram7_clear__
20000400 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000190 g     F .text	00000000 _port_switch
08001030 g     F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
08001020 g     F .text	00000002 __late_init
00000000 g       .rodata	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
20000400 g       .data	00000000 _data_end
00000000 g       *ABS*	00000000 __ram3_size__
08001248 g       *ABS*	00000000 _textdata
080000c0 g       vectors	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
00000000 g       .rodata	00000000 __ram1_start__
08001034 g       .rodata	00000000 __rodata_base__
08000bd0 g     F .text	0000037c main
00000000 g       *ABS*	00000000 __ram6_size__
08001248 g       *ABS*	00000000 __ram2_init_text__
00000000 g       .ram3	00000000 __ram3_free__
080000c0 g       vectors	00000000 __init_array_end
08001248 g       *ABS*	00000000 __ram4_init_text__
00000000 g       .ram1	00000000 __ram1_noinit__
080001b0 g     F .text	00000000 _port_thread_start
00000000 g       .ram2_init	00000000 __ram2_init__
00000000 g       *ABS*	00000000 __ram2_end__
20000200 g       .pstack	00000000 __process_stack_base__
200006cc g       .ram0	00000000 __ram0_clear__
00000000 g       .ram3	00000000 __ram3_noinit__
20000400 g       .data	00000000 _data
200006cc g       .ram0	00000000 __ram0_noinit__
08000fb0 g     F .text	00000060 __init_ram_areas
00000000 g       .rodata	00000000 __ram2_start__
080001c0 g     F .text	00000000 _port_switch_from_isr
00000000 g       *ABS*	00000000 __ram7_end__
20000200 g       .mstack	00000000 __main_stack_end__
00000000 g       .ram5_init	00000000 __ram5_init__
20000400 g       .data	00000000 _edata
20000200 g       .pstack	00000000 __main_thread_stack_base__
08001248 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
20000000 g       .rodata	00000000 __ram0_start__
080001cc g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
080000c0 g       vectors	00000000 __init_array_start
08001248 g       *ABS*	00000000 _textdata_start
00000000 g       .rodata	00000000 __ram5_start__
080006e0 g     F .text	00000024 _dbg_check_lock
00000000 g       .ram2	00000000 __ram2_free__
00000000 g       .ram4	00000000 __ram4_free__
20001800 g       *ABS*	00000000 __ram0_end__
20000000 g       .mstack	00000000 __main_stack_base__
00000200 g       *ABS*	00000000 __main_stack_size__
00000000 g       .ram7	00000000 __ram7_noinit__
20000400 g       .pstack	00000000 __process_stack_end__
08000540 g     F .text	000000ac __early_init
00000000 g       .rodata	00000000 __ram3_start__
00000200 g       *ABS*	00000000 __process_stack_size__


