<head>
    <link rel="stylesheet" type="text/css" href="markdown_style.css">
</head>
<body>
<h1 id="edems-basic">EDEMS basic</h1>
<p>Educational DEmonstrative Microprocessor Simulator, basic mod <img src="./basicGUI.png" alt="basic GUI" /></p>
<h2 id="clock">Clock</h2>
<figure>
<img src="./clock.png" alt="clock block" /><figcaption>clock block</figcaption>
</figure>
<p>Function block of clock generator allows you to generate clock pulses.</p>
<p>Buttons from left to right do:</p>
<ul>
<li>instruction step (generate clock cycles, until a instruction is done)</li>
<li>microinstruction step (generate one clock impulse)</li>
<li>run (generate clock cycles until stopped</li>
<li>pause (stop generating clock pulses)</li>
<li>stop (stop generating clock pulses, set program counter to zero and load first instruction)</li>
<li>frequency selector (value of clock pulses in Hz)</li>
</ul>
<h2 id="basic-registers">Basic registers</h2>
<p>EDEMS has 8 basic registers. Basic means, they are visible to programmer. There is one exception, and that is program counter register pair, that is visible.</p>
<figure>
<img src="./basicRegisters.png" alt="Basic registers bank" /><figcaption>Basic registers bank</figcaption>
</figure>
<h3 id="a-b-c-d-e-s-p">A, B, C, D, E, S, P</h3>
<p>Those registers can be used as general purpose 8b registers.</p>
<h3 id="bc-de-sp">BC, DE, SP</h3>
<p>Those 8b register pairs can be used as general purpose 16b registers.</p>
<h3 id="pch-pcl">PCH, PCL</h3>
<p>Program counter of microprocessor. Though not addressable for user, is visible and editable using jump instructions.</p>
<h3 id="f-register">F register</h3>
<p>F register contains ALU flags. Those are:</p>
<table>
<thead>
<tr class="header">
<th>X</th>
<th>Q</th>
<th>H</th>
<th>P</th>
<th>V</th>
<th>N</th>
<th>Z</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>F[7]</td>
<td>F[6]</td>
<td>F[5]</td>
<td>F[4]</td>
<td>F[3]</td>
<td>F[2]</td>
<td>F[1]</td>
<td>F[0]</td>
</tr>
</tbody>
</table>
<h4 id="c---carry">C - carry</h4>
<p>Carry bit is set to one if last operation resulted with carry out = 1.</p>
<h4 id="z---zero">Z - zero</h4>
<p>Zero bit is set, if result of last operation is zero.</p>
<h4 id="n---negative">N - Negative</h4>
<p>Negative bit is set, if result of last operation has 1 as MSB, meaning number is negative in two’s complement</p>
<h4 id="v---twos-complement-overflow">V - Two’s complement overflow</h4>
<p>Two’s complement overflow is set if the overflow occured in last operation. Theese two rules defines overflow. - If the sum of two positive numbers yields a negative result, the sum has overflowed. - If the sum of two negative numbers yields a positive result, the sum has overflowed.</p>
<h4 id="p---parity">P - Parity</h4>
<p>Parity bit is set, if sum of ones in operation result is odd.</p>
<h4 id="h---half-carry">H - Half carry</h4>
<p>Half carry is set, when carry out from thirth to fourth bit is 1.</p>
<h4 id="q">Q</h4>
<p>Not operated by ALU, usage defined by instruction set. Default instruction set does not use this bit.</p>
<h4 id="x">X</h4>
<p>Not operated by ALU, usage defined by instruction set. Default instruction set does not use this bit.</p>
<h2 id="alu">ALU</h2>
<figure>
<img src="./ALU.png" alt="ALU block" /><figcaption>ALU block</figcaption>
</figure>
<p>Arithmetic-logic unit has 2 inputs and 2 outputs. Inputs are operands. Those are data bus and register TMP0 (special register edited by microinstructions). Outputs are data bus and register F. This is special register described in registers chapter.</p>
<p>Operations use data bus and register TMP0 (special register edited by microinstructions) as its input. Data bus is used as output. Overflow is written to C flag of F register. Other flags of F are modified too according to table of operations. C flag of F register is used as input for some operations.</p>
<h3 id="operations">Operations</h3>
<table>
<thead>
<tr class="header">
<th>name</th>
<th>number</th>
<th>operation description</th>
<th>X</th>
<th>Q</th>
<th>H</th>
<th>P</th>
<th>V</th>
<th>N</th>
<th>Z</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>ADD</td>
<td>0</td>
<td><strong>ADD</strong> numbers: DB = DB + TMP</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
</tr>
<tr class="even">
<td>SUB</td>
<td>1</td>
<td><strong>SUB</strong>stract: DB = TwosComplement(DB) + TMP</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
</tr>
<tr class="odd">
<td>NEG</td>
<td>2</td>
<td>create <strong>NEG</strong>ative number: DB = TwosComplement(DB)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>NOT</td>
<td>3</td>
<td>bitwise <strong>NOT</strong> bits: DB = ~DB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>AND</td>
<td>4</td>
<td>bitwise <strong>AND</strong> bits: DB = DB &amp;&amp; TMP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>ORR</td>
<td>5</td>
<td>bitwise <strong>OR</strong> bits: DB = DB || TMP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>XOR</td>
<td>6</td>
<td>bitwise <strong>XOR</strong> bits: DB = DB ^ TMP</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>SHR</td>
<td>7</td>
<td><strong>SH</strong>ift <strong>R</strong>ight DB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>SHL</td>
<td>8</td>
<td><strong>SH</strong>ift <strong>L</strong>eft</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>ROR</td>
<td>9</td>
<td><strong>RO</strong>tate <strong>R</strong>ight DB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>ROL</td>
<td>10</td>
<td><strong>RO</strong>tate <strong>L</strong>eft</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>RCR</td>
<td>11</td>
<td><strong>R</strong>otate <strong>R</strong>ight through <strong>C</strong>arry DB</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
</tr>
<tr class="odd">
<td>RCL</td>
<td>12</td>
<td><strong>R</strong>otate <strong>L</strong>eft through <strong>C</strong>arry</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>&#8597;</td>
</tr>
<tr class="even">
<td>ASR</td>
<td>13</td>
<td><strong>A</strong>rithmetic <strong>S</strong>hift <strong>R</strong>ight</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>ASL</td>
<td>14</td>
<td><strong>A</strong>rithmetic <strong>S</strong>hift <strong>L</strong>eft</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>BSR</td>
<td>15</td>
<td><strong>B</strong>CD <strong>S</strong>hift <strong>R</strong>ight</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>BSL</td>
<td>16</td>
<td><strong>B</strong>CD <strong>S</strong>hift <strong>L</strong>eft</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="even">
<td>EQU</td>
<td>17</td>
<td>compare if <strong>EQU</strong>al to zero: DB = DB == 0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
<tr class="odd">
<td>OOP</td>
<td>18</td>
<td>Do <strong>O</strong>peration defined by <strong>OP</strong> register.</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>&#8597;</td>
<td>-</td>
<td>&#8597;</td>
<td>&#8597;</td>
<td>-</td>
</tr>
</tbody>
</table>
<h2 id="memory-block">Memory block</h2>
<p>Memory block is graphical representation of 65kB memory. It has two view tabs. One tab for viewing memory and debugging written code and the second for editing source code.</p>
<h3 id="debug-tab">Debug tab</h3>
<figure>
<img src="./memoryListing.png" alt="debug tab" /><figcaption>debug tab</figcaption>
</figure>
<p>The editor is ineditable, and shows listing of source code. The memory view is ineditable too and shows 8bit blocks of memory.</p>
<h4 id="listing">Listing</h4>
<p>First collumn of listing output is address of first value of code. Second, third and fourth columns are values being stored in memory. Selected line represents actual program counter position.</p>
<h3 id="source-tab">Source tab</h3>
<figure>
<img src="./memoryEditor.png" alt="source tab" /><figcaption>source tab</figcaption>
</figure>
<p>Source tab allows editing source code, compiling it and writing it to memory, erasing memory, saving and loading source code.</p>
<p>Editor allows you to write source code, that can be compiled and written to memory. Syntax of source code is described in EDEMS assembly chapter.</p>
<p>Button operations from left to right: - compile code and write it to memory - erase memory - save source code - load source code</p>
<h4 id="edems-assembly-syntax">EDEMS assembly syntax</h4>
<p>EDEMS assembly is simpler version of assembly. It supports four types of code sections - instructions, pseudoinstructions, constants and comments. EDEMS assembly is case insensitive.</p>
<h5 id="instructions">Instructions</h5>
<p>Instructions are defined by microcode. Simulator comes with default instruction set:</p>
<table>
<colgroup>
<col style="width: 16%" />
<col style="width: 16%" />
<col style="width: 9%" />
<col style="width: 58%" />
</colgroup>
<thead>
<tr class="header">
<th>mnemonic</th>
<th>argument</th>
<th>cycles</th>
<th>operation description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>LD{reg}</td>
<td>address</td>
<td>14</td>
<td><strong>l</strong>oa<strong>d</strong> from address to register.</td>
</tr>
<tr class="even">
<td>ST{reg}</td>
<td>address</td>
<td>14</td>
<td><strong>st</strong>ore from register to address.</td>
</tr>
<tr class="odd">
<td>ADD{reg}</td>
<td>address</td>
<td>17</td>
<td><strong>add</strong> value from address to register. (result saved in the register)</td>
</tr>
<tr class="even">
<td>INC{reg}</td>
<td>none</td>
<td>4</td>
<td><strong>inc</strong>rement register.</td>
</tr>
<tr class="odd">
<td>INC{reg*}</td>
<td>none</td>
<td>4</td>
<td><strong>inc</strong>rement register pair.</td>
</tr>
<tr class="even">
<td>DEC{reg}</td>
<td>none</td>
<td>4</td>
<td><strong>dec</strong>rement register.</td>
</tr>
<tr class="odd">
<td>DEC{reg*}</td>
<td>none</td>
<td>4</td>
<td><strong>dec</strong>rement register pair.</td>
</tr>
<tr class="even">
<td>JP</td>
<td>address</td>
<td>12</td>
<td><strong>j</strong>u<strong>mp</strong> to address.</td>
</tr>
<tr class="odd">
<td>JPF{flag}</td>
<td>address</td>
<td>6-15</td>
<td><strong>j</strong>um<strong>p</strong> to address <strong>i</strong>f flag is zero.</td>
</tr>
<tr class="even">
<td>JP{reg}</td>
<td>address</td>
<td>6-15</td>
<td><strong>j</strong>um<strong>p</strong> to address <strong>i</strong>f register is zero.</td>
</tr>
<tr class="odd">
<td>SUB{reg}</td>
<td>address</td>
<td>17</td>
<td><strong>sub</strong>tract value from address to register. (result saved in the register)</td>
</tr>
<tr class="even">
<td>AND{reg}</td>
<td>address</td>
<td>17</td>
<td>logical <strong>and</strong> operation of value from address and register. (result saved in the register)</td>
</tr>
<tr class="odd">
<td>OR{reg}</td>
<td>address</td>
<td>17</td>
<td>logical <strong>or</strong> operation of value from address and register. (result saved in the register)</td>
</tr>
<tr class="even">
<td>XOR{reg}</td>
<td>address</td>
<td>17</td>
<td>logical <strong>xor</strong> operation of value from address and register. (result saved in the register)</td>
</tr>
</tbody>
</table>
<p>{reg} stands for register name, {reg *} stands for register pair name and {flag} stands for flag name letter.</p>
<p>statements must be written in following format:</p>
<pre><code>mnemonic   [operands]   [;comment]</code></pre>
<h5 id="pseudoinstructions">Pseudoinstructions</h5>
<p>Pseudoinstructions are instructions for compiler. There are two pseudoinstructions supported by EDEMS assembly: - <code>.ORG [16b constant]</code> set offset of code from zero. - <code>.CONST [8b constant]</code> store constant to memory.</p>
<h5 id="constants">Constants</h5>
<p>Constants can be in three formats: - Binary format <code>0b10010</code> - Hexadecimal format <code>0x12</code> - Decimal format <code>18</code></p>
<h5 id="comments">Comments</h5>
<p>Comment is considered everything afer sign <code>;</code> until end of line.</p>
<h1 id="edems-advanced">EDEMS advanced</h1>
<figure>
<img src="./advancedGUI.png" alt="advanced GUI" /><figcaption>advanced GUI</figcaption>
</figure>
<p>Advanced view of simulation of EDEM processor. This view allows to inspect function of microprocessor on microarchitecture level. Since this is just expanded basic mod, most of the informations about basic mod applies to advanced too.</p>
<h2 id="registers">Registers</h2>
<p>There are 6 more registers visible in advanced view.</p>
<figure>
<img src="advancedRegister.png" alt="advanced registers bank" /><figcaption>advanced registers bank</figcaption>
</figure>
<h3 id="tmp0-tmp1-tmp2">TMP0, TMP1, TMP2</h3>
<p>General purpose registers for microcode.</p>
<h3 id="tmp1tmp2">TMP1TMP2</h3>
<p>register pair can be used as general purpose 16b register for microcode.</p>
<h3 id="op">OP</h3>
<p>Register for addressing of other registers. Most of the microinstruction use this register as pointer to another one.</p>
<h3 id="pch-pcl-1">PCH, PCL</h3>
<p>Program counter of microprocessor is now accesible.</p>
<h3 id="upcl-upch">UPCL, UPCH</h3>
<p>High and low bits of microprogram counter. Since microprogram addresses are only 11b, 5MSB of uPCH is not used.</p>
<p>Rewriting only one of the registers is not recomanded, since you would jump to another part of microprogram. For jump you should use JMP instruction.</p>
<h2 id="control-unit">Control unit</h2>
<p>In advanced mod, there is a visible advanced unit block. This block represents microprogram memory, decoder and instruction register.</p>
<p>Instruction register holds opcode of instruction being executed. All source and debug tab informations are same with memory source and debug informations, except microcode must be written in EDEMS micro assembly language.</p>
<h3 id="edems-micro-assembly-syntax">EDEMS micro assembly syntax</h3>
<p>EDEMS micro assembly is simpler version of assembly. It supports five types of code sections - instructions, pseudoinstructions, constants, registers and comments. EDEMS assembly is case insensitive.</p>
<h4 id="microinstructions">Microinstructions</h4>
<p>This table explains whole microinstruction set. Microinstruction is an 12bit long number. This number is result of adding opcode base (for DB&lt;R it is 0x7C0) with “Operand”. This operand is usually 4 bits long number describing target of instruction (regiter or flag).</p>
<table>
<colgroup>
<col style="width: 10%" />
<col style="width: 8%" />
<col style="width: 5%" />
<col style="width: 76%" />
</colgroup>
<thead>
<tr class="header">
<th>Mnemonic</th>
<th>Opcode</th>
<th>Operand</th>
<th>Function description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>DB&lt;C</td>
<td>0x500</td>
<td>8b</td>
<td>move operand as <strong>C</strong>onstant to <strong>DB</strong></td>
</tr>
<tr class="even">
<td>DB&lt;R</td>
<td>0x7C0</td>
<td>4b</td>
<td>move value from <strong>R</strong>egister defined by operand to <strong>D</strong>ata <strong>B</strong>uss.</td>
</tr>
<tr class="odd">
<td>AB&lt;R</td>
<td>0x7B0</td>
<td>4b</td>
<td>move value from <strong>R</strong>egister defined by operand to 8 least significant bits of <strong>A</strong>ddress <strong>B</strong>uss, nulling 8MSB.</td>
</tr>
<tr class="even">
<td>AB&lt;W</td>
<td>0x7A0</td>
<td>4b</td>
<td>move <strong>W</strong>ord value (16b) from register pair defined by address of high register of pair defined by operand to <strong>A</strong>ddress <strong>B</strong>uss.</td>
</tr>
<tr class="odd">
<td>DB&gt;R</td>
<td>0x790</td>
<td>4b</td>
<td>move value from <strong>D</strong>ata <strong>B</strong>us to <strong>R</strong>egister.</td>
</tr>
<tr class="even">
<td>AB&gt;W</td>
<td>0x780</td>
<td>4b</td>
<td>move value from <strong>A</strong>ddress <strong>B</strong>us to <strong>W</strong>ord pair of register defined by operand. (address of high register of pair)</td>
</tr>
<tr class="odd">
<td>DB&lt;O</td>
<td>0x7F0</td>
<td></td>
<td>move value from <strong>O</strong>P to <strong>DB</strong>.</td>
</tr>
<tr class="even">
<td>DB&gt;O</td>
<td>0x7F1</td>
<td></td>
<td>move value from <strong>DB</strong> to <strong>O</strong>P.</td>
</tr>
<tr class="odd">
<td>SVR</td>
<td>0x100</td>
<td>4b, 4b</td>
<td><strong>S</strong>witch <strong>V</strong>alues in <strong>R</strong>egisters defined by first and second operands.</td>
</tr>
<tr class="even">
<td>SVW</td>
<td>0x200</td>
<td>4b, 4b</td>
<td><strong>S</strong>witch <strong>V</strong>alues in <strong>W</strong>ord register pair defined by first and second operands. (address of high register of pair)</td>
</tr>
<tr class="odd">
<td>ALU</td>
<td>0x000</td>
<td>5b</td>
<td><strong>ALU</strong> does operation defined by operand. For example 0x02 is SUB, because 2 is index of sub operation</td>
</tr>
<tr class="even">
<td>SETB</td>
<td>0x300</td>
<td>4b, 4b</td>
<td><strong>SET</strong> <strong>B</strong>yte defined by first operand in register defined by second operand.</td>
</tr>
<tr class="odd">
<td>RETB</td>
<td>0x400</td>
<td>4b, 4b</td>
<td><strong>R</strong>es<strong>ET</strong> <strong>B</strong>yte defined by first operand in register defined by second operand.</td>
</tr>
<tr class="even">
<td>INCB</td>
<td>0x770</td>
<td>4b</td>
<td><strong>INC</strong>rement <strong>B</strong>yte value in register defined by operand.</td>
</tr>
<tr class="odd">
<td>DECB</td>
<td>0x760</td>
<td>4b</td>
<td><strong>DEC</strong>rement <strong>B</strong>yte value in register defined by operand.</td>
</tr>
<tr class="even">
<td>INCW</td>
<td>0x750</td>
<td>4b</td>
<td><strong>INC</strong>rement <strong>W</strong>ord value in register defined by operand. (address of high register of pair)</td>
</tr>
<tr class="odd">
<td>DECW</td>
<td>0x740</td>
<td>4b</td>
<td><strong>DEC</strong>rement <strong>W</strong>ord value in register defined by operand. (address of high register of pair)</td>
</tr>
<tr class="even">
<td>READ</td>
<td>0x7F4</td>
<td></td>
<td><strong>READ</strong> from memory.</td>
</tr>
<tr class="odd">
<td>WRT</td>
<td>0x7F5</td>
<td></td>
<td><strong>WR</strong>i<strong>T</strong>e to memory.</td>
</tr>
<tr class="even">
<td>JOI</td>
<td>0x730</td>
<td>4b</td>
<td><strong>J</strong>ump <strong>O</strong>ver next microinstruction if value in register defined by operand <strong>I</strong>s 0x00.</td>
</tr>
<tr class="odd">
<td>JON</td>
<td>0x720</td>
<td>4b</td>
<td><strong>J</strong>ump <strong>O</strong>ver next microinstruction if value in register defined by operand is <strong>N</strong>ot 0x00.</td>
</tr>
<tr class="even">
<td>JOFI</td>
<td>0x710</td>
<td>4b</td>
<td><strong>J</strong>ump <strong>O</strong>ver next microinstruction if value in F[operand] <strong>I</strong>s 0b. uO acts as normal register for this microinstruction.</td>
</tr>
<tr class="odd">
<td>JOFN</td>
<td>0x700</td>
<td>4b</td>
<td><strong>J</strong>ump <strong>O</strong>ver next microinstruction if value in F[operand] is <strong>N</strong>ot 0b. uO acts as normal register for this microinstruction.</td>
</tr>
<tr class="even">
<td>JMP</td>
<td>0x800</td>
<td>11b</td>
<td>write operand to uPC, effectively <strong>J</strong>u<strong>MP</strong>ing in microcode. opcode is 0x800 + address</td>
</tr>
<tr class="odd">
<td>COOP</td>
<td>0x600</td>
<td>8b</td>
<td><strong>CO</strong>unt <strong>OP</strong> register value. OP=IR-o1.</td>
</tr>
<tr class="even">
<td>END</td>
<td>0x7F2</td>
<td></td>
<td><strong>End</strong> of instruction. Signal for control unit to load another instruction. This is done by incrementing PC, and loading value from memory addressed by PC to IR and UPC.</td>
</tr>
</tbody>
</table>
<p>statements must be written in following format:</p>
<pre><code>mnemonic   [operands]   [;comment]</code></pre>
<h4 id="pseudoinstructions-1">Pseudoinstructions</h4>
<p>Pseudoinstructions are instructions for compiler. There are two pseudoinstructions supported by EDEMS micro assembly:</p>
<h5 id="def"><code>.DEF</code></h5>
<p>This pseudo-microinstruction is used to define instructions. It has up to three arguments. First argument is address of first microinstruction of instruction, second argument is name of instruction and third is optional, defining how many bytes of argument the instruction takes. It is translated as jump to address of first microinstruction.</p>
<h4 id="constants-1">Constants</h4>
<p>Constants can be in three formats: - Binary format <code>0b10010</code> - Hexadecimal format <code>0x12</code> - Decimal format <code>18</code></p>
<h4 id="comments-1">Comments</h4>
<p>Comment is considered everything afer sign <code>;</code> until end of line.</p>
<h4 id="registers-1">Registers</h4>
<p>Most of operands are registers. To make code more readable, you use its names instead of index. When pointing to simple register, you can use its name. When pointing to register pair, you have some options.</p>
<ul>
<li>FA - <code>FA</code>, <code>F</code></li>
<li>BC - <code>BC</code>, <code>B</code></li>
<li>DE - <code>DE</code>, <code>D</code></li>
<li>SP - <code>SP</code>, <code>S</code></li>
<li>PCHPCL - <code>PCHPCL</code>, <code>PCH</code>, <code>PC</code></li>
<li>TMP0OP - <code>TMP0OP</code>, <code>TMP0</code>, <code>TMPOP</code></li>
<li>TMP1TMP2 - <code>TMP1TMP2</code>, <code>TMP1</code>, <code>TMP</code></li>
<li>UPCHUPCL - <code>UPCHUPCL</code>, <code>UPCH</code>, <code>UPC</code></li>
</ul>
<h2 id="microinstruction-buttons">Microinstruction buttons</h2>
<p>Most of microintructions has its buttons in advanced GUI. Registers and register pairs can be selected by clicking on them. To activate instructions <code>DB&gt;O</code> and <code>DB&lt;O</code>, double click register OP.</p>
<figure>
<img src="./uinstructionGUI.png" alt="microinstructions GUI" /><figcaption>microinstructions GUI</figcaption>
</figure>
<p>Colorful blocks are microinstruction blocks.</p>
</body>
