# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do cpu2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/Bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/Bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 14:28:20 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/DataPath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 14:28:20 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 14:28:20 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/mdrReg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:20 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/mdrReg.v 
# -- Compiling module mdrReg
# 
# Top level modules:
# 	mdrReg
# End time: 14:28:20 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/ADD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/ADD.v 
# -- Compiling module ADD
# 
# Top level modules:
# 	ADD
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/NEG.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/NEG.v 
# -- Compiling module NEG
# 
# Top level modules:
# 	NEG
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/SHL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/SHL.v 
# -- Compiling module SHL
# 
# Top level modules:
# 	SHL
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/SHR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/SHR.v 
# -- Compiling module SHR
# 
# Top level modules:
# 	SHR
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/SHRA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/SHRA.v 
# -- Compiling module SHRA
# 
# Top level modules:
# 	SHRA
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/AND_mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/AND_mod.v 
# -- Compiling module AND_mod
# 
# Top level modules:
# 	AND_mod
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/OR_mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/OR_mod.v 
# -- Compiling module OR_mod
# 
# Top level modules:
# 	OR_mod
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/ROL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/ROL.v 
# -- Compiling module ROL
# 
# Top level modules:
# 	ROL
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/ROR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/ROR.v 
# -- Compiling module ROR
# 
# Top level modules:
# 	ROR
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/MUL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/MUL.v 
# -- Compiling module MUL
# 
# Top level modules:
# 	MUL
# End time: 14:28:21 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/NOT_mod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:21 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/NOT_mod.v 
# -- Compiling module NOT_mod
# 
# Top level modules:
# 	NOT_mod
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/SUB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/SUB.v 
# -- Compiling module SUB
# 
# Top level modules:
# 	SUB
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/DIV.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/DIV.v 
# -- Compiling module DIV
# 
# Top level modules:
# 	DIV
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/MDMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/MDMux.v 
# -- Compiling module MDMux
# 
# Top level modules:
# 	MDMux
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/MAR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/MAR.v 
# -- Compiling module MAR
# 
# Top level modules:
# 	MAR
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/sel_enc_log.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/sel_enc_log.v 
# -- Compiling module sel_enc_log
# 
# Top level modules:
# 	sel_enc_log
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/chloe/374project/newproject/newproject {C:/Users/chloe/374project/newproject/newproject/tbld.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:22 on Mar 25,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/chloe/374project/newproject/newproject" C:/Users/chloe/374project/newproject/newproject/tbld.v 
# -- Compiling module tbld
# ** Warning: C:/Users/chloe/374project/newproject/newproject/tbld.v(52): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/chloe/374project/newproject/newproject/tbld.v(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/chloe/374project/newproject/newproject/tbld.v(72): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/chloe/374project/newproject/newproject/tbld.v(73): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	tbld
# End time: 14:28:22 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tbld
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tbld 
# Start time: 14:28:23 on Mar 25,2024
# Loading work.tbld
# Loading work.DataPath
# Loading work.register
# Loading work.MDMux
# Loading work.mdrReg
# Loading work.MAR
# Loading work.RAM
# Loading work.alu
# Loading work.ADD
# Loading work.AND_mod
# Loading work.OR_mod
# Loading work.NOT_mod
# Loading work.NEG
# Loading work.MUL
# Loading work.ROR
# Loading work.ROL
# Loading work.SHL
# Loading work.SHR
# Loading work.SHRA
# Loading work.SUB
# Loading work.DIV
# Loading work.sel_enc_log
# Loading work.Bus
# ** Warning: (vsim-3017) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Too few port connections. Expected 64, found 56.
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP File: C:/Users/chloe/374project/newproject/newproject/DataPath.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [PCDPC] - Port size (1) does not match connection size (5) for port 'RAout'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/DataPath.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP File: C:/Users/chloe/374project/newproject/newproject/DataPath.v
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'gra'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'grb'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'grc'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'rin'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'rout'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'BAout'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'rins'.
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/tbld.v(18): [TFMPC] - Missing connection for port 'routs'.
# ** Warning: (vsim-3017) C:/Users/chloe/374project/newproject/newproject/DataPath.v(51): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/MDMUX File: C:/Users/chloe/374project/newproject/newproject/MDMux.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(51): [PCDPC] - Port size (32) does not match connection size (1) for port 'input1'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/MDMux.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/MDMUX File: C:/Users/chloe/374project/newproject/newproject/MDMux.v
# ** Warning: (vsim-3722) C:/Users/chloe/374project/newproject/newproject/DataPath.v(51): [TFMPC] - Missing connection for port 'MDMuxOut'.
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(52): [PCDPC] - Port size (32) does not match connection size (1) for port 'MDMuxOut'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/mdrReg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/MDR File: C:/Users/chloe/374project/newproject/newproject/mdrReg.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(53): [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/MAR.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/MAR File: C:/Users/chloe/374project/newproject/newproject/MAR.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(53): [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/MAR.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/MAR File: C:/Users/chloe/374project/newproject/newproject/MAR.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(54): [PCDPC] - Port size (33) does not match connection size (64) for port 'address'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/RAM.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/RAM File: C:/Users/chloe/374project/newproject/newproject/RAM.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(54): [PCDPC] - Port size (33) does not match connection size (32) for port 'Mdatain'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/RAM.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/RAM File: C:/Users/chloe/374project/newproject/newproject/RAM.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(54): [PCDPC] - Port size (33) does not match connection size (32) for port 'BusMuxOut'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/RAM.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/RAM File: C:/Users/chloe/374project/newproject/newproject/RAM.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(65): [PCDPC] - Port size (32) does not match connection size (1) for port 'ir'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/sel_enc_log.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/sel_enc_log File: C:/Users/chloe/374project/newproject/newproject/sel_enc_log.v
# ** Warning: (vsim-3015) C:/Users/chloe/374project/newproject/newproject/DataPath.v(65): [PCDPC] - Port size (32) does not match connection size (1) for port 'cSignExtended'. The port definition is at: C:/Users/chloe/374project/newproject/newproject/sel_enc_log.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tbld/DP/sel_enc_log File: C:/Users/chloe/374project/newproject/newproject/sel_enc_log.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 sec
# Break key hit
# Break in Module register at C:/Users/chloe/374project/newproject/newproject/register.v line 8
# End time: 15:22:28 on Mar 25,2024, Elapsed time: 0:54:05
# Errors: 0, Warnings: 21
