
145654.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007200  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08007310  08007310  00008310  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007724  08007724  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007724  08007724  00008724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800772c  0800772c  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800772c  0800772c  0000872c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007730  08007730  00008730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007734  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000240  200001d4  08007908  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000414  08007908  00009414  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a24d  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ed0  00000000  00000000  0001344a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  00015320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000725  00000000  00000000  00015c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001921a  00000000  00000000  000163a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba39  00000000  00000000  0002f5bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090c89  00000000  00000000  0003aff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbc81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003788  00000000  00000000  000cbcc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000cf44c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080072f8 	.word	0x080072f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080072f8 	.word	0x080072f8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <UART_Print>:
float Calculate_Depth(float pressure);
void Send_Data_To_UART(void);
void Auto_Calibrate_Surface_Pressure(void);

void UART_Print(const char* msg)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff f889 	bl	8000150 <strlen>
 800103e:	4603      	mov	r3, r0
 8001040:	b29a      	uxth	r2, r3
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	4803      	ldr	r0, [pc, #12]	@ (8001058 <UART_Print+0x28>)
 800104a:	f002 fd21 	bl	8003a90 <HAL_UART_Transmit>
}
 800104e:	bf00      	nop
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000250 	.word	0x20000250

0800105c <IIR_Filter>:

/* ---------------- MAIN ---------------- */
float IIR_Filter(float input, float prev, float k)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
    return prev + k * (input - prev);
 8001068:	68b9      	ldr	r1, [r7, #8]
 800106a:	68f8      	ldr	r0, [r7, #12]
 800106c:	f7ff fd10 	bl	8000a90 <__aeabi_fsub>
 8001070:	4603      	mov	r3, r0
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fe15 	bl	8000ca4 <__aeabi_fmul>
 800107a:	4603      	mov	r3, r0
 800107c:	68b9      	ldr	r1, [r7, #8]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fd08 	bl	8000a94 <__addsf3>
 8001084:	4603      	mov	r3, r0
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <main>:

int main(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
    HAL_Init();
 8001096:	f000 fd6b 	bl	8001b70 <HAL_Init>
    SystemClock_Config();
 800109a:	f000 fa35 	bl	8001508 <SystemClock_Config>

    MX_GPIO_Init();
 800109e:	f000 faff 	bl	80016a0 <MX_GPIO_Init>
    MX_ADC1_Init();
 80010a2:	f000 fa7b 	bl	800159c <MX_ADC1_Init>
    MX_ADC2_Init();
 80010a6:	f000 faab 	bl	8001600 <MX_ADC2_Init>
    MX_USART1_UART_Init();
 80010aa:	f000 fadb 	bl	8001664 <MX_USART1_UART_Init>

    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80010ae:	2201      	movs	r2, #1
 80010b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010b4:	4834      	ldr	r0, [pc, #208]	@ (8001188 <main+0xf8>)
 80010b6:	f001 ff07 	bl	8002ec8 <HAL_GPIO_WritePin>

    HAL_ADCEx_Calibration_Start(&hadc1);
 80010ba:	4834      	ldr	r0, [pc, #208]	@ (800118c <main+0xfc>)
 80010bc:	f001 fb08 	bl	80026d0 <HAL_ADCEx_Calibration_Start>
    HAL_ADCEx_Calibration_Start(&hadc2);
 80010c0:	4833      	ldr	r0, [pc, #204]	@ (8001190 <main+0x100>)
 80010c2:	f001 fb05 	bl	80026d0 <HAL_ADCEx_Calibration_Start>

    UART_Print("\r\n=== Depth + Temp Stable ===\r\n");
 80010c6:	4833      	ldr	r0, [pc, #204]	@ (8001194 <main+0x104>)
 80010c8:	f7ff ffb2 	bl	8001030 <UART_Print>
    UART_Print("Auto calibration...\r\n");
 80010cc:	4832      	ldr	r0, [pc, #200]	@ (8001198 <main+0x108>)
 80010ce:	f7ff ffaf 	bl	8001030 <UART_Print>

    Auto_Calibrate_Surface_Pressure();
 80010d2:	f000 f879 	bl	80011c8 <Auto_Calibrate_Surface_Pressure>

    UART_Print("Calibration OK\r\n");
 80010d6:	4831      	ldr	r0, [pc, #196]	@ (800119c <main+0x10c>)
 80010d8:	f7ff ffaa 	bl	8001030 <UART_Print>

    uint32_t last = HAL_GetTick();
 80010dc:	f000 fda0 	bl	8001c20 <HAL_GetTick>
 80010e0:	60f8      	str	r0, [r7, #12]

    while (1)
    {
        if (HAL_GetTick() - last >= MEASUREMENT_PERIOD_MS)
 80010e2:	f000 fd9d 	bl	8001c20 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	2b63      	cmp	r3, #99	@ 0x63
 80010ee:	d9f8      	bls.n	80010e2 <main+0x52>
        {
            last = HAL_GetTick();
 80010f0:	f000 fd96 	bl	8001c20 <HAL_GetTick>
 80010f4:	60f8      	str	r0, [r7, #12]

            /*   */
            Read_Pressure_Sensor();
 80010f6:	f000 f8b1 	bl	800125c <Read_Pressure_Sensor>

            /*   2      */
            Read_Temperature_Sensor();
 80010fa:	f000 f8c9 	bl	8001290 <Read_Temperature_Sensor>
            Read_Temperature_Sensor();
 80010fe:	f000 f8c7 	bl	8001290 <Read_Temperature_Sensor>

            float pressure_raw = Calculate_Pressure_Pa(pressure_adc_value);
 8001102:	4b27      	ldr	r3, [pc, #156]	@ (80011a0 <main+0x110>)
 8001104:	881b      	ldrh	r3, [r3, #0]
 8001106:	b29b      	uxth	r3, r3
 8001108:	4618      	mov	r0, r3
 800110a:	f000 f8db 	bl	80012c4 <Calculate_Pressure_Pa>
 800110e:	60b8      	str	r0, [r7, #8]
            float temp_raw = Calculate_Temperature(temp_adc_value);
 8001110:	4b24      	ldr	r3, [pc, #144]	@ (80011a4 <main+0x114>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	b29b      	uxth	r3, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f000 f924 	bl	8001364 <Calculate_Temperature>
 800111c:	6078      	str	r0, [r7, #4]

            /* ---   --- */
            if(!filter_initialized)
 800111e:	4b22      	ldr	r3, [pc, #136]	@ (80011a8 <main+0x118>)
 8001120:	781b      	ldrb	r3, [r3, #0]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	2b00      	cmp	r3, #0
 8001126:	d108      	bne.n	800113a <main+0xaa>
            {
                pressure_filtered = pressure_raw;
 8001128:	4a20      	ldr	r2, [pc, #128]	@ (80011ac <main+0x11c>)
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	6013      	str	r3, [r2, #0]
                temperature_filtered = temp_raw;
 800112e:	4a20      	ldr	r2, [pc, #128]	@ (80011b0 <main+0x120>)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6013      	str	r3, [r2, #0]
                filter_initialized = 1;
 8001134:	4b1c      	ldr	r3, [pc, #112]	@ (80011a8 <main+0x118>)
 8001136:	2201      	movs	r2, #1
 8001138:	701a      	strb	r2, [r3, #0]
            }

            /* ---  --- */
            pressure_filtered = IIR_Filter(pressure_raw, pressure_filtered, PRESS_FILTER_K);
 800113a:	4b1c      	ldr	r3, [pc, #112]	@ (80011ac <main+0x11c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a1d      	ldr	r2, [pc, #116]	@ (80011b4 <main+0x124>)
 8001140:	4619      	mov	r1, r3
 8001142:	68b8      	ldr	r0, [r7, #8]
 8001144:	f7ff ff8a 	bl	800105c <IIR_Filter>
 8001148:	4603      	mov	r3, r0
 800114a:	4a18      	ldr	r2, [pc, #96]	@ (80011ac <main+0x11c>)
 800114c:	6013      	str	r3, [r2, #0]
            temperature_filtered = IIR_Filter(temp_raw, temperature_filtered, TEMP_FILTER_K);
 800114e:	4b18      	ldr	r3, [pc, #96]	@ (80011b0 <main+0x120>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a19      	ldr	r2, [pc, #100]	@ (80011b8 <main+0x128>)
 8001154:	4619      	mov	r1, r3
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ff80 	bl	800105c <IIR_Filter>
 800115c:	4603      	mov	r3, r0
 800115e:	4a14      	ldr	r2, [pc, #80]	@ (80011b0 <main+0x120>)
 8001160:	6013      	str	r3, [r2, #0]

            /* ---    --- */
            pressure_pa = pressure_filtered;
 8001162:	4b12      	ldr	r3, [pc, #72]	@ (80011ac <main+0x11c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a15      	ldr	r2, [pc, #84]	@ (80011bc <main+0x12c>)
 8001168:	6013      	str	r3, [r2, #0]
            temperature_c = temperature_filtered;
 800116a:	4b11      	ldr	r3, [pc, #68]	@ (80011b0 <main+0x120>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a14      	ldr	r2, [pc, #80]	@ (80011c0 <main+0x130>)
 8001170:	6013      	str	r3, [r2, #0]

            depth_meters = Calculate_Depth(pressure_pa);
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <main+0x12c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f936 	bl	80013e8 <Calculate_Depth>
 800117c:	4603      	mov	r3, r0
 800117e:	4a11      	ldr	r2, [pc, #68]	@ (80011c4 <main+0x134>)
 8001180:	6013      	str	r3, [r2, #0]

            Send_Data_To_UART();
 8001182:	f000 f98b 	bl	800149c <Send_Data_To_UART>
        if (HAL_GetTick() - last >= MEASUREMENT_PERIOD_MS)
 8001186:	e7ac      	b.n	80010e2 <main+0x52>
 8001188:	40010800 	.word	0x40010800
 800118c:	200001f0 	.word	0x200001f0
 8001190:	20000220 	.word	0x20000220
 8001194:	08007310 	.word	0x08007310
 8001198:	08007330 	.word	0x08007330
 800119c:	08007348 	.word	0x08007348
 80011a0:	20000298 	.word	0x20000298
 80011a4:	2000029a 	.word	0x2000029a
 80011a8:	200002bc 	.word	0x200002bc
 80011ac:	200002b4 	.word	0x200002b4
 80011b0:	200002b8 	.word	0x200002b8
 80011b4:	3dcccccd 	.word	0x3dcccccd
 80011b8:	3d4ccccd 	.word	0x3d4ccccd
 80011bc:	200002a8 	.word	0x200002a8
 80011c0:	200002a0 	.word	0x200002a0
 80011c4:	2000029c 	.word	0x2000029c

080011c8 <Auto_Calibrate_Surface_Pressure>:
}

/* ----------------  ---------------- */

void Auto_Calibrate_Surface_Pressure(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
    float sum = 0;
 80011ce:	f04f 0300 	mov.w	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]

    for(int i=0;i<CALIBRATION_SAMPLES;i++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	603b      	str	r3, [r7, #0]
 80011d8:	e014      	b.n	8001204 <Auto_Calibrate_Surface_Pressure+0x3c>
    {
        Read_Pressure_Sensor();
 80011da:	f000 f83f 	bl	800125c <Read_Pressure_Sensor>
        sum += Calculate_Pressure_Pa(pressure_adc_value);
 80011de:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <Auto_Calibrate_Surface_Pressure+0x7c>)
 80011e0:	881b      	ldrh	r3, [r3, #0]
 80011e2:	b29b      	uxth	r3, r3
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f86d 	bl	80012c4 <Calculate_Pressure_Pa>
 80011ea:	4603      	mov	r3, r0
 80011ec:	4619      	mov	r1, r3
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff fc50 	bl	8000a94 <__addsf3>
 80011f4:	4603      	mov	r3, r0
 80011f6:	607b      	str	r3, [r7, #4]
        HAL_Delay(50);
 80011f8:	2032      	movs	r0, #50	@ 0x32
 80011fa:	f000 fd1b 	bl	8001c34 <HAL_Delay>
    for(int i=0;i<CALIBRATION_SAMPLES;i++)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	3301      	adds	r3, #1
 8001202:	603b      	str	r3, [r7, #0]
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800120a:	dbe6      	blt.n	80011da <Auto_Calibrate_Surface_Pressure+0x12>
    }

    surface_pressure_pa = sum / CALIBRATION_SAMPLES;
 800120c:	490e      	ldr	r1, [pc, #56]	@ (8001248 <Auto_Calibrate_Surface_Pressure+0x80>)
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff fdfc 	bl	8000e0c <__aeabi_fdiv>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	4b0c      	ldr	r3, [pc, #48]	@ (800124c <Auto_Calibrate_Surface_Pressure+0x84>)
 800121a:	601a      	str	r2, [r3, #0]

    /* ----    ---- */
    Read_Temperature_Sensor();
 800121c:	f000 f838 	bl	8001290 <Read_Temperature_Sensor>
    Read_Temperature_Sensor();
 8001220:	f000 f836 	bl	8001290 <Read_Temperature_Sensor>
    calibration_temperature = Calculate_Temperature(temp_adc_value);
 8001224:	4b0a      	ldr	r3, [pc, #40]	@ (8001250 <Auto_Calibrate_Surface_Pressure+0x88>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	b29b      	uxth	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f89a 	bl	8001364 <Calculate_Temperature>
 8001230:	4603      	mov	r3, r0
 8001232:	4a08      	ldr	r2, [pc, #32]	@ (8001254 <Auto_Calibrate_Surface_Pressure+0x8c>)
 8001234:	6013      	str	r3, [r2, #0]

    calibration_done = 1;
 8001236:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <Auto_Calibrate_Surface_Pressure+0x90>)
 8001238:	2201      	movs	r2, #1
 800123a:	701a      	strb	r2, [r3, #0]
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000298 	.word	0x20000298
 8001248:	447a0000 	.word	0x447a0000
 800124c:	200002a4 	.word	0x200002a4
 8001250:	2000029a 	.word	0x2000029a
 8001254:	200002ac 	.word	0x200002ac
 8001258:	200002b0 	.word	0x200002b0

0800125c <Read_Pressure_Sensor>:

/* ----------------   ---------------- */

void Read_Pressure_Sensor(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001260:	4809      	ldr	r0, [pc, #36]	@ (8001288 <Read_Pressure_Sensor+0x2c>)
 8001262:	f000 fde3 	bl	8001e2c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8001266:	210a      	movs	r1, #10
 8001268:	4807      	ldr	r0, [pc, #28]	@ (8001288 <Read_Pressure_Sensor+0x2c>)
 800126a:	f000 feb9 	bl	8001fe0 <HAL_ADC_PollForConversion>
    pressure_adc_value = HAL_ADC_GetValue(&hadc1);
 800126e:	4806      	ldr	r0, [pc, #24]	@ (8001288 <Read_Pressure_Sensor+0x2c>)
 8001270:	f000 ffbc 	bl	80021ec <HAL_ADC_GetValue>
 8001274:	4603      	mov	r3, r0
 8001276:	b29a      	uxth	r2, r3
 8001278:	4b04      	ldr	r3, [pc, #16]	@ (800128c <Read_Pressure_Sensor+0x30>)
 800127a:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <Read_Pressure_Sensor+0x2c>)
 800127e:	f000 fe83 	bl	8001f88 <HAL_ADC_Stop>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	200001f0 	.word	0x200001f0
 800128c:	20000298 	.word	0x20000298

08001290 <Read_Temperature_Sensor>:

void Read_Temperature_Sensor(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc2);
 8001294:	4809      	ldr	r0, [pc, #36]	@ (80012bc <Read_Temperature_Sensor+0x2c>)
 8001296:	f000 fdc9 	bl	8001e2c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc2, 10);
 800129a:	210a      	movs	r1, #10
 800129c:	4807      	ldr	r0, [pc, #28]	@ (80012bc <Read_Temperature_Sensor+0x2c>)
 800129e:	f000 fe9f 	bl	8001fe0 <HAL_ADC_PollForConversion>
    temp_adc_value = HAL_ADC_GetValue(&hadc2);
 80012a2:	4806      	ldr	r0, [pc, #24]	@ (80012bc <Read_Temperature_Sensor+0x2c>)
 80012a4:	f000 ffa2 	bl	80021ec <HAL_ADC_GetValue>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <Read_Temperature_Sensor+0x30>)
 80012ae:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc2);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <Read_Temperature_Sensor+0x2c>)
 80012b2:	f000 fe69 	bl	8001f88 <HAL_ADC_Stop>
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20000220 	.word	0x20000220
 80012c0:	2000029a 	.word	0x2000029a

080012c4 <Calculate_Pressure_Pa>:


/* ----------------  ---------------- */

float Calculate_Pressure_Pa(uint16_t adc)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	80fb      	strh	r3, [r7, #6]
    float v = (adc / ADC_RESOLUTION) * VREF_VOLTAGE;
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fc93 	bl	8000bfc <__aeabi_i2f>
 80012d6:	4603      	mov	r3, r0
 80012d8:	491c      	ldr	r1, [pc, #112]	@ (800134c <Calculate_Pressure_Pa+0x88>)
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fd96 	bl	8000e0c <__aeabi_fdiv>
 80012e0:	4603      	mov	r3, r0
 80012e2:	491b      	ldr	r1, [pc, #108]	@ (8001350 <Calculate_Pressure_Pa+0x8c>)
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fcdd 	bl	8000ca4 <__aeabi_fmul>
 80012ea:	4603      	mov	r3, r0
 80012ec:	613b      	str	r3, [r7, #16]
    float sensor_v = v * VOLTAGE_DIVIDER_RATIO;
 80012ee:	4919      	ldr	r1, [pc, #100]	@ (8001354 <Calculate_Pressure_Pa+0x90>)
 80012f0:	6938      	ldr	r0, [r7, #16]
 80012f2:	f7ff fcd7 	bl	8000ca4 <__aeabi_fmul>
 80012f6:	4603      	mov	r3, r0
 80012f8:	617b      	str	r3, [r7, #20]

    if(sensor_v < PRESSURE_MIN_VOLTAGE) sensor_v = PRESSURE_MIN_VOLTAGE;
 80012fa:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80012fe:	6978      	ldr	r0, [r7, #20]
 8001300:	f7ff fe6e 	bl	8000fe0 <__aeabi_fcmplt>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d002      	beq.n	8001310 <Calculate_Pressure_Pa+0x4c>
 800130a:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800130e:	617b      	str	r3, [r7, #20]
    if(sensor_v > PRESSURE_MAX_VOLTAGE) sensor_v = PRESSURE_MAX_VOLTAGE;
 8001310:	4911      	ldr	r1, [pc, #68]	@ (8001358 <Calculate_Pressure_Pa+0x94>)
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f7ff fe82 	bl	800101c <__aeabi_fcmpgt>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <Calculate_Pressure_Pa+0x5e>
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <Calculate_Pressure_Pa+0x94>)
 8001320:	617b      	str	r3, [r7, #20]

    float bar = (sensor_v - PRESSURE_MIN_VOLTAGE) *
 8001322:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001326:	6978      	ldr	r0, [r7, #20]
 8001328:	f7ff fbb2 	bl	8000a90 <__aeabi_fsub>
 800132c:	4603      	mov	r3, r0
 800132e:	490b      	ldr	r1, [pc, #44]	@ (800135c <Calculate_Pressure_Pa+0x98>)
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fcb7 	bl	8000ca4 <__aeabi_fmul>
 8001336:	4603      	mov	r3, r0
 8001338:	60fb      	str	r3, [r7, #12]
                (PRESSURE_MAX_VALUE / (PRESSURE_MAX_VOLTAGE - PRESSURE_MIN_VOLTAGE));

    return bar * 100000.0f;
 800133a:	4909      	ldr	r1, [pc, #36]	@ (8001360 <Calculate_Pressure_Pa+0x9c>)
 800133c:	68f8      	ldr	r0, [r7, #12]
 800133e:	f7ff fcb1 	bl	8000ca4 <__aeabi_fmul>
 8001342:	4603      	mov	r3, r0
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	457ff000 	.word	0x457ff000
 8001350:	40533333 	.word	0x40533333
 8001354:	3faf5c29 	.word	0x3faf5c29
 8001358:	40900000 	.word	0x40900000
 800135c:	3f046128 	.word	0x3f046128
 8001360:	47c35000 	.word	0x47c35000

08001364 <Calculate_Temperature>:

float Calculate_Temperature(uint16_t adc)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	80fb      	strh	r3, [r7, #6]
    float v = (adc / ADC_RESOLUTION) * TEMP_SENSOR_VREF;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fc43 	bl	8000bfc <__aeabi_i2f>
 8001376:	4603      	mov	r3, r0
 8001378:	4916      	ldr	r1, [pc, #88]	@ (80013d4 <Calculate_Temperature+0x70>)
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff fd46 	bl	8000e0c <__aeabi_fdiv>
 8001380:	4603      	mov	r3, r0
 8001382:	4915      	ldr	r1, [pc, #84]	@ (80013d8 <Calculate_Temperature+0x74>)
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fc8d 	bl	8000ca4 <__aeabi_fmul>
 800138a:	4603      	mov	r3, r0
 800138c:	60bb      	str	r3, [r7, #8]
    float t = (v - TEMP_VOLTAGE_AT_0C) * 100.0f;
 800138e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001392:	68b8      	ldr	r0, [r7, #8]
 8001394:	f7ff fb7c 	bl	8000a90 <__aeabi_fsub>
 8001398:	4603      	mov	r3, r0
 800139a:	4910      	ldr	r1, [pc, #64]	@ (80013dc <Calculate_Temperature+0x78>)
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff fc81 	bl	8000ca4 <__aeabi_fmul>
 80013a2:	4603      	mov	r3, r0
 80013a4:	60fb      	str	r3, [r7, #12]

    if(t < -40) t = -40;
 80013a6:	490e      	ldr	r1, [pc, #56]	@ (80013e0 <Calculate_Temperature+0x7c>)
 80013a8:	68f8      	ldr	r0, [r7, #12]
 80013aa:	f7ff fe19 	bl	8000fe0 <__aeabi_fcmplt>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <Calculate_Temperature+0x54>
 80013b4:	4b0a      	ldr	r3, [pc, #40]	@ (80013e0 <Calculate_Temperature+0x7c>)
 80013b6:	60fb      	str	r3, [r7, #12]
    if(t > 125) t = 125;
 80013b8:	490a      	ldr	r1, [pc, #40]	@ (80013e4 <Calculate_Temperature+0x80>)
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f7ff fe2e 	bl	800101c <__aeabi_fcmpgt>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <Calculate_Temperature+0x66>
 80013c6:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <Calculate_Temperature+0x80>)
 80013c8:	60fb      	str	r3, [r7, #12]

    return t;
 80013ca:	68fb      	ldr	r3, [r7, #12]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3710      	adds	r7, #16
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	457ff000 	.word	0x457ff000
 80013d8:	40533333 	.word	0x40533333
 80013dc:	42c80000 	.word	0x42c80000
 80013e0:	c2200000 	.word	0xc2200000
 80013e4:	42fa0000 	.word	0x42fa0000

080013e8 <Calculate_Depth>:

float Calculate_Depth(float pressure)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
    if(!calibration_done) return 0;
 80013f0:	4b23      	ldr	r3, [pc, #140]	@ (8001480 <Calculate_Depth+0x98>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d102      	bne.n	8001400 <Calculate_Depth+0x18>
 80013fa:	f04f 0300 	mov.w	r3, #0
 80013fe:	e03b      	b.n	8001478 <Calculate_Depth+0x90>

    float dp = pressure - surface_pressure_pa;
 8001400:	4b20      	ldr	r3, [pc, #128]	@ (8001484 <Calculate_Depth+0x9c>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff fb42 	bl	8000a90 <__aeabi_fsub>
 800140c:	4603      	mov	r3, r0
 800140e:	613b      	str	r3, [r7, #16]

    if(fabsf(dp) < 100) return 0;
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001416:	491c      	ldr	r1, [pc, #112]	@ (8001488 <Calculate_Depth+0xa0>)
 8001418:	4618      	mov	r0, r3
 800141a:	f7ff fde1 	bl	8000fe0 <__aeabi_fcmplt>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d002      	beq.n	800142a <Calculate_Depth+0x42>
 8001424:	f04f 0300 	mov.w	r3, #0
 8001428:	e026      	b.n	8001478 <Calculate_Depth+0x90>

    float depth = dp / (WATER_DENSITY * GRAVITY);
 800142a:	4918      	ldr	r1, [pc, #96]	@ (800148c <Calculate_Depth+0xa4>)
 800142c:	6938      	ldr	r0, [r7, #16]
 800142e:	f7ff fced 	bl	8000e0c <__aeabi_fdiv>
 8001432:	4603      	mov	r3, r0
 8001434:	617b      	str	r3, [r7, #20]

    /* ----  ---- */
    float temp_delta = temperature_c - calibration_temperature;
 8001436:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <Calculate_Depth+0xa8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a16      	ldr	r2, [pc, #88]	@ (8001494 <Calculate_Depth+0xac>)
 800143c:	6812      	ldr	r2, [r2, #0]
 800143e:	4611      	mov	r1, r2
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fb25 	bl	8000a90 <__aeabi_fsub>
 8001446:	4603      	mov	r3, r0
 8001448:	60fb      	str	r3, [r7, #12]
    depth -= TEMP_DEPTH_COEFF * temp_delta;
 800144a:	4913      	ldr	r1, [pc, #76]	@ (8001498 <Calculate_Depth+0xb0>)
 800144c:	68f8      	ldr	r0, [r7, #12]
 800144e:	f7ff fc29 	bl	8000ca4 <__aeabi_fmul>
 8001452:	4603      	mov	r3, r0
 8001454:	4619      	mov	r1, r3
 8001456:	6978      	ldr	r0, [r7, #20]
 8001458:	f7ff fb1a 	bl	8000a90 <__aeabi_fsub>
 800145c:	4603      	mov	r3, r0
 800145e:	617b      	str	r3, [r7, #20]

    if(depth < 0) depth = 0;
 8001460:	f04f 0100 	mov.w	r1, #0
 8001464:	6978      	ldr	r0, [r7, #20]
 8001466:	f7ff fdbb 	bl	8000fe0 <__aeabi_fcmplt>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d002      	beq.n	8001476 <Calculate_Depth+0x8e>
 8001470:	f04f 0300 	mov.w	r3, #0
 8001474:	617b      	str	r3, [r7, #20]

    return depth;
 8001476:	697b      	ldr	r3, [r7, #20]
}
 8001478:	4618      	mov	r0, r3
 800147a:	3718      	adds	r7, #24
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	200002b0 	.word	0x200002b0
 8001484:	200002a4 	.word	0x200002a4
 8001488:	42c80000 	.word	0x42c80000
 800148c:	4618f445 	.word	0x4618f445
 8001490:	200002a0 	.word	0x200002a0
 8001494:	200002ac 	.word	0x200002ac
 8001498:	3d072b02 	.word	0x3d072b02

0800149c <Send_Data_To_UART>:
/* ---------------- UART ---------------- */

void Send_Data_To_UART(void)
{
 800149c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014a0:	b0a6      	sub	sp, #152	@ 0x98
 80014a2:	af06      	add	r7, sp, #24
    char buf[128];
    snprintf(buf,sizeof(buf),
 80014a4:	4b14      	ldr	r3, [pc, #80]	@ (80014f8 <Send_Data_To_UART+0x5c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7fe ffbd 	bl	8000428 <__aeabi_f2d>
 80014ae:	4604      	mov	r4, r0
 80014b0:	460d      	mov	r5, r1
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <Send_Data_To_UART+0x60>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7fe ffb6 	bl	8000428 <__aeabi_f2d>
 80014bc:	4680      	mov	r8, r0
 80014be:	4689      	mov	r9, r1
 80014c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <Send_Data_To_UART+0x64>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7fe ffaf 	bl	8000428 <__aeabi_f2d>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4638      	mov	r0, r7
 80014d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014d4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80014d8:	e9cd 4500 	strd	r4, r5, [sp]
 80014dc:	4a09      	ldr	r2, [pc, #36]	@ (8001504 <Send_Data_To_UART+0x68>)
 80014de:	2180      	movs	r1, #128	@ 0x80
 80014e0:	f003 fdb8 	bl	8005054 <sniprintf>
            "D=%.3f Pa=%.3f T=%.1f\r\n",
            depth_meters,
			pressure_pa,
            temperature_c);
    UART_Print(buf);
 80014e4:	463b      	mov	r3, r7
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fda2 	bl	8001030 <UART_Print>
}
 80014ec:	bf00      	nop
 80014ee:	3780      	adds	r7, #128	@ 0x80
 80014f0:	46bd      	mov	sp, r7
 80014f2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80014f6:	bf00      	nop
 80014f8:	2000029c 	.word	0x2000029c
 80014fc:	200002a8 	.word	0x200002a8
 8001500:	200002a0 	.word	0x200002a0
 8001504:	0800735c 	.word	0x0800735c

08001508 <SystemClock_Config>:

/* ---------------- CLOCK ---------------- */

void SystemClock_Config(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b094      	sub	sp, #80	@ 0x50
 800150c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct={0};
 800150e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001512:	2228      	movs	r2, #40	@ 0x28
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f003 fe15 	bl	8005146 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct={0};
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	609a      	str	r2, [r3, #8]
 8001528:	60da      	str	r2, [r3, #12]
 800152a:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit={0};
 800152c:	1d3b      	adds	r3, r7, #4
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]

    RCC_OscInitStruct.OscillatorType=RCC_OSCILLATORTYPE_HSE;
 8001538:	2301      	movs	r3, #1
 800153a:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSEState=RCC_HSE_ON;
 800153c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001540:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.HSEPredivValue=RCC_HSE_PREDIV_DIV1;
 8001542:	2300      	movs	r3, #0
 8001544:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLState=RCC_PLL_ON;
 8001546:	2302      	movs	r3, #2
 8001548:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLSource=RCC_PLLSOURCE_HSE;
 800154a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800154e:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLMUL=RCC_PLL_MUL9;
 8001550:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001554:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001556:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fccc 	bl	8002ef8 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType=
 8001560:	230f      	movs	r3, #15
 8001562:	617b      	str	r3, [r7, #20]
        RCC_CLOCKTYPE_HCLK|
        RCC_CLOCKTYPE_SYSCLK|
        RCC_CLOCKTYPE_PCLK1|
        RCC_CLOCKTYPE_PCLK2;

    RCC_ClkInitStruct.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK;
 8001564:	2302      	movs	r3, #2
 8001566:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider=RCC_SYSCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider=RCC_HCLK_DIV2;
 800156c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001570:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider=RCC_HCLK_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct,FLASH_LATENCY_2);
 8001576:	f107 0314 	add.w	r3, r7, #20
 800157a:	2102      	movs	r1, #2
 800157c:	4618      	mov	r0, r3
 800157e:	f001 ff3d 	bl	80033fc <HAL_RCC_ClockConfig>

    /*    ADC */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001582:	2302      	movs	r3, #2
 8001584:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001586:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800158a:	60fb      	str	r3, [r7, #12]
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4618      	mov	r0, r3
 8001590:	f002 f8c2 	bl	8003718 <HAL_RCCEx_PeriphCLKConfig>
}
 8001594:	bf00      	nop
 8001596:	3750      	adds	r7, #80	@ 0x50
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <MX_ADC1_Init>:

/* ---------------- ADC ---------------- */

static void MX_ADC1_Init(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig={0};
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]

    hadc1.Instance=ADC1;
 80015ac:	4b12      	ldr	r3, [pc, #72]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015ae:	4a13      	ldr	r2, [pc, #76]	@ (80015fc <MX_ADC1_Init+0x60>)
 80015b0:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode=ADC_SCAN_DISABLE;
 80015b2:	4b11      	ldr	r3, [pc, #68]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode=DISABLE;
 80015b8:	4b0f      	ldr	r3, [pc, #60]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	731a      	strb	r2, [r3, #12]
    hadc1.Init.ExternalTrigConv=ADC_SOFTWARE_START;
 80015be:	4b0e      	ldr	r3, [pc, #56]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015c0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80015c4:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign=ADC_DATAALIGN_RIGHT;
 80015c6:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion=1;
 80015cc:	4b0a      	ldr	r3, [pc, #40]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	611a      	str	r2, [r3, #16]

    HAL_ADC_Init(&hadc1);
 80015d2:	4809      	ldr	r0, [pc, #36]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015d4:	f000 fb52 	bl	8001c7c <HAL_ADC_Init>

    sConfig.Channel=ADC_CHANNEL_0;
 80015d8:	2300      	movs	r3, #0
 80015da:	607b      	str	r3, [r7, #4]
    sConfig.Rank=ADC_REGULAR_RANK_1;
 80015dc:	2301      	movs	r3, #1
 80015de:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime=ADC_SAMPLETIME_239CYCLES_5;   // 
 80015e0:	2307      	movs	r3, #7
 80015e2:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc1,&sConfig);
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	4619      	mov	r1, r3
 80015e8:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <MX_ADC1_Init+0x5c>)
 80015ea:	f000 fedd 	bl	80023a8 <HAL_ADC_ConfigChannel>
}
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200001f0 	.word	0x200001f0
 80015fc:	40012400 	.word	0x40012400

08001600 <MX_ADC2_Init>:

static void MX_ADC2_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig={0};
 8001606:	1d3b      	adds	r3, r7, #4
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]

    hadc2.Instance=ADC2;
 8001610:	4b12      	ldr	r3, [pc, #72]	@ (800165c <MX_ADC2_Init+0x5c>)
 8001612:	4a13      	ldr	r2, [pc, #76]	@ (8001660 <MX_ADC2_Init+0x60>)
 8001614:	601a      	str	r2, [r3, #0]
    hadc2.Init.ScanConvMode=ADC_SCAN_DISABLE;
 8001616:	4b11      	ldr	r3, [pc, #68]	@ (800165c <MX_ADC2_Init+0x5c>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
    hadc2.Init.ContinuousConvMode=DISABLE;
 800161c:	4b0f      	ldr	r3, [pc, #60]	@ (800165c <MX_ADC2_Init+0x5c>)
 800161e:	2200      	movs	r2, #0
 8001620:	731a      	strb	r2, [r3, #12]
    hadc2.Init.ExternalTrigConv=ADC_SOFTWARE_START;
 8001622:	4b0e      	ldr	r3, [pc, #56]	@ (800165c <MX_ADC2_Init+0x5c>)
 8001624:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001628:	61da      	str	r2, [r3, #28]
    hadc2.Init.DataAlign=ADC_DATAALIGN_RIGHT;
 800162a:	4b0c      	ldr	r3, [pc, #48]	@ (800165c <MX_ADC2_Init+0x5c>)
 800162c:	2200      	movs	r2, #0
 800162e:	605a      	str	r2, [r3, #4]
    hadc2.Init.NbrOfConversion=1;
 8001630:	4b0a      	ldr	r3, [pc, #40]	@ (800165c <MX_ADC2_Init+0x5c>)
 8001632:	2201      	movs	r2, #1
 8001634:	611a      	str	r2, [r3, #16]

    HAL_ADC_Init(&hadc2);
 8001636:	4809      	ldr	r0, [pc, #36]	@ (800165c <MX_ADC2_Init+0x5c>)
 8001638:	f000 fb20 	bl	8001c7c <HAL_ADC_Init>

    sConfig.Channel=ADC_CHANNEL_2;
 800163c:	2302      	movs	r3, #2
 800163e:	607b      	str	r3, [r7, #4]
    sConfig.Rank=ADC_REGULAR_RANK_1;
 8001640:	2301      	movs	r3, #1
 8001642:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime=ADC_SAMPLETIME_239CYCLES_5;   // 
 8001644:	2307      	movs	r3, #7
 8001646:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc2,&sConfig);
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	4619      	mov	r1, r3
 800164c:	4803      	ldr	r0, [pc, #12]	@ (800165c <MX_ADC2_Init+0x5c>)
 800164e:	f000 feab 	bl	80023a8 <HAL_ADC_ConfigChannel>
}
 8001652:	bf00      	nop
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000220 	.word	0x20000220
 8001660:	40012800 	.word	0x40012800

08001664 <MX_USART1_UART_Init>:

/* ---------------- UART ---------------- */

static void MX_USART1_UART_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
    huart1.Instance=USART1;
 8001668:	4b0b      	ldr	r3, [pc, #44]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 800166a:	4a0c      	ldr	r2, [pc, #48]	@ (800169c <MX_USART1_UART_Init+0x38>)
 800166c:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate=115200;
 800166e:	4b0a      	ldr	r3, [pc, #40]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 8001670:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001674:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength=UART_WORDLENGTH_8B;
 8001676:	4b08      	ldr	r3, [pc, #32]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits=UART_STOPBITS_1;
 800167c:	4b06      	ldr	r3, [pc, #24]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 800167e:	2200      	movs	r2, #0
 8001680:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity=UART_PARITY_NONE;
 8001682:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode=UART_MODE_TX_RX;
 8001688:	4b03      	ldr	r3, [pc, #12]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 800168a:	220c      	movs	r2, #12
 800168c:	615a      	str	r2, [r3, #20]
    HAL_UART_Init(&huart1);
 800168e:	4802      	ldr	r0, [pc, #8]	@ (8001698 <MX_USART1_UART_Init+0x34>)
 8001690:	f002 f9ae 	bl	80039f0 <HAL_UART_Init>
}
 8001694:	bf00      	nop
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000250 	.word	0x20000250
 800169c:	40013800 	.word	0x40013800

080016a0 <MX_GPIO_Init>:

/* ---------------- GPIO ---------------- */

static void MX_GPIO_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct={0};
 80016a6:	f107 0308 	add.w	r3, r7, #8
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b4:	4b15      	ldr	r3, [pc, #84]	@ (800170c <MX_GPIO_Init+0x6c>)
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	4a14      	ldr	r2, [pc, #80]	@ (800170c <MX_GPIO_Init+0x6c>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	6193      	str	r3, [r2, #24]
 80016c0:	4b12      	ldr	r3, [pc, #72]	@ (800170c <MX_GPIO_Init+0x6c>)
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	f003 0304 	and.w	r3, r3, #4
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	687b      	ldr	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016d2:	480f      	ldr	r0, [pc, #60]	@ (8001710 <MX_GPIO_Init+0x70>)
 80016d4:	f001 fbf8 	bl	8002ec8 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin=GPIO_PIN_8;
 80016d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016dc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode=GPIO_MODE_OUTPUT_PP;
 80016de:	2301      	movs	r3, #1
 80016e0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	4619      	mov	r1, r3
 80016e8:	4809      	ldr	r0, [pc, #36]	@ (8001710 <MX_GPIO_Init+0x70>)
 80016ea:	f001 fa69 	bl	8002bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin=GPIO_PIN_0|GPIO_PIN_2;
 80016ee:	2305      	movs	r3, #5
 80016f0:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode=GPIO_MODE_ANALOG;
 80016f2:	2303      	movs	r3, #3
 80016f4:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOA,&GPIO_InitStruct);
 80016f6:	f107 0308 	add.w	r3, r7, #8
 80016fa:	4619      	mov	r1, r3
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <MX_GPIO_Init+0x70>)
 80016fe:	f001 fa5f 	bl	8002bc0 <HAL_GPIO_Init>
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40021000 	.word	0x40021000
 8001710:	40010800 	.word	0x40010800

08001714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800171a:	4b15      	ldr	r3, [pc, #84]	@ (8001770 <HAL_MspInit+0x5c>)
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	4a14      	ldr	r2, [pc, #80]	@ (8001770 <HAL_MspInit+0x5c>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	6193      	str	r3, [r2, #24]
 8001726:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_MspInit+0x5c>)
 8001728:	699b      	ldr	r3, [r3, #24]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001732:	4b0f      	ldr	r3, [pc, #60]	@ (8001770 <HAL_MspInit+0x5c>)
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	4a0e      	ldr	r2, [pc, #56]	@ (8001770 <HAL_MspInit+0x5c>)
 8001738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800173c:	61d3      	str	r3, [r2, #28]
 800173e:	4b0c      	ldr	r3, [pc, #48]	@ (8001770 <HAL_MspInit+0x5c>)
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001746:	607b      	str	r3, [r7, #4]
 8001748:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <HAL_MspInit+0x60>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	4a04      	ldr	r2, [pc, #16]	@ (8001774 <HAL_MspInit+0x60>)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001766:	bf00      	nop
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	40021000 	.word	0x40021000
 8001774:	40010000 	.word	0x40010000

08001778 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08a      	sub	sp, #40	@ 0x28
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 0318 	add.w	r3, r7, #24
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a30      	ldr	r2, [pc, #192]	@ (8001854 <HAL_ADC_MspInit+0xdc>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d12a      	bne.n	80017ee <HAL_ADC_MspInit+0x76>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001798:	4b2f      	ldr	r3, [pc, #188]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	4a2e      	ldr	r2, [pc, #184]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 800179e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017a2:	6193      	str	r3, [r2, #24]
 80017a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 80017a6:	699b      	ldr	r3, [r3, #24]
 80017a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b0:	4b29      	ldr	r3, [pc, #164]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	4a28      	ldr	r2, [pc, #160]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 80017b6:	f043 0304 	orr.w	r3, r3, #4
 80017ba:	6193      	str	r3, [r2, #24]
 80017bc:	4b26      	ldr	r3, [pc, #152]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 80017be:	699b      	ldr	r3, [r3, #24]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	613b      	str	r3, [r7, #16]
 80017c6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80017c8:	2301      	movs	r3, #1
 80017ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017cc:	2303      	movs	r3, #3
 80017ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d0:	f107 0318 	add.w	r3, r7, #24
 80017d4:	4619      	mov	r1, r3
 80017d6:	4821      	ldr	r0, [pc, #132]	@ (800185c <HAL_ADC_MspInit+0xe4>)
 80017d8:	f001 f9f2 	bl	8002bc0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80017dc:	2200      	movs	r2, #0
 80017de:	2100      	movs	r1, #0
 80017e0:	2012      	movs	r0, #18
 80017e2:	f001 f904 	bl	80029ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80017e6:	2012      	movs	r0, #18
 80017e8:	f001 f91d 	bl	8002a26 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 80017ec:	e02e      	b.n	800184c <HAL_ADC_MspInit+0xd4>
  else if(hadc->Instance==ADC2)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001860 <HAL_ADC_MspInit+0xe8>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d129      	bne.n	800184c <HAL_ADC_MspInit+0xd4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80017f8:	4b17      	ldr	r3, [pc, #92]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	4a16      	ldr	r2, [pc, #88]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 80017fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001802:	6193      	str	r3, [r2, #24]
 8001804:	4b14      	ldr	r3, [pc, #80]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001810:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a10      	ldr	r2, [pc, #64]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 8001816:	f043 0304 	orr.w	r3, r3, #4
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <HAL_ADC_MspInit+0xe0>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f003 0304 	and.w	r3, r3, #4
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001828:	2304      	movs	r3, #4
 800182a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800182c:	2303      	movs	r3, #3
 800182e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001830:	f107 0318 	add.w	r3, r7, #24
 8001834:	4619      	mov	r1, r3
 8001836:	4809      	ldr	r0, [pc, #36]	@ (800185c <HAL_ADC_MspInit+0xe4>)
 8001838:	f001 f9c2 	bl	8002bc0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800183c:	2200      	movs	r2, #0
 800183e:	2100      	movs	r1, #0
 8001840:	2012      	movs	r0, #18
 8001842:	f001 f8d4 	bl	80029ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001846:	2012      	movs	r0, #18
 8001848:	f001 f8ed 	bl	8002a26 <HAL_NVIC_EnableIRQ>
}
 800184c:	bf00      	nop
 800184e:	3728      	adds	r7, #40	@ 0x28
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	40012400 	.word	0x40012400
 8001858:	40021000 	.word	0x40021000
 800185c:	40010800 	.word	0x40010800
 8001860:	40012800 	.word	0x40012800

08001864 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b088      	sub	sp, #32
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a20      	ldr	r2, [pc, #128]	@ (8001900 <HAL_UART_MspInit+0x9c>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d139      	bne.n	80018f8 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001884:	4b1f      	ldr	r3, [pc, #124]	@ (8001904 <HAL_UART_MspInit+0xa0>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	4a1e      	ldr	r2, [pc, #120]	@ (8001904 <HAL_UART_MspInit+0xa0>)
 800188a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188e:	6193      	str	r3, [r2, #24]
 8001890:	4b1c      	ldr	r3, [pc, #112]	@ (8001904 <HAL_UART_MspInit+0xa0>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	4b19      	ldr	r3, [pc, #100]	@ (8001904 <HAL_UART_MspInit+0xa0>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a18      	ldr	r2, [pc, #96]	@ (8001904 <HAL_UART_MspInit+0xa0>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b16      	ldr	r3, [pc, #88]	@ (8001904 <HAL_UART_MspInit+0xa0>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ba:	2302      	movs	r3, #2
 80018bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018be:	2303      	movs	r3, #3
 80018c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 0310 	add.w	r3, r7, #16
 80018c6:	4619      	mov	r1, r3
 80018c8:	480f      	ldr	r0, [pc, #60]	@ (8001908 <HAL_UART_MspInit+0xa4>)
 80018ca:	f001 f979 	bl	8002bc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018d2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d4:	2300      	movs	r3, #0
 80018d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018dc:	f107 0310 	add.w	r3, r7, #16
 80018e0:	4619      	mov	r1, r3
 80018e2:	4809      	ldr	r0, [pc, #36]	@ (8001908 <HAL_UART_MspInit+0xa4>)
 80018e4:	f001 f96c 	bl	8002bc0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2100      	movs	r1, #0
 80018ec:	2025      	movs	r0, #37	@ 0x25
 80018ee:	f001 f87e 	bl	80029ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018f2:	2025      	movs	r0, #37	@ 0x25
 80018f4:	f001 f897 	bl	8002a26 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80018f8:	bf00      	nop
 80018fa:	3720      	adds	r7, #32
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40013800 	.word	0x40013800
 8001904:	40021000 	.word	0x40021000
 8001908:	40010800 	.word	0x40010800

0800190c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001910:	bf00      	nop
 8001912:	e7fd      	b.n	8001910 <NMI_Handler+0x4>

08001914 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001918:	bf00      	nop
 800191a:	e7fd      	b.n	8001918 <HardFault_Handler+0x4>

0800191c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <MemManage_Handler+0x4>

08001924 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <BusFault_Handler+0x4>

0800192c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <UsageFault_Handler+0x4>

08001934 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr

08001940 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001944:	bf00      	nop
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr

0800194c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr

08001958 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800195c:	f000 f94e 	bl	8001bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}

08001964 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001968:	4803      	ldr	r0, [pc, #12]	@ (8001978 <ADC1_2_IRQHandler+0x14>)
 800196a:	f000 fc4b 	bl	8002204 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800196e:	4803      	ldr	r0, [pc, #12]	@ (800197c <ADC1_2_IRQHandler+0x18>)
 8001970:	f000 fc48 	bl	8002204 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	200001f0 	.word	0x200001f0
 800197c:	20000220 	.word	0x20000220

08001980 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <USART1_IRQHandler+0x10>)
 8001986:	f002 f90f 	bl	8003ba8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000250 	.word	0x20000250

08001994 <_getpid>:
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
 8001998:	2301      	movs	r3, #1
 800199a:	4618      	mov	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	bc80      	pop	{r7}
 80019a0:	4770      	bx	lr

080019a2 <_kill>:
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b082      	sub	sp, #8
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	6039      	str	r1, [r7, #0]
 80019ac:	f003 fc1e 	bl	80051ec <__errno>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2216      	movs	r2, #22
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <_exit>:
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b082      	sub	sp, #8
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	f04f 31ff 	mov.w	r1, #4294967295
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff ffe7 	bl	80019a2 <_kill>
 80019d4:	bf00      	nop
 80019d6:	e7fd      	b.n	80019d4 <_exit+0x12>

080019d8 <_read>:
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	e00a      	b.n	8001a00 <_read+0x28>
 80019ea:	f3af 8000 	nop.w
 80019ee:	4601      	mov	r1, r0
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	60ba      	str	r2, [r7, #8]
 80019f6:	b2ca      	uxtb	r2, r1
 80019f8:	701a      	strb	r2, [r3, #0]
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	3301      	adds	r3, #1
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	dbf0      	blt.n	80019ea <_read+0x12>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3718      	adds	r7, #24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_write>:
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b086      	sub	sp, #24
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	60f8      	str	r0, [r7, #12]
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	e009      	b.n	8001a38 <_write+0x26>
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	60ba      	str	r2, [r7, #8]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f3af 8000 	nop.w
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	dbf1      	blt.n	8001a24 <_write+0x12>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_close>:
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr

08001a60 <_fstat>:
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	2300      	movs	r3, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <_isatty>:
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
 8001a86:	2301      	movs	r3, #1
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr

08001a92 <_lseek>:
 8001a92:	b480      	push	{r7}
 8001a94:	b085      	sub	sp, #20
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
	...

08001aac <_sbrk>:
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	4a14      	ldr	r2, [pc, #80]	@ (8001b08 <_sbrk+0x5c>)
 8001ab6:	4b15      	ldr	r3, [pc, #84]	@ (8001b0c <_sbrk+0x60>)
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	4b13      	ldr	r3, [pc, #76]	@ (8001b10 <_sbrk+0x64>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d102      	bne.n	8001ace <_sbrk+0x22>
 8001ac8:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <_sbrk+0x64>)
 8001aca:	4a12      	ldr	r2, [pc, #72]	@ (8001b14 <_sbrk+0x68>)
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d207      	bcs.n	8001aec <_sbrk+0x40>
 8001adc:	f003 fb86 	bl	80051ec <__errno>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	220c      	movs	r2, #12
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aea:	e009      	b.n	8001b00 <_sbrk+0x54>
 8001aec:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <_sbrk+0x64>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b07      	ldr	r3, [pc, #28]	@ (8001b10 <_sbrk+0x64>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4413      	add	r3, r2
 8001afa:	4a05      	ldr	r2, [pc, #20]	@ (8001b10 <_sbrk+0x64>)
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	4618      	mov	r0, r3
 8001b02:	3718      	adds	r7, #24
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20005000 	.word	0x20005000
 8001b0c:	00000400 	.word	0x00000400
 8001b10:	200002c0 	.word	0x200002c0
 8001b14:	20000418 	.word	0x20000418

08001b18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <Reset_Handler>:
 8001b24:	f7ff fff8 	bl	8001b18 <SystemInit>
 8001b28:	480b      	ldr	r0, [pc, #44]	@ (8001b58 <LoopFillZerobss+0xe>)
 8001b2a:	490c      	ldr	r1, [pc, #48]	@ (8001b5c <LoopFillZerobss+0x12>)
 8001b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001b60 <LoopFillZerobss+0x16>)
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e002      	b.n	8001b38 <LoopCopyDataInit>

08001b32 <CopyDataInit>:
 8001b32:	58d4      	ldr	r4, [r2, r3]
 8001b34:	50c4      	str	r4, [r0, r3]
 8001b36:	3304      	adds	r3, #4

08001b38 <LoopCopyDataInit>:
 8001b38:	18c4      	adds	r4, r0, r3
 8001b3a:	428c      	cmp	r4, r1
 8001b3c:	d3f9      	bcc.n	8001b32 <CopyDataInit>
 8001b3e:	4a09      	ldr	r2, [pc, #36]	@ (8001b64 <LoopFillZerobss+0x1a>)
 8001b40:	4c09      	ldr	r4, [pc, #36]	@ (8001b68 <LoopFillZerobss+0x1e>)
 8001b42:	2300      	movs	r3, #0
 8001b44:	e001      	b.n	8001b4a <LoopFillZerobss>

08001b46 <FillZerobss>:
 8001b46:	6013      	str	r3, [r2, #0]
 8001b48:	3204      	adds	r2, #4

08001b4a <LoopFillZerobss>:
 8001b4a:	42a2      	cmp	r2, r4
 8001b4c:	d3fb      	bcc.n	8001b46 <FillZerobss>
 8001b4e:	f003 fb53 	bl	80051f8 <__libc_init_array>
 8001b52:	f7ff fa9d 	bl	8001090 <main>
 8001b56:	4770      	bx	lr
 8001b58:	20000000 	.word	0x20000000
 8001b5c:	200001d4 	.word	0x200001d4
 8001b60:	08007734 	.word	0x08007734
 8001b64:	200001d4 	.word	0x200001d4
 8001b68:	20000414 	.word	0x20000414

08001b6c <CAN1_RX1_IRQHandler>:
 8001b6c:	e7fe      	b.n	8001b6c <CAN1_RX1_IRQHandler>
	...

08001b70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b74:	4b08      	ldr	r3, [pc, #32]	@ (8001b98 <HAL_Init+0x28>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a07      	ldr	r2, [pc, #28]	@ (8001b98 <HAL_Init+0x28>)
 8001b7a:	f043 0310 	orr.w	r3, r3, #16
 8001b7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b80:	2003      	movs	r0, #3
 8001b82:	f000 ff29 	bl	80029d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b86:	200f      	movs	r0, #15
 8001b88:	f000 f808 	bl	8001b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b8c:	f7ff fdc2 	bl	8001714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b90:	2300      	movs	r3, #0
}
 8001b92:	4618      	mov	r0, r3
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	40022000 	.word	0x40022000

08001b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ba4:	4b12      	ldr	r3, [pc, #72]	@ (8001bf0 <HAL_InitTick+0x54>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <HAL_InitTick+0x58>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	4619      	mov	r1, r3
 8001bae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f000 ff41 	bl	8002a42 <HAL_SYSTICK_Config>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e00e      	b.n	8001be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b0f      	cmp	r3, #15
 8001bce:	d80a      	bhi.n	8001be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	6879      	ldr	r1, [r7, #4]
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd8:	f000 ff09 	bl	80029ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bdc:	4a06      	ldr	r2, [pc, #24]	@ (8001bf8 <HAL_InitTick+0x5c>)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
 8001be4:	e000      	b.n	8001be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000000 	.word	0x20000000
 8001bf4:	20000008 	.word	0x20000008
 8001bf8:	20000004 	.word	0x20000004

08001bfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c00:	4b05      	ldr	r3, [pc, #20]	@ (8001c18 <HAL_IncTick+0x1c>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b05      	ldr	r3, [pc, #20]	@ (8001c1c <HAL_IncTick+0x20>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	4a03      	ldr	r2, [pc, #12]	@ (8001c1c <HAL_IncTick+0x20>)
 8001c0e:	6013      	str	r3, [r2, #0]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr
 8001c18:	20000008 	.word	0x20000008
 8001c1c:	200002c4 	.word	0x200002c4

08001c20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  return uwTick;
 8001c24:	4b02      	ldr	r3, [pc, #8]	@ (8001c30 <HAL_GetTick+0x10>)
 8001c26:	681b      	ldr	r3, [r3, #0]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr
 8001c30:	200002c4 	.word	0x200002c4

08001c34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c3c:	f7ff fff0 	bl	8001c20 <HAL_GetTick>
 8001c40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c4c:	d005      	beq.n	8001c5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c78 <HAL_Delay+0x44>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	461a      	mov	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4413      	add	r3, r2
 8001c58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c5a:	bf00      	nop
 8001c5c:	f7ff ffe0 	bl	8001c20 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	68fa      	ldr	r2, [r7, #12]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d8f7      	bhi.n	8001c5c <HAL_Delay+0x28>
  {
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000008 	.word	0x20000008

08001c7c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c90:	2300      	movs	r3, #0
 8001c92:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e0be      	b.n	8001e1c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689b      	ldr	r3, [r3, #8]
 8001ca2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d109      	bne.n	8001cc0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff fd5c 	bl	8001778 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f000 fcc3 	bl	800264c <ADC_ConversionStop_Disable>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cce:	f003 0310 	and.w	r3, r3, #16
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f040 8099 	bne.w	8001e0a <HAL_ADC_Init+0x18e>
 8001cd8:	7dfb      	ldrb	r3, [r7, #23]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f040 8095 	bne.w	8001e0a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ce4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ce8:	f023 0302 	bic.w	r3, r3, #2
 8001cec:	f043 0202 	orr.w	r2, r3, #2
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cfc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	7b1b      	ldrb	r3, [r3, #12]
 8001d02:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001d04:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d14:	d003      	beq.n	8001d1e <HAL_ADC_Init+0xa2>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	2b01      	cmp	r3, #1
 8001d1c:	d102      	bne.n	8001d24 <HAL_ADC_Init+0xa8>
 8001d1e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d22:	e000      	b.n	8001d26 <HAL_ADC_Init+0xaa>
 8001d24:	2300      	movs	r3, #0
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7d1b      	ldrb	r3, [r3, #20]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d119      	bne.n	8001d68 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	7b1b      	ldrb	r3, [r3, #12]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d109      	bne.n	8001d50 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	3b01      	subs	r3, #1
 8001d42:	035a      	lsls	r2, r3, #13
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d4c:	613b      	str	r3, [r7, #16]
 8001d4e:	e00b      	b.n	8001d68 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d54:	f043 0220 	orr.w	r2, r3, #32
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d60:	f043 0201 	orr.w	r2, r3, #1
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689a      	ldr	r2, [r3, #8]
 8001d82:	4b28      	ldr	r3, [pc, #160]	@ (8001e24 <HAL_ADC_Init+0x1a8>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	6812      	ldr	r2, [r2, #0]
 8001d8a:	68b9      	ldr	r1, [r7, #8]
 8001d8c:	430b      	orrs	r3, r1
 8001d8e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d98:	d003      	beq.n	8001da2 <HAL_ADC_Init+0x126>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d104      	bne.n	8001dac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	3b01      	subs	r3, #1
 8001da8:	051b      	lsls	r3, r3, #20
 8001daa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	689a      	ldr	r2, [r3, #8]
 8001dc6:	4b18      	ldr	r3, [pc, #96]	@ (8001e28 <HAL_ADC_Init+0x1ac>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d10b      	bne.n	8001de8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dda:	f023 0303 	bic.w	r3, r3, #3
 8001dde:	f043 0201 	orr.w	r2, r3, #1
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001de6:	e018      	b.n	8001e1a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dec:	f023 0312 	bic.w	r3, r3, #18
 8001df0:	f043 0210 	orr.w	r2, r3, #16
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dfc:	f043 0201 	orr.w	r2, r3, #1
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e08:	e007      	b.n	8001e1a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0e:	f043 0210 	orr.w	r2, r3, #16
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	ffe1f7fd 	.word	0xffe1f7fd
 8001e28:	ff1f0efe 	.word	0xff1f0efe

08001e2c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d101      	bne.n	8001e46 <HAL_ADC_Start+0x1a>
 8001e42:	2302      	movs	r3, #2
 8001e44:	e098      	b.n	8001f78 <HAL_ADC_Start+0x14c>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 fba2 	bl	8002598 <ADC_Enable>
 8001e54:	4603      	mov	r3, r0
 8001e56:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f040 8087 	bne.w	8001f6e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a41      	ldr	r2, [pc, #260]	@ (8001f80 <HAL_ADC_Start+0x154>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d105      	bne.n	8001e8a <HAL_ADC_Start+0x5e>
 8001e7e:	4b41      	ldr	r3, [pc, #260]	@ (8001f84 <HAL_ADC_Start+0x158>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d115      	bne.n	8001eb6 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d026      	beq.n	8001ef2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001eb4:	e01d      	b.n	8001ef2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a2f      	ldr	r2, [pc, #188]	@ (8001f84 <HAL_ADC_Start+0x158>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d004      	beq.n	8001ed6 <HAL_ADC_Start+0xaa>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a2b      	ldr	r2, [pc, #172]	@ (8001f80 <HAL_ADC_Start+0x154>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d10d      	bne.n	8001ef2 <HAL_ADC_Start+0xc6>
 8001ed6:	4b2b      	ldr	r3, [pc, #172]	@ (8001f84 <HAL_ADC_Start+0x158>)
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d007      	beq.n	8001ef2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ee6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001eea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d006      	beq.n	8001f0c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f02:	f023 0206 	bic.w	r2, r3, #6
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f0a:	e002      	b.n	8001f12 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f06f 0202 	mvn.w	r2, #2
 8001f22:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f2e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f32:	d113      	bne.n	8001f5c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f38:	4a11      	ldr	r2, [pc, #68]	@ (8001f80 <HAL_ADC_Start+0x154>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d105      	bne.n	8001f4a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f3e:	4b11      	ldr	r3, [pc, #68]	@ (8001f84 <HAL_ADC_Start+0x158>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d108      	bne.n	8001f5c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	e00c      	b.n	8001f76 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	e003      	b.n	8001f76 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40012800 	.word	0x40012800
 8001f84:	40012400 	.word	0x40012400

08001f88 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f90:	2300      	movs	r3, #0
 8001f92:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_ADC_Stop+0x1a>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e01a      	b.n	8001fd8 <HAL_ADC_Stop+0x50>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 fb4e 	bl	800264c <ADC_ConversionStop_Disable>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d109      	bne.n	8001fce <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fc2:	f023 0301 	bic.w	r3, r3, #1
 8001fc6:	f043 0201 	orr.w	r2, r3, #1
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001fe0:	b590      	push	{r4, r7, lr}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ff6:	f7ff fe13 	bl	8001c20 <HAL_GetTick>
 8001ffa:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002006:	2b00      	cmp	r3, #0
 8002008:	d00b      	beq.n	8002022 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200e:	f043 0220 	orr.w	r2, r3, #32
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e0d3      	b.n	80021ca <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800202c:	2b00      	cmp	r3, #0
 800202e:	d131      	bne.n	8002094 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002036:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800203a:	2b00      	cmp	r3, #0
 800203c:	d12a      	bne.n	8002094 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800203e:	e021      	b.n	8002084 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002046:	d01d      	beq.n	8002084 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_ADC_PollForConversion+0x7e>
 800204e:	f7ff fde7 	bl	8001c20 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	697b      	ldr	r3, [r7, #20]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d212      	bcs.n	8002084 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d10b      	bne.n	8002084 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002070:	f043 0204 	orr.w	r2, r3, #4
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e0a2      	b.n	80021ca <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0d6      	beq.n	8002040 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002092:	e070      	b.n	8002176 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002094:	4b4f      	ldr	r3, [pc, #316]	@ (80021d4 <HAL_ADC_PollForConversion+0x1f4>)
 8002096:	681c      	ldr	r4, [r3, #0]
 8002098:	2002      	movs	r0, #2
 800209a:	f001 fbf3 	bl	8003884 <HAL_RCCEx_GetPeriphCLKFreq>
 800209e:	4603      	mov	r3, r0
 80020a0:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6919      	ldr	r1, [r3, #16]
 80020aa:	4b4b      	ldr	r3, [pc, #300]	@ (80021d8 <HAL_ADC_PollForConversion+0x1f8>)
 80020ac:	400b      	ands	r3, r1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d118      	bne.n	80020e4 <HAL_ADC_PollForConversion+0x104>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68d9      	ldr	r1, [r3, #12]
 80020b8:	4b48      	ldr	r3, [pc, #288]	@ (80021dc <HAL_ADC_PollForConversion+0x1fc>)
 80020ba:	400b      	ands	r3, r1
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d111      	bne.n	80020e4 <HAL_ADC_PollForConversion+0x104>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	6919      	ldr	r1, [r3, #16]
 80020c6:	4b46      	ldr	r3, [pc, #280]	@ (80021e0 <HAL_ADC_PollForConversion+0x200>)
 80020c8:	400b      	ands	r3, r1
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d108      	bne.n	80020e0 <HAL_ADC_PollForConversion+0x100>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68d9      	ldr	r1, [r3, #12]
 80020d4:	4b43      	ldr	r3, [pc, #268]	@ (80021e4 <HAL_ADC_PollForConversion+0x204>)
 80020d6:	400b      	ands	r3, r1
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <HAL_ADC_PollForConversion+0x100>
 80020dc:	2314      	movs	r3, #20
 80020de:	e020      	b.n	8002122 <HAL_ADC_PollForConversion+0x142>
 80020e0:	2329      	movs	r3, #41	@ 0x29
 80020e2:	e01e      	b.n	8002122 <HAL_ADC_PollForConversion+0x142>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	6919      	ldr	r1, [r3, #16]
 80020ea:	4b3d      	ldr	r3, [pc, #244]	@ (80021e0 <HAL_ADC_PollForConversion+0x200>)
 80020ec:	400b      	ands	r3, r1
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d106      	bne.n	8002100 <HAL_ADC_PollForConversion+0x120>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68d9      	ldr	r1, [r3, #12]
 80020f8:	4b3a      	ldr	r3, [pc, #232]	@ (80021e4 <HAL_ADC_PollForConversion+0x204>)
 80020fa:	400b      	ands	r3, r1
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d00d      	beq.n	800211c <HAL_ADC_PollForConversion+0x13c>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6919      	ldr	r1, [r3, #16]
 8002106:	4b38      	ldr	r3, [pc, #224]	@ (80021e8 <HAL_ADC_PollForConversion+0x208>)
 8002108:	400b      	ands	r3, r1
 800210a:	2b00      	cmp	r3, #0
 800210c:	d108      	bne.n	8002120 <HAL_ADC_PollForConversion+0x140>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68d9      	ldr	r1, [r3, #12]
 8002114:	4b34      	ldr	r3, [pc, #208]	@ (80021e8 <HAL_ADC_PollForConversion+0x208>)
 8002116:	400b      	ands	r3, r1
 8002118:	2b00      	cmp	r3, #0
 800211a:	d101      	bne.n	8002120 <HAL_ADC_PollForConversion+0x140>
 800211c:	2354      	movs	r3, #84	@ 0x54
 800211e:	e000      	b.n	8002122 <HAL_ADC_PollForConversion+0x142>
 8002120:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002122:	fb02 f303 	mul.w	r3, r2, r3
 8002126:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002128:	e021      	b.n	800216e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002130:	d01a      	beq.n	8002168 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d007      	beq.n	8002148 <HAL_ADC_PollForConversion+0x168>
 8002138:	f7ff fd72 	bl	8001c20 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	683a      	ldr	r2, [r7, #0]
 8002144:	429a      	cmp	r2, r3
 8002146:	d20f      	bcs.n	8002168 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	429a      	cmp	r2, r3
 800214e:	d90b      	bls.n	8002168 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002154:	f043 0204 	orr.w	r2, r3, #4
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e030      	b.n	80021ca <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3301      	adds	r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	429a      	cmp	r2, r3
 8002174:	d8d9      	bhi.n	800212a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f06f 0212 	mvn.w	r2, #18
 800217e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002184:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002196:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800219a:	d115      	bne.n	80021c8 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d111      	bne.n	80021c8 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d105      	bne.n	80021c8 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c0:	f043 0201 	orr.w	r2, r3, #1
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	371c      	adds	r7, #28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd90      	pop	{r4, r7, pc}
 80021d2:	bf00      	nop
 80021d4:	20000000 	.word	0x20000000
 80021d8:	24924924 	.word	0x24924924
 80021dc:	00924924 	.word	0x00924924
 80021e0:	12492492 	.word	0x12492492
 80021e4:	00492492 	.word	0x00492492
 80021e8:	00249249 	.word	0x00249249

080021ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	f003 0320 	and.w	r3, r3, #32
 8002222:	2b00      	cmp	r3, #0
 8002224:	d03e      	beq.n	80022a4 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d039      	beq.n	80022a4 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002234:	f003 0310 	and.w	r3, r3, #16
 8002238:	2b00      	cmp	r3, #0
 800223a:	d105      	bne.n	8002248 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002240:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002252:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002256:	d11d      	bne.n	8002294 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800225c:	2b00      	cmp	r3, #0
 800225e:	d119      	bne.n	8002294 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	685a      	ldr	r2, [r3, #4]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f022 0220 	bic.w	r2, r2, #32
 800226e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002274:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002280:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d105      	bne.n	8002294 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800228c:	f043 0201 	orr.w	r2, r3, #1
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f000 f874 	bl	8002382 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f06f 0212 	mvn.w	r2, #18
 80022a2:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d04d      	beq.n	800234a <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f003 0304 	and.w	r3, r3, #4
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d048      	beq.n	800234a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022bc:	f003 0310 	and.w	r3, r3, #16
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d105      	bne.n	80022d0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80022da:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80022de:	d012      	beq.n	8002306 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d125      	bne.n	800233a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80022f8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80022fc:	d11d      	bne.n	800233a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002302:	2b00      	cmp	r3, #0
 8002304:	d119      	bne.n	800233a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002314:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800232a:	2b00      	cmp	r3, #0
 800232c:	d105      	bne.n	800233a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002332:	f043 0201 	orr.w	r2, r3, #1
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 fa76 	bl	800282c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f06f 020c 	mvn.w	r2, #12
 8002348:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002350:	2b00      	cmp	r3, #0
 8002352:	d012      	beq.n	800237a <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	2b00      	cmp	r3, #0
 800235c:	d00d      	beq.n	800237a <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002362:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f000 f812 	bl	8002394 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0201 	mvn.w	r2, #1
 8002378:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800237a:	bf00      	nop
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr

08002394 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr
	...

080023a8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <HAL_ADC_ConfigChannel+0x20>
 80023c4:	2302      	movs	r3, #2
 80023c6:	e0dc      	b.n	8002582 <HAL_ADC_ConfigChannel+0x1da>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	2b06      	cmp	r3, #6
 80023d6:	d81c      	bhi.n	8002412 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	4413      	add	r3, r2
 80023e8:	3b05      	subs	r3, #5
 80023ea:	221f      	movs	r2, #31
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	4019      	ands	r1, r3
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	6818      	ldr	r0, [r3, #0]
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685a      	ldr	r2, [r3, #4]
 80023fc:	4613      	mov	r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4413      	add	r3, r2
 8002402:	3b05      	subs	r3, #5
 8002404:	fa00 f203 	lsl.w	r2, r0, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002410:	e03c      	b.n	800248c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b0c      	cmp	r3, #12
 8002418:	d81c      	bhi.n	8002454 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	3b23      	subs	r3, #35	@ 0x23
 800242c:	221f      	movs	r2, #31
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	4019      	ands	r1, r3
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	6818      	ldr	r0, [r3, #0]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685a      	ldr	r2, [r3, #4]
 800243e:	4613      	mov	r3, r2
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	4413      	add	r3, r2
 8002444:	3b23      	subs	r3, #35	@ 0x23
 8002446:	fa00 f203 	lsl.w	r2, r0, r3
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	430a      	orrs	r2, r1
 8002450:	631a      	str	r2, [r3, #48]	@ 0x30
 8002452:	e01b      	b.n	800248c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b41      	subs	r3, #65	@ 0x41
 8002466:	221f      	movs	r2, #31
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	4019      	ands	r1, r3
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	6818      	ldr	r0, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	4613      	mov	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	4413      	add	r3, r2
 800247e:	3b41      	subs	r3, #65	@ 0x41
 8002480:	fa00 f203 	lsl.w	r2, r0, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	2b09      	cmp	r3, #9
 8002492:	d91c      	bls.n	80024ce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68d9      	ldr	r1, [r3, #12]
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	3b1e      	subs	r3, #30
 80024a6:	2207      	movs	r2, #7
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4019      	ands	r1, r3
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	6898      	ldr	r0, [r3, #8]
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4613      	mov	r3, r2
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	4413      	add	r3, r2
 80024be:	3b1e      	subs	r3, #30
 80024c0:	fa00 f203 	lsl.w	r2, r0, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	60da      	str	r2, [r3, #12]
 80024cc:	e019      	b.n	8002502 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6919      	ldr	r1, [r3, #16]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	4613      	mov	r3, r2
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	4413      	add	r3, r2
 80024de:	2207      	movs	r2, #7
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	4019      	ands	r1, r3
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	6898      	ldr	r0, [r3, #8]
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	4613      	mov	r3, r2
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	4413      	add	r3, r2
 80024f6:	fa00 f203 	lsl.w	r2, r0, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	2b10      	cmp	r3, #16
 8002508:	d003      	beq.n	8002512 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800250e:	2b11      	cmp	r3, #17
 8002510:	d132      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a1d      	ldr	r2, [pc, #116]	@ (800258c <HAL_ADC_ConfigChannel+0x1e4>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d125      	bne.n	8002568 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d126      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002538:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2b10      	cmp	r3, #16
 8002540:	d11a      	bne.n	8002578 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002542:	4b13      	ldr	r3, [pc, #76]	@ (8002590 <HAL_ADC_ConfigChannel+0x1e8>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a13      	ldr	r2, [pc, #76]	@ (8002594 <HAL_ADC_ConfigChannel+0x1ec>)
 8002548:	fba2 2303 	umull	r2, r3, r2, r3
 800254c:	0c9a      	lsrs	r2, r3, #18
 800254e:	4613      	mov	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	4413      	add	r3, r2
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002558:	e002      	b.n	8002560 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	3b01      	subs	r3, #1
 800255e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f9      	bne.n	800255a <HAL_ADC_ConfigChannel+0x1b2>
 8002566:	e007      	b.n	8002578 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256c:	f043 0220 	orr.w	r2, r3, #32
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002580:	7bfb      	ldrb	r3, [r7, #15]
}
 8002582:	4618      	mov	r0, r3
 8002584:	3714      	adds	r7, #20
 8002586:	46bd      	mov	sp, r7
 8002588:	bc80      	pop	{r7}
 800258a:	4770      	bx	lr
 800258c:	40012400 	.word	0x40012400
 8002590:	20000000 	.word	0x20000000
 8002594:	431bde83 	.word	0x431bde83

08002598 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d040      	beq.n	8002638 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689a      	ldr	r2, [r3, #8]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f042 0201 	orr.w	r2, r2, #1
 80025c4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002644 <ADC_Enable+0xac>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002648 <ADC_Enable+0xb0>)
 80025cc:	fba2 2303 	umull	r2, r3, r2, r3
 80025d0:	0c9b      	lsrs	r3, r3, #18
 80025d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025d4:	e002      	b.n	80025dc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	3b01      	subs	r3, #1
 80025da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f9      	bne.n	80025d6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80025e2:	f7ff fb1d 	bl	8001c20 <HAL_GetTick>
 80025e6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025e8:	e01f      	b.n	800262a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025ea:	f7ff fb19 	bl	8001c20 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d918      	bls.n	800262a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b01      	cmp	r3, #1
 8002604:	d011      	beq.n	800262a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260a:	f043 0210 	orr.w	r2, r3, #16
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002616:	f043 0201 	orr.w	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e007      	b.n	800263a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f003 0301 	and.w	r3, r3, #1
 8002634:	2b01      	cmp	r3, #1
 8002636:	d1d8      	bne.n	80025ea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000000 	.word	0x20000000
 8002648:	431bde83 	.word	0x431bde83

0800264c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	2b01      	cmp	r3, #1
 8002664:	d12e      	bne.n	80026c4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f022 0201 	bic.w	r2, r2, #1
 8002674:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002676:	f7ff fad3 	bl	8001c20 <HAL_GetTick>
 800267a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800267c:	e01b      	b.n	80026b6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800267e:	f7ff facf 	bl	8001c20 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b02      	cmp	r3, #2
 800268a:	d914      	bls.n	80026b6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b01      	cmp	r3, #1
 8002698:	d10d      	bne.n	80026b6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800269e:	f043 0210 	orr.w	r2, r3, #16
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026aa:	f043 0201 	orr.w	r2, r3, #1
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e007      	b.n	80026c6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 0301 	and.w	r3, r3, #1
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d0dc      	beq.n	800267e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80026d0:	b590      	push	{r4, r7, lr}
 80026d2:	b087      	sub	sp, #28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026d8:	2300      	movs	r3, #0
 80026da:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <HAL_ADCEx_Calibration_Start+0x1e>
 80026ea:	2302      	movs	r3, #2
 80026ec:	e097      	b.n	800281e <HAL_ADCEx_Calibration_Start+0x14e>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff ffa8 	bl	800264c <ADC_ConversionStop_Disable>
 80026fc:	4603      	mov	r3, r0
 80026fe:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f7ff ff49 	bl	8002598 <ADC_Enable>
 8002706:	4603      	mov	r3, r0
 8002708:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800270a:	7dfb      	ldrb	r3, [r7, #23]
 800270c:	2b00      	cmp	r3, #0
 800270e:	f040 8081 	bne.w	8002814 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002716:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800271a:	f023 0302 	bic.w	r3, r3, #2
 800271e:	f043 0202 	orr.w	r2, r3, #2
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002726:	4b40      	ldr	r3, [pc, #256]	@ (8002828 <HAL_ADCEx_Calibration_Start+0x158>)
 8002728:	681c      	ldr	r4, [r3, #0]
 800272a:	2002      	movs	r0, #2
 800272c:	f001 f8aa 	bl	8003884 <HAL_RCCEx_GetPeriphCLKFreq>
 8002730:	4603      	mov	r3, r0
 8002732:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002736:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002738:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800273a:	e002      	b.n	8002742 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	3b01      	subs	r3, #1
 8002740:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1f9      	bne.n	800273c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689a      	ldr	r2, [r3, #8]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f042 0208 	orr.w	r2, r2, #8
 8002756:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002758:	f7ff fa62 	bl	8001c20 <HAL_GetTick>
 800275c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800275e:	e01b      	b.n	8002798 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002760:	f7ff fa5e 	bl	8001c20 <HAL_GetTick>
 8002764:	4602      	mov	r2, r0
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	1ad3      	subs	r3, r2, r3
 800276a:	2b0a      	cmp	r3, #10
 800276c:	d914      	bls.n	8002798 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 0308 	and.w	r3, r3, #8
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00d      	beq.n	8002798 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002780:	f023 0312 	bic.w	r3, r3, #18
 8002784:	f043 0210 	orr.w	r2, r3, #16
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e042      	b.n	800281e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1dc      	bne.n	8002760 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f042 0204 	orr.w	r2, r2, #4
 80027b4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80027b6:	f7ff fa33 	bl	8001c20 <HAL_GetTick>
 80027ba:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80027bc:	e01b      	b.n	80027f6 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80027be:	f7ff fa2f 	bl	8001c20 <HAL_GetTick>
 80027c2:	4602      	mov	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b0a      	cmp	r3, #10
 80027ca:	d914      	bls.n	80027f6 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00d      	beq.n	80027f6 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027de:	f023 0312 	bic.w	r3, r3, #18
 80027e2:	f043 0210 	orr.w	r2, r3, #16
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e013      	b.n	800281e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 0304 	and.w	r3, r3, #4
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1dc      	bne.n	80027be <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002808:	f023 0303 	bic.w	r3, r3, #3
 800280c:	f043 0201 	orr.w	r2, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800281c:	7dfb      	ldrb	r3, [r7, #23]
}
 800281e:	4618      	mov	r0, r3
 8002820:	371c      	adds	r7, #28
 8002822:	46bd      	mov	sp, r7
 8002824:	bd90      	pop	{r4, r7, pc}
 8002826:	bf00      	nop
 8002828:	20000000 	.word	0x20000000

0800282c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr
	...

08002840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002850:	4b0c      	ldr	r3, [pc, #48]	@ (8002884 <__NVIC_SetPriorityGrouping+0x44>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800285c:	4013      	ands	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002868:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800286c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002870:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002872:	4a04      	ldr	r2, [pc, #16]	@ (8002884 <__NVIC_SetPriorityGrouping+0x44>)
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	60d3      	str	r3, [r2, #12]
}
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	e000ed00 	.word	0xe000ed00

08002888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800288c:	4b04      	ldr	r3, [pc, #16]	@ (80028a0 <__NVIC_GetPriorityGrouping+0x18>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	0a1b      	lsrs	r3, r3, #8
 8002892:	f003 0307 	and.w	r3, r3, #7
}
 8002896:	4618      	mov	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	db0b      	blt.n	80028ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028b6:	79fb      	ldrb	r3, [r7, #7]
 80028b8:	f003 021f 	and.w	r2, r3, #31
 80028bc:	4906      	ldr	r1, [pc, #24]	@ (80028d8 <__NVIC_EnableIRQ+0x34>)
 80028be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028c2:	095b      	lsrs	r3, r3, #5
 80028c4:	2001      	movs	r0, #1
 80028c6:	fa00 f202 	lsl.w	r2, r0, r2
 80028ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr
 80028d8:	e000e100 	.word	0xe000e100

080028dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	6039      	str	r1, [r7, #0]
 80028e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	db0a      	blt.n	8002906 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	b2da      	uxtb	r2, r3
 80028f4:	490c      	ldr	r1, [pc, #48]	@ (8002928 <__NVIC_SetPriority+0x4c>)
 80028f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fa:	0112      	lsls	r2, r2, #4
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	440b      	add	r3, r1
 8002900:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002904:	e00a      	b.n	800291c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	b2da      	uxtb	r2, r3
 800290a:	4908      	ldr	r1, [pc, #32]	@ (800292c <__NVIC_SetPriority+0x50>)
 800290c:	79fb      	ldrb	r3, [r7, #7]
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	3b04      	subs	r3, #4
 8002914:	0112      	lsls	r2, r2, #4
 8002916:	b2d2      	uxtb	r2, r2
 8002918:	440b      	add	r3, r1
 800291a:	761a      	strb	r2, [r3, #24]
}
 800291c:	bf00      	nop
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	bc80      	pop	{r7}
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	e000e100 	.word	0xe000e100
 800292c:	e000ed00 	.word	0xe000ed00

08002930 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002930:	b480      	push	{r7}
 8002932:	b089      	sub	sp, #36	@ 0x24
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 0307 	and.w	r3, r3, #7
 8002942:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f1c3 0307 	rsb	r3, r3, #7
 800294a:	2b04      	cmp	r3, #4
 800294c:	bf28      	it	cs
 800294e:	2304      	movcs	r3, #4
 8002950:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3304      	adds	r3, #4
 8002956:	2b06      	cmp	r3, #6
 8002958:	d902      	bls.n	8002960 <NVIC_EncodePriority+0x30>
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3b03      	subs	r3, #3
 800295e:	e000      	b.n	8002962 <NVIC_EncodePriority+0x32>
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002964:	f04f 32ff 	mov.w	r2, #4294967295
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43da      	mvns	r2, r3
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	401a      	ands	r2, r3
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	fa01 f303 	lsl.w	r3, r1, r3
 8002982:	43d9      	mvns	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002988:	4313      	orrs	r3, r2
         );
}
 800298a:	4618      	mov	r0, r3
 800298c:	3724      	adds	r7, #36	@ 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029a4:	d301      	bcc.n	80029aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00f      	b.n	80029ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029aa:	4a0a      	ldr	r2, [pc, #40]	@ (80029d4 <SysTick_Config+0x40>)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029b2:	210f      	movs	r1, #15
 80029b4:	f04f 30ff 	mov.w	r0, #4294967295
 80029b8:	f7ff ff90 	bl	80028dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029bc:	4b05      	ldr	r3, [pc, #20]	@ (80029d4 <SysTick_Config+0x40>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029c2:	4b04      	ldr	r3, [pc, #16]	@ (80029d4 <SysTick_Config+0x40>)
 80029c4:	2207      	movs	r2, #7
 80029c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	e000e010 	.word	0xe000e010

080029d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ff2d 	bl	8002840 <__NVIC_SetPriorityGrouping>
}
 80029e6:	bf00      	nop
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b086      	sub	sp, #24
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	4603      	mov	r3, r0
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
 80029fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a00:	f7ff ff42 	bl	8002888 <__NVIC_GetPriorityGrouping>
 8002a04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	68b9      	ldr	r1, [r7, #8]
 8002a0a:	6978      	ldr	r0, [r7, #20]
 8002a0c:	f7ff ff90 	bl	8002930 <NVIC_EncodePriority>
 8002a10:	4602      	mov	r2, r0
 8002a12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a16:	4611      	mov	r1, r2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ff5f 	bl	80028dc <__NVIC_SetPriority>
}
 8002a1e:	bf00      	nop
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff ff35 	bl	80028a4 <__NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a42:	b580      	push	{r7, lr}
 8002a44:	b082      	sub	sp, #8
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ffa2 	bl	8002994 <SysTick_Config>
 8002a50:	4603      	mov	r3, r0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b085      	sub	sp, #20
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d008      	beq.n	8002a84 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2204      	movs	r2, #4
 8002a76:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e020      	b.n	8002ac6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 020e 	bic.w	r2, r2, #14
 8002a92:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f022 0201 	bic.w	r2, r2, #1
 8002aa2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aac:	2101      	movs	r1, #1
 8002aae:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr

08002ad0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d005      	beq.n	8002af4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2204      	movs	r2, #4
 8002aec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
 8002af2:	e051      	b.n	8002b98 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 020e 	bic.w	r2, r2, #14
 8002b02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a22      	ldr	r2, [pc, #136]	@ (8002ba4 <HAL_DMA_Abort_IT+0xd4>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d029      	beq.n	8002b72 <HAL_DMA_Abort_IT+0xa2>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a21      	ldr	r2, [pc, #132]	@ (8002ba8 <HAL_DMA_Abort_IT+0xd8>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d022      	beq.n	8002b6e <HAL_DMA_Abort_IT+0x9e>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bac <HAL_DMA_Abort_IT+0xdc>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d01a      	beq.n	8002b68 <HAL_DMA_Abort_IT+0x98>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb0 <HAL_DMA_Abort_IT+0xe0>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d012      	beq.n	8002b62 <HAL_DMA_Abort_IT+0x92>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a1c      	ldr	r2, [pc, #112]	@ (8002bb4 <HAL_DMA_Abort_IT+0xe4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d00a      	beq.n	8002b5c <HAL_DMA_Abort_IT+0x8c>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1b      	ldr	r2, [pc, #108]	@ (8002bb8 <HAL_DMA_Abort_IT+0xe8>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d102      	bne.n	8002b56 <HAL_DMA_Abort_IT+0x86>
 8002b50:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002b54:	e00e      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b5a:	e00b      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b60:	e008      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b66:	e005      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b6c:	e002      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b6e:	2310      	movs	r3, #16
 8002b70:	e000      	b.n	8002b74 <HAL_DMA_Abort_IT+0xa4>
 8002b72:	2301      	movs	r3, #1
 8002b74:	4a11      	ldr	r2, [pc, #68]	@ (8002bbc <HAL_DMA_Abort_IT+0xec>)
 8002b76:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d003      	beq.n	8002b98 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	4798      	blx	r3
    } 
  }
  return status;
 8002b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40020008 	.word	0x40020008
 8002ba8:	4002001c 	.word	0x4002001c
 8002bac:	40020030 	.word	0x40020030
 8002bb0:	40020044 	.word	0x40020044
 8002bb4:	40020058 	.word	0x40020058
 8002bb8:	4002006c 	.word	0x4002006c
 8002bbc:	40020000 	.word	0x40020000

08002bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b08b      	sub	sp, #44	@ 0x2c
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bd2:	e169      	b.n	8002ea8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	69fa      	ldr	r2, [r7, #28]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	f040 8158 	bne.w	8002ea2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4a9a      	ldr	r2, [pc, #616]	@ (8002e60 <HAL_GPIO_Init+0x2a0>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d05e      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002bfc:	4a98      	ldr	r2, [pc, #608]	@ (8002e60 <HAL_GPIO_Init+0x2a0>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d875      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c02:	4a98      	ldr	r2, [pc, #608]	@ (8002e64 <HAL_GPIO_Init+0x2a4>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d058      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c08:	4a96      	ldr	r2, [pc, #600]	@ (8002e64 <HAL_GPIO_Init+0x2a4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d86f      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c0e:	4a96      	ldr	r2, [pc, #600]	@ (8002e68 <HAL_GPIO_Init+0x2a8>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d052      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c14:	4a94      	ldr	r2, [pc, #592]	@ (8002e68 <HAL_GPIO_Init+0x2a8>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d869      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c1a:	4a94      	ldr	r2, [pc, #592]	@ (8002e6c <HAL_GPIO_Init+0x2ac>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d04c      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c20:	4a92      	ldr	r2, [pc, #584]	@ (8002e6c <HAL_GPIO_Init+0x2ac>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d863      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c26:	4a92      	ldr	r2, [pc, #584]	@ (8002e70 <HAL_GPIO_Init+0x2b0>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d046      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
 8002c2c:	4a90      	ldr	r2, [pc, #576]	@ (8002e70 <HAL_GPIO_Init+0x2b0>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d85d      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c32:	2b12      	cmp	r3, #18
 8002c34:	d82a      	bhi.n	8002c8c <HAL_GPIO_Init+0xcc>
 8002c36:	2b12      	cmp	r3, #18
 8002c38:	d859      	bhi.n	8002cee <HAL_GPIO_Init+0x12e>
 8002c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c40 <HAL_GPIO_Init+0x80>)
 8002c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c40:	08002cbb 	.word	0x08002cbb
 8002c44:	08002c95 	.word	0x08002c95
 8002c48:	08002ca7 	.word	0x08002ca7
 8002c4c:	08002ce9 	.word	0x08002ce9
 8002c50:	08002cef 	.word	0x08002cef
 8002c54:	08002cef 	.word	0x08002cef
 8002c58:	08002cef 	.word	0x08002cef
 8002c5c:	08002cef 	.word	0x08002cef
 8002c60:	08002cef 	.word	0x08002cef
 8002c64:	08002cef 	.word	0x08002cef
 8002c68:	08002cef 	.word	0x08002cef
 8002c6c:	08002cef 	.word	0x08002cef
 8002c70:	08002cef 	.word	0x08002cef
 8002c74:	08002cef 	.word	0x08002cef
 8002c78:	08002cef 	.word	0x08002cef
 8002c7c:	08002cef 	.word	0x08002cef
 8002c80:	08002cef 	.word	0x08002cef
 8002c84:	08002c9d 	.word	0x08002c9d
 8002c88:	08002cb1 	.word	0x08002cb1
 8002c8c:	4a79      	ldr	r2, [pc, #484]	@ (8002e74 <HAL_GPIO_Init+0x2b4>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d013      	beq.n	8002cba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c92:	e02c      	b.n	8002cee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	623b      	str	r3, [r7, #32]
          break;
 8002c9a:	e029      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	3304      	adds	r3, #4
 8002ca2:	623b      	str	r3, [r7, #32]
          break;
 8002ca4:	e024      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	3308      	adds	r3, #8
 8002cac:	623b      	str	r3, [r7, #32]
          break;
 8002cae:	e01f      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	330c      	adds	r3, #12
 8002cb6:	623b      	str	r3, [r7, #32]
          break;
 8002cb8:	e01a      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d102      	bne.n	8002cc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	623b      	str	r3, [r7, #32]
          break;
 8002cc6:	e013      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d105      	bne.n	8002cdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cd0:	2308      	movs	r3, #8
 8002cd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	611a      	str	r2, [r3, #16]
          break;
 8002cda:	e009      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cdc:	2308      	movs	r3, #8
 8002cde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69fa      	ldr	r2, [r7, #28]
 8002ce4:	615a      	str	r2, [r3, #20]
          break;
 8002ce6:	e003      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	623b      	str	r3, [r7, #32]
          break;
 8002cec:	e000      	b.n	8002cf0 <HAL_GPIO_Init+0x130>
          break;
 8002cee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2bff      	cmp	r3, #255	@ 0xff
 8002cf4:	d801      	bhi.n	8002cfa <HAL_GPIO_Init+0x13a>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	e001      	b.n	8002cfe <HAL_GPIO_Init+0x13e>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	3304      	adds	r3, #4
 8002cfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	2bff      	cmp	r3, #255	@ 0xff
 8002d04:	d802      	bhi.n	8002d0c <HAL_GPIO_Init+0x14c>
 8002d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	e002      	b.n	8002d12 <HAL_GPIO_Init+0x152>
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0e:	3b08      	subs	r3, #8
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	210f      	movs	r1, #15
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	401a      	ands	r2, r3
 8002d24:	6a39      	ldr	r1, [r7, #32]
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80b1 	beq.w	8002ea2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d40:	4b4d      	ldr	r3, [pc, #308]	@ (8002e78 <HAL_GPIO_Init+0x2b8>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	4a4c      	ldr	r2, [pc, #304]	@ (8002e78 <HAL_GPIO_Init+0x2b8>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6193      	str	r3, [r2, #24]
 8002d4c:	4b4a      	ldr	r3, [pc, #296]	@ (8002e78 <HAL_GPIO_Init+0x2b8>)
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d58:	4a48      	ldr	r2, [pc, #288]	@ (8002e7c <HAL_GPIO_Init+0x2bc>)
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	f003 0303 	and.w	r3, r3, #3
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	220f      	movs	r2, #15
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	68fa      	ldr	r2, [r7, #12]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a40      	ldr	r2, [pc, #256]	@ (8002e80 <HAL_GPIO_Init+0x2c0>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d013      	beq.n	8002dac <HAL_GPIO_Init+0x1ec>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3f      	ldr	r2, [pc, #252]	@ (8002e84 <HAL_GPIO_Init+0x2c4>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d00d      	beq.n	8002da8 <HAL_GPIO_Init+0x1e8>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a3e      	ldr	r2, [pc, #248]	@ (8002e88 <HAL_GPIO_Init+0x2c8>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d007      	beq.n	8002da4 <HAL_GPIO_Init+0x1e4>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a3d      	ldr	r2, [pc, #244]	@ (8002e8c <HAL_GPIO_Init+0x2cc>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d101      	bne.n	8002da0 <HAL_GPIO_Init+0x1e0>
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e006      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002da0:	2304      	movs	r3, #4
 8002da2:	e004      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002da4:	2302      	movs	r3, #2
 8002da6:	e002      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_GPIO_Init+0x1ee>
 8002dac:	2300      	movs	r3, #0
 8002dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002db0:	f002 0203 	and.w	r2, r2, #3
 8002db4:	0092      	lsls	r2, r2, #2
 8002db6:	4093      	lsls	r3, r2
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dbe:	492f      	ldr	r1, [pc, #188]	@ (8002e7c <HAL_GPIO_Init+0x2bc>)
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc2:	089b      	lsrs	r3, r3, #2
 8002dc4:	3302      	adds	r3, #2
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d006      	beq.n	8002de6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dd8:	4b2d      	ldr	r3, [pc, #180]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	492c      	ldr	r1, [pc, #176]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	608b      	str	r3, [r1, #8]
 8002de4:	e006      	b.n	8002df4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002de6:	4b2a      	ldr	r3, [pc, #168]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	43db      	mvns	r3, r3
 8002dee:	4928      	ldr	r1, [pc, #160]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d006      	beq.n	8002e0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e00:	4b23      	ldr	r3, [pc, #140]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e02:	68da      	ldr	r2, [r3, #12]
 8002e04:	4922      	ldr	r1, [pc, #136]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	60cb      	str	r3, [r1, #12]
 8002e0c:	e006      	b.n	8002e1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002e0e:	4b20      	ldr	r3, [pc, #128]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	69bb      	ldr	r3, [r7, #24]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	491e      	ldr	r1, [pc, #120]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d006      	beq.n	8002e36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e28:	4b19      	ldr	r3, [pc, #100]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	4918      	ldr	r1, [pc, #96]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
 8002e34:	e006      	b.n	8002e44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e36:	4b16      	ldr	r3, [pc, #88]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	4914      	ldr	r1, [pc, #80]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d021      	beq.n	8002e94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e50:	4b0f      	ldr	r3, [pc, #60]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	490e      	ldr	r1, [pc, #56]	@ (8002e90 <HAL_GPIO_Init+0x2d0>)
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	600b      	str	r3, [r1, #0]
 8002e5c:	e021      	b.n	8002ea2 <HAL_GPIO_Init+0x2e2>
 8002e5e:	bf00      	nop
 8002e60:	10320000 	.word	0x10320000
 8002e64:	10310000 	.word	0x10310000
 8002e68:	10220000 	.word	0x10220000
 8002e6c:	10210000 	.word	0x10210000
 8002e70:	10120000 	.word	0x10120000
 8002e74:	10110000 	.word	0x10110000
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40010000 	.word	0x40010000
 8002e80:	40010800 	.word	0x40010800
 8002e84:	40010c00 	.word	0x40010c00
 8002e88:	40011000 	.word	0x40011000
 8002e8c:	40011400 	.word	0x40011400
 8002e90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <HAL_GPIO_Init+0x304>)
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	4909      	ldr	r1, [pc, #36]	@ (8002ec4 <HAL_GPIO_Init+0x304>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	fa22 f303 	lsr.w	r3, r2, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f47f ae8e 	bne.w	8002bd4 <HAL_GPIO_Init+0x14>
  }
}
 8002eb8:	bf00      	nop
 8002eba:	bf00      	nop
 8002ebc:	372c      	adds	r7, #44	@ 0x2c
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bc80      	pop	{r7}
 8002ec2:	4770      	bx	lr
 8002ec4:	40010400 	.word	0x40010400

08002ec8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	807b      	strh	r3, [r7, #2]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ed8:	787b      	ldrb	r3, [r7, #1]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ede:	887a      	ldrh	r2, [r7, #2]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ee4:	e003      	b.n	8002eee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ee6:	887b      	ldrh	r3, [r7, #2]
 8002ee8:	041a      	lsls	r2, r3, #16
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	611a      	str	r2, [r3, #16]
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e272      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0301 	and.w	r3, r3, #1
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 8087 	beq.w	8003026 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f18:	4b92      	ldr	r3, [pc, #584]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 030c 	and.w	r3, r3, #12
 8002f20:	2b04      	cmp	r3, #4
 8002f22:	d00c      	beq.n	8002f3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f24:	4b8f      	ldr	r3, [pc, #572]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f003 030c 	and.w	r3, r3, #12
 8002f2c:	2b08      	cmp	r3, #8
 8002f2e:	d112      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5e>
 8002f30:	4b8c      	ldr	r3, [pc, #560]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f3c:	d10b      	bne.n	8002f56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f3e:	4b89      	ldr	r3, [pc, #548]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d06c      	beq.n	8003024 <HAL_RCC_OscConfig+0x12c>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d168      	bne.n	8003024 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e24c      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f5e:	d106      	bne.n	8002f6e <HAL_RCC_OscConfig+0x76>
 8002f60:	4b80      	ldr	r3, [pc, #512]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a7f      	ldr	r2, [pc, #508]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	e02e      	b.n	8002fcc <HAL_RCC_OscConfig+0xd4>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10c      	bne.n	8002f90 <HAL_RCC_OscConfig+0x98>
 8002f76:	4b7b      	ldr	r3, [pc, #492]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a7a      	ldr	r2, [pc, #488]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f80:	6013      	str	r3, [r2, #0]
 8002f82:	4b78      	ldr	r3, [pc, #480]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a77      	ldr	r2, [pc, #476]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f8c:	6013      	str	r3, [r2, #0]
 8002f8e:	e01d      	b.n	8002fcc <HAL_RCC_OscConfig+0xd4>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f98:	d10c      	bne.n	8002fb4 <HAL_RCC_OscConfig+0xbc>
 8002f9a:	4b72      	ldr	r3, [pc, #456]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a71      	ldr	r2, [pc, #452]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fa4:	6013      	str	r3, [r2, #0]
 8002fa6:	4b6f      	ldr	r3, [pc, #444]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a6e      	ldr	r2, [pc, #440]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb0:	6013      	str	r3, [r2, #0]
 8002fb2:	e00b      	b.n	8002fcc <HAL_RCC_OscConfig+0xd4>
 8002fb4:	4b6b      	ldr	r3, [pc, #428]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a6a      	ldr	r2, [pc, #424]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fbe:	6013      	str	r3, [r2, #0]
 8002fc0:	4b68      	ldr	r3, [pc, #416]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a67      	ldr	r2, [pc, #412]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d013      	beq.n	8002ffc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd4:	f7fe fe24 	bl	8001c20 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fdc:	f7fe fe20 	bl	8001c20 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b64      	cmp	r3, #100	@ 0x64
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e200      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fee:	4b5d      	ldr	r3, [pc, #372]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0f0      	beq.n	8002fdc <HAL_RCC_OscConfig+0xe4>
 8002ffa:	e014      	b.n	8003026 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fe10 	bl	8001c20 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003002:	e008      	b.n	8003016 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003004:	f7fe fe0c 	bl	8001c20 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	2b64      	cmp	r3, #100	@ 0x64
 8003010:	d901      	bls.n	8003016 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003012:	2303      	movs	r3, #3
 8003014:	e1ec      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003016:	4b53      	ldr	r3, [pc, #332]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301e:	2b00      	cmp	r3, #0
 8003020:	d1f0      	bne.n	8003004 <HAL_RCC_OscConfig+0x10c>
 8003022:	e000      	b.n	8003026 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003024:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d063      	beq.n	80030fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003032:	4b4c      	ldr	r3, [pc, #304]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f003 030c 	and.w	r3, r3, #12
 800303a:	2b00      	cmp	r3, #0
 800303c:	d00b      	beq.n	8003056 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800303e:	4b49      	ldr	r3, [pc, #292]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 030c 	and.w	r3, r3, #12
 8003046:	2b08      	cmp	r3, #8
 8003048:	d11c      	bne.n	8003084 <HAL_RCC_OscConfig+0x18c>
 800304a:	4b46      	ldr	r3, [pc, #280]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d116      	bne.n	8003084 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003056:	4b43      	ldr	r3, [pc, #268]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d005      	beq.n	800306e <HAL_RCC_OscConfig+0x176>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d001      	beq.n	800306e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e1c0      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800306e:	4b3d      	ldr	r3, [pc, #244]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	4939      	ldr	r1, [pc, #228]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 800307e:	4313      	orrs	r3, r2
 8003080:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003082:	e03a      	b.n	80030fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d020      	beq.n	80030ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800308c:	4b36      	ldr	r3, [pc, #216]	@ (8003168 <HAL_RCC_OscConfig+0x270>)
 800308e:	2201      	movs	r2, #1
 8003090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003092:	f7fe fdc5 	bl	8001c20 <HAL_GetTick>
 8003096:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003098:	e008      	b.n	80030ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309a:	f7fe fdc1 	bl	8001c20 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e1a1      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0f0      	beq.n	800309a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
 80030c4:	00db      	lsls	r3, r3, #3
 80030c6:	4927      	ldr	r1, [pc, #156]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030c8:	4313      	orrs	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]
 80030cc:	e015      	b.n	80030fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ce:	4b26      	ldr	r3, [pc, #152]	@ (8003168 <HAL_RCC_OscConfig+0x270>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d4:	f7fe fda4 	bl	8001c20 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030da:	e008      	b.n	80030ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030dc:	f7fe fda0 	bl	8001c20 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	d901      	bls.n	80030ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030ea:	2303      	movs	r3, #3
 80030ec:	e180      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ee:	4b1d      	ldr	r3, [pc, #116]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d1f0      	bne.n	80030dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0308 	and.w	r3, r3, #8
 8003102:	2b00      	cmp	r3, #0
 8003104:	d03a      	beq.n	800317c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d019      	beq.n	8003142 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800310e:	4b17      	ldr	r3, [pc, #92]	@ (800316c <HAL_RCC_OscConfig+0x274>)
 8003110:	2201      	movs	r2, #1
 8003112:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003114:	f7fe fd84 	bl	8001c20 <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311a:	e008      	b.n	800312e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311c:	f7fe fd80 	bl	8001c20 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b02      	cmp	r3, #2
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e160      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800312e:	4b0d      	ldr	r3, [pc, #52]	@ (8003164 <HAL_RCC_OscConfig+0x26c>)
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d0f0      	beq.n	800311c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800313a:	2001      	movs	r0, #1
 800313c:	f000 face 	bl	80036dc <RCC_Delay>
 8003140:	e01c      	b.n	800317c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003142:	4b0a      	ldr	r3, [pc, #40]	@ (800316c <HAL_RCC_OscConfig+0x274>)
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003148:	f7fe fd6a 	bl	8001c20 <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800314e:	e00f      	b.n	8003170 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003150:	f7fe fd66 	bl	8001c20 <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b02      	cmp	r3, #2
 800315c:	d908      	bls.n	8003170 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e146      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
 8003162:	bf00      	nop
 8003164:	40021000 	.word	0x40021000
 8003168:	42420000 	.word	0x42420000
 800316c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003170:	4b92      	ldr	r3, [pc, #584]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e9      	bne.n	8003150 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0304 	and.w	r3, r3, #4
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80a6 	beq.w	80032d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800318a:	2300      	movs	r3, #0
 800318c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318e:	4b8b      	ldr	r3, [pc, #556]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10d      	bne.n	80031b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800319a:	4b88      	ldr	r3, [pc, #544]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800319c:	69db      	ldr	r3, [r3, #28]
 800319e:	4a87      	ldr	r2, [pc, #540]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031a4:	61d3      	str	r3, [r2, #28]
 80031a6:	4b85      	ldr	r3, [pc, #532]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ae:	60bb      	str	r3, [r7, #8]
 80031b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b2:	2301      	movs	r3, #1
 80031b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b6:	4b82      	ldr	r3, [pc, #520]	@ (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d118      	bne.n	80031f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c2:	4b7f      	ldr	r3, [pc, #508]	@ (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a7e      	ldr	r2, [pc, #504]	@ (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ce:	f7fe fd27 	bl	8001c20 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d6:	f7fe fd23 	bl	8001c20 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b64      	cmp	r3, #100	@ 0x64
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e103      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e8:	4b75      	ldr	r3, [pc, #468]	@ (80033c0 <HAL_RCC_OscConfig+0x4c8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0f0      	beq.n	80031d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d106      	bne.n	800320a <HAL_RCC_OscConfig+0x312>
 80031fc:	4b6f      	ldr	r3, [pc, #444]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80031fe:	6a1b      	ldr	r3, [r3, #32]
 8003200:	4a6e      	ldr	r2, [pc, #440]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	6213      	str	r3, [r2, #32]
 8003208:	e02d      	b.n	8003266 <HAL_RCC_OscConfig+0x36e>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10c      	bne.n	800322c <HAL_RCC_OscConfig+0x334>
 8003212:	4b6a      	ldr	r3, [pc, #424]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003214:	6a1b      	ldr	r3, [r3, #32]
 8003216:	4a69      	ldr	r2, [pc, #420]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003218:	f023 0301 	bic.w	r3, r3, #1
 800321c:	6213      	str	r3, [r2, #32]
 800321e:	4b67      	ldr	r3, [pc, #412]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003220:	6a1b      	ldr	r3, [r3, #32]
 8003222:	4a66      	ldr	r2, [pc, #408]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003224:	f023 0304 	bic.w	r3, r3, #4
 8003228:	6213      	str	r3, [r2, #32]
 800322a:	e01c      	b.n	8003266 <HAL_RCC_OscConfig+0x36e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	2b05      	cmp	r3, #5
 8003232:	d10c      	bne.n	800324e <HAL_RCC_OscConfig+0x356>
 8003234:	4b61      	ldr	r3, [pc, #388]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	4a60      	ldr	r2, [pc, #384]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800323a:	f043 0304 	orr.w	r3, r3, #4
 800323e:	6213      	str	r3, [r2, #32]
 8003240:	4b5e      	ldr	r3, [pc, #376]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003242:	6a1b      	ldr	r3, [r3, #32]
 8003244:	4a5d      	ldr	r2, [pc, #372]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003246:	f043 0301 	orr.w	r3, r3, #1
 800324a:	6213      	str	r3, [r2, #32]
 800324c:	e00b      	b.n	8003266 <HAL_RCC_OscConfig+0x36e>
 800324e:	4b5b      	ldr	r3, [pc, #364]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	4a5a      	ldr	r2, [pc, #360]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003254:	f023 0301 	bic.w	r3, r3, #1
 8003258:	6213      	str	r3, [r2, #32]
 800325a:	4b58      	ldr	r3, [pc, #352]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	4a57      	ldr	r2, [pc, #348]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003260:	f023 0304 	bic.w	r3, r3, #4
 8003264:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d015      	beq.n	800329a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800326e:	f7fe fcd7 	bl	8001c20 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003274:	e00a      	b.n	800328c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003276:	f7fe fcd3 	bl	8001c20 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003284:	4293      	cmp	r3, r2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e0b1      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800328c:	4b4b      	ldr	r3, [pc, #300]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0ee      	beq.n	8003276 <HAL_RCC_OscConfig+0x37e>
 8003298:	e014      	b.n	80032c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800329a:	f7fe fcc1 	bl	8001c20 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a0:	e00a      	b.n	80032b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a2:	f7fe fcbd 	bl	8001c20 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e09b      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032b8:	4b40      	ldr	r3, [pc, #256]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1ee      	bne.n	80032a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032c4:	7dfb      	ldrb	r3, [r7, #23]
 80032c6:	2b01      	cmp	r3, #1
 80032c8:	d105      	bne.n	80032d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ca:	4b3c      	ldr	r3, [pc, #240]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	4a3b      	ldr	r2, [pc, #236]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f000 8087 	beq.w	80033ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e0:	4b36      	ldr	r3, [pc, #216]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 030c 	and.w	r3, r3, #12
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d061      	beq.n	80033b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	69db      	ldr	r3, [r3, #28]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d146      	bne.n	8003382 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f4:	4b33      	ldr	r3, [pc, #204]	@ (80033c4 <HAL_RCC_OscConfig+0x4cc>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fa:	f7fe fc91 	bl	8001c20 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe fc8d 	bl	8001c20 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e06d      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003314:	4b29      	ldr	r3, [pc, #164]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f0      	bne.n	8003302 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a1b      	ldr	r3, [r3, #32]
 8003324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003328:	d108      	bne.n	800333c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800332a:	4b24      	ldr	r3, [pc, #144]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	4921      	ldr	r1, [pc, #132]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003338:	4313      	orrs	r3, r2
 800333a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800333c:	4b1f      	ldr	r3, [pc, #124]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a19      	ldr	r1, [r3, #32]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334c:	430b      	orrs	r3, r1
 800334e:	491b      	ldr	r1, [pc, #108]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003350:	4313      	orrs	r3, r2
 8003352:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003354:	4b1b      	ldr	r3, [pc, #108]	@ (80033c4 <HAL_RCC_OscConfig+0x4cc>)
 8003356:	2201      	movs	r2, #1
 8003358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335a:	f7fe fc61 	bl	8001c20 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003360:	e008      	b.n	8003374 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003362:	f7fe fc5d 	bl	8001c20 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e03d      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003374:	4b11      	ldr	r3, [pc, #68]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0f0      	beq.n	8003362 <HAL_RCC_OscConfig+0x46a>
 8003380:	e035      	b.n	80033ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003382:	4b10      	ldr	r3, [pc, #64]	@ (80033c4 <HAL_RCC_OscConfig+0x4cc>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003388:	f7fe fc4a 	bl	8001c20 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003390:	f7fe fc46 	bl	8001c20 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e026      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033a2:	4b06      	ldr	r3, [pc, #24]	@ (80033bc <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x498>
 80033ae:	e01e      	b.n	80033ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d107      	bne.n	80033c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e019      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40007000 	.word	0x40007000
 80033c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033c8:	4b0b      	ldr	r3, [pc, #44]	@ (80033f8 <HAL_RCC_OscConfig+0x500>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d106      	bne.n	80033ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d001      	beq.n	80033ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40021000 	.word	0x40021000

080033fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d101      	bne.n	8003410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e0d0      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003410:	4b6a      	ldr	r3, [pc, #424]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d910      	bls.n	8003440 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341e:	4b67      	ldr	r3, [pc, #412]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f023 0207 	bic.w	r2, r3, #7
 8003426:	4965      	ldr	r1, [pc, #404]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	4313      	orrs	r3, r2
 800342c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800342e:	4b63      	ldr	r3, [pc, #396]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0307 	and.w	r3, r3, #7
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	429a      	cmp	r2, r3
 800343a:	d001      	beq.n	8003440 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e0b8      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d020      	beq.n	800348e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b00      	cmp	r3, #0
 8003456:	d005      	beq.n	8003464 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003458:	4b59      	ldr	r3, [pc, #356]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4a58      	ldr	r2, [pc, #352]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800345e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003462:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d005      	beq.n	800347c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003470:	4b53      	ldr	r3, [pc, #332]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	4a52      	ldr	r2, [pc, #328]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800347a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800347c:	4b50      	ldr	r3, [pc, #320]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	494d      	ldr	r1, [pc, #308]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800348a:	4313      	orrs	r3, r2
 800348c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d040      	beq.n	800351c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d107      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a2:	4b47      	ldr	r3, [pc, #284]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d115      	bne.n	80034da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e07f      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d107      	bne.n	80034ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ba:	4b41      	ldr	r3, [pc, #260]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e073      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ca:	4b3d      	ldr	r3, [pc, #244]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e06b      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034da:	4b39      	ldr	r3, [pc, #228]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f023 0203 	bic.w	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4936      	ldr	r1, [pc, #216]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034ec:	f7fe fb98 	bl	8001c20 <HAL_GetTick>
 80034f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f2:	e00a      	b.n	800350a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f4:	f7fe fb94 	bl	8001c20 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e053      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350a:	4b2d      	ldr	r3, [pc, #180]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 020c 	and.w	r2, r3, #12
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	429a      	cmp	r2, r3
 800351a:	d1eb      	bne.n	80034f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800351c:	4b27      	ldr	r3, [pc, #156]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0307 	and.w	r3, r3, #7
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d210      	bcs.n	800354c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352a:	4b24      	ldr	r3, [pc, #144]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f023 0207 	bic.w	r2, r3, #7
 8003532:	4922      	ldr	r1, [pc, #136]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	4313      	orrs	r3, r2
 8003538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800353a:	4b20      	ldr	r3, [pc, #128]	@ (80035bc <HAL_RCC_ClockConfig+0x1c0>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	429a      	cmp	r2, r3
 8003546:	d001      	beq.n	800354c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e032      	b.n	80035b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	d008      	beq.n	800356a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003558:	4b19      	ldr	r3, [pc, #100]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	4916      	ldr	r1, [pc, #88]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003566:	4313      	orrs	r3, r2
 8003568:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0308 	and.w	r3, r3, #8
 8003572:	2b00      	cmp	r3, #0
 8003574:	d009      	beq.n	800358a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003576:	4b12      	ldr	r3, [pc, #72]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	490e      	ldr	r1, [pc, #56]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003586:	4313      	orrs	r3, r2
 8003588:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800358a:	f000 f821 	bl	80035d0 <HAL_RCC_GetSysClockFreq>
 800358e:	4602      	mov	r2, r0
 8003590:	4b0b      	ldr	r3, [pc, #44]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	091b      	lsrs	r3, r3, #4
 8003596:	f003 030f 	and.w	r3, r3, #15
 800359a:	490a      	ldr	r1, [pc, #40]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c8>)
 800359c:	5ccb      	ldrb	r3, [r1, r3]
 800359e:	fa22 f303 	lsr.w	r3, r2, r3
 80035a2:	4a09      	ldr	r2, [pc, #36]	@ (80035c8 <HAL_RCC_ClockConfig+0x1cc>)
 80035a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035a6:	4b09      	ldr	r3, [pc, #36]	@ (80035cc <HAL_RCC_ClockConfig+0x1d0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f7fe faf6 	bl	8001b9c <HAL_InitTick>

  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40022000 	.word	0x40022000
 80035c0:	40021000 	.word	0x40021000
 80035c4:	08007374 	.word	0x08007374
 80035c8:	20000000 	.word	0x20000000
 80035cc:	20000004 	.word	0x20000004

080035d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b087      	sub	sp, #28
 80035d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035d6:	2300      	movs	r3, #0
 80035d8:	60fb      	str	r3, [r7, #12]
 80035da:	2300      	movs	r3, #0
 80035dc:	60bb      	str	r3, [r7, #8]
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
 80035e2:	2300      	movs	r3, #0
 80035e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x94>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	f003 030c 	and.w	r3, r3, #12
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	d002      	beq.n	8003600 <HAL_RCC_GetSysClockFreq+0x30>
 80035fa:	2b08      	cmp	r3, #8
 80035fc:	d003      	beq.n	8003606 <HAL_RCC_GetSysClockFreq+0x36>
 80035fe:	e027      	b.n	8003650 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003600:	4b19      	ldr	r3, [pc, #100]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x98>)
 8003602:	613b      	str	r3, [r7, #16]
      break;
 8003604:	e027      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	0c9b      	lsrs	r3, r3, #18
 800360a:	f003 030f 	and.w	r3, r3, #15
 800360e:	4a17      	ldr	r2, [pc, #92]	@ (800366c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003610:	5cd3      	ldrb	r3, [r2, r3]
 8003612:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d010      	beq.n	8003640 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800361e:	4b11      	ldr	r3, [pc, #68]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x94>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	0c5b      	lsrs	r3, r3, #17
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	4a11      	ldr	r2, [pc, #68]	@ (8003670 <HAL_RCC_GetSysClockFreq+0xa0>)
 800362a:	5cd3      	ldrb	r3, [r2, r3]
 800362c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a0d      	ldr	r2, [pc, #52]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x98>)
 8003632:	fb03 f202 	mul.w	r2, r3, r2
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	fbb2 f3f3 	udiv	r3, r2, r3
 800363c:	617b      	str	r3, [r7, #20]
 800363e:	e004      	b.n	800364a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a0c      	ldr	r2, [pc, #48]	@ (8003674 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003644:	fb02 f303 	mul.w	r3, r2, r3
 8003648:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	613b      	str	r3, [r7, #16]
      break;
 800364e:	e002      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003650:	4b05      	ldr	r3, [pc, #20]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x98>)
 8003652:	613b      	str	r3, [r7, #16]
      break;
 8003654:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003656:	693b      	ldr	r3, [r7, #16]
}
 8003658:	4618      	mov	r0, r3
 800365a:	371c      	adds	r7, #28
 800365c:	46bd      	mov	sp, r7
 800365e:	bc80      	pop	{r7}
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	40021000 	.word	0x40021000
 8003668:	007a1200 	.word	0x007a1200
 800366c:	0800738c 	.word	0x0800738c
 8003670:	0800739c 	.word	0x0800739c
 8003674:	003d0900 	.word	0x003d0900

08003678 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800367c:	4b02      	ldr	r3, [pc, #8]	@ (8003688 <HAL_RCC_GetHCLKFreq+0x10>)
 800367e:	681b      	ldr	r3, [r3, #0]
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr
 8003688:	20000000 	.word	0x20000000

0800368c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003690:	f7ff fff2 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 8003694:	4602      	mov	r2, r0
 8003696:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	0a1b      	lsrs	r3, r3, #8
 800369c:	f003 0307 	and.w	r3, r3, #7
 80036a0:	4903      	ldr	r1, [pc, #12]	@ (80036b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036a2:	5ccb      	ldrb	r3, [r1, r3]
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40021000 	.word	0x40021000
 80036b0:	08007384 	.word	0x08007384

080036b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036b8:	f7ff ffde 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b05      	ldr	r3, [pc, #20]	@ (80036d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	0adb      	lsrs	r3, r3, #11
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	4903      	ldr	r1, [pc, #12]	@ (80036d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
 80036cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	bd80      	pop	{r7, pc}
 80036d4:	40021000 	.word	0x40021000
 80036d8:	08007384 	.word	0x08007384

080036dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003710 <RCC_Delay+0x34>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a0a      	ldr	r2, [pc, #40]	@ (8003714 <RCC_Delay+0x38>)
 80036ea:	fba2 2303 	umull	r2, r3, r2, r3
 80036ee:	0a5b      	lsrs	r3, r3, #9
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	fb02 f303 	mul.w	r3, r2, r3
 80036f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036f8:	bf00      	nop
  }
  while (Delay --);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	1e5a      	subs	r2, r3, #1
 80036fe:	60fa      	str	r2, [r7, #12]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1f9      	bne.n	80036f8 <RCC_Delay+0x1c>
}
 8003704:	bf00      	nop
 8003706:	bf00      	nop
 8003708:	3714      	adds	r7, #20
 800370a:	46bd      	mov	sp, r7
 800370c:	bc80      	pop	{r7}
 800370e:	4770      	bx	lr
 8003710:	20000000 	.word	0x20000000
 8003714:	10624dd3 	.word	0x10624dd3

08003718 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	613b      	str	r3, [r7, #16]
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0301 	and.w	r3, r3, #1
 8003730:	2b00      	cmp	r3, #0
 8003732:	d07d      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003734:	2300      	movs	r3, #0
 8003736:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003738:	4b4f      	ldr	r3, [pc, #316]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10d      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003744:	4b4c      	ldr	r3, [pc, #304]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003746:	69db      	ldr	r3, [r3, #28]
 8003748:	4a4b      	ldr	r2, [pc, #300]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800374e:	61d3      	str	r3, [r2, #28]
 8003750:	4b49      	ldr	r3, [pc, #292]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003758:	60bb      	str	r3, [r7, #8]
 800375a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800375c:	2301      	movs	r3, #1
 800375e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003760:	4b46      	ldr	r3, [pc, #280]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003768:	2b00      	cmp	r3, #0
 800376a:	d118      	bne.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800376c:	4b43      	ldr	r3, [pc, #268]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a42      	ldr	r2, [pc, #264]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003776:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003778:	f7fe fa52 	bl	8001c20 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377e:	e008      	b.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003780:	f7fe fa4e 	bl	8001c20 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b64      	cmp	r3, #100	@ 0x64
 800378c:	d901      	bls.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e06d      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003792:	4b3a      	ldr	r3, [pc, #232]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f0      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800379e:	4b36      	ldr	r3, [pc, #216]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d02e      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d027      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037bc:	4b2e      	ldr	r3, [pc, #184]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037c6:	4b2e      	ldr	r3, [pc, #184]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037c8:	2201      	movs	r2, #1
 80037ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037cc:	4b2c      	ldr	r3, [pc, #176]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037d2:	4a29      	ldr	r2, [pc, #164]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d014      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe fa1d 	bl	8001c20 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037e8:	e00a      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ea:	f7fe fa19 	bl	8001c20 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d901      	bls.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e036      	b.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003800:	4b1d      	ldr	r3, [pc, #116]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0ee      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800380c:	4b1a      	ldr	r3, [pc, #104]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	4917      	ldr	r1, [pc, #92]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381a:	4313      	orrs	r3, r2
 800381c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800381e:	7dfb      	ldrb	r3, [r7, #23]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d105      	bne.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003824:	4b14      	ldr	r3, [pc, #80]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	4a13      	ldr	r2, [pc, #76]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800382e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d008      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800383c:	4b0e      	ldr	r3, [pc, #56]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	490b      	ldr	r1, [pc, #44]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384a:	4313      	orrs	r3, r2
 800384c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0310 	and.w	r3, r3, #16
 8003856:	2b00      	cmp	r3, #0
 8003858:	d008      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800385a:	4b07      	ldr	r3, [pc, #28]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	4904      	ldr	r1, [pc, #16]	@ (8003878 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003868:	4313      	orrs	r3, r2
 800386a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3718      	adds	r7, #24
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40021000 	.word	0x40021000
 800387c:	40007000 	.word	0x40007000
 8003880:	42420440 	.word	0x42420440

08003884 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]
 8003890:	2300      	movs	r3, #0
 8003892:	61fb      	str	r3, [r7, #28]
 8003894:	2300      	movs	r3, #0
 8003896:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003898:	2300      	movs	r3, #0
 800389a:	60fb      	str	r3, [r7, #12]
 800389c:	2300      	movs	r3, #0
 800389e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d00a      	beq.n	80038bc <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b10      	cmp	r3, #16
 80038aa:	f200 808a 	bhi.w	80039c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d045      	beq.n	8003940 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d075      	beq.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80038ba:	e082      	b.n	80039c2 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80038bc:	4b46      	ldr	r3, [pc, #280]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80038c2:	4b45      	ldr	r3, [pc, #276]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d07b      	beq.n	80039c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	0c9b      	lsrs	r3, r3, #18
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	4a41      	ldr	r2, [pc, #260]	@ (80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80038d8:	5cd3      	ldrb	r3, [r2, r3]
 80038da:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d015      	beq.n	8003912 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038e6:	4b3c      	ldr	r3, [pc, #240]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	0c5b      	lsrs	r3, r3, #17
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	4a3b      	ldr	r2, [pc, #236]	@ (80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80038f2:	5cd3      	ldrb	r3, [r2, r3]
 80038f4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00d      	beq.n	800391c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003900:	4a38      	ldr	r2, [pc, #224]	@ (80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	fbb2 f2f3 	udiv	r2, r2, r3
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	fb02 f303 	mul.w	r3, r2, r3
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	e004      	b.n	800391c <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4a34      	ldr	r2, [pc, #208]	@ (80039e8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003916:	fb02 f303 	mul.w	r3, r2, r3
 800391a:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800391c:	4b2e      	ldr	r3, [pc, #184]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003924:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003928:	d102      	bne.n	8003930 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	61bb      	str	r3, [r7, #24]
      break;
 800392e:	e04a      	b.n	80039c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	4a2d      	ldr	r2, [pc, #180]	@ (80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003936:	fba2 2303 	umull	r2, r3, r2, r3
 800393a:	085b      	lsrs	r3, r3, #1
 800393c:	61bb      	str	r3, [r7, #24]
      break;
 800393e:	e042      	b.n	80039c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003940:	4b25      	ldr	r3, [pc, #148]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800394c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003950:	d108      	bne.n	8003964 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0302 	and.w	r3, r3, #2
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800395c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003960:	61bb      	str	r3, [r7, #24]
 8003962:	e01f      	b.n	80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800396a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800396e:	d109      	bne.n	8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003970:	4b19      	ldr	r3, [pc, #100]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800397c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003980:	61bb      	str	r3, [r7, #24]
 8003982:	e00f      	b.n	80039a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800398e:	d11c      	bne.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003990:	4b11      	ldr	r3, [pc, #68]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d016      	beq.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800399c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80039a0:	61bb      	str	r3, [r7, #24]
      break;
 80039a2:	e012      	b.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80039a4:	e011      	b.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80039a6:	f7ff fe85 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 80039aa:	4602      	mov	r2, r0
 80039ac:	4b0a      	ldr	r3, [pc, #40]	@ (80039d8 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	0b9b      	lsrs	r3, r3, #14
 80039b2:	f003 0303 	and.w	r3, r3, #3
 80039b6:	3301      	adds	r3, #1
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80039be:	61bb      	str	r3, [r7, #24]
      break;
 80039c0:	e004      	b.n	80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039c2:	bf00      	nop
 80039c4:	e002      	b.n	80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039c6:	bf00      	nop
 80039c8:	e000      	b.n	80039cc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80039ca:	bf00      	nop
    }
  }
  return (frequency);
 80039cc:	69bb      	ldr	r3, [r7, #24]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	40021000 	.word	0x40021000
 80039dc:	080073a0 	.word	0x080073a0
 80039e0:	080073b0 	.word	0x080073b0
 80039e4:	007a1200 	.word	0x007a1200
 80039e8:	003d0900 	.word	0x003d0900
 80039ec:	aaaaaaab 	.word	0xaaaaaaab

080039f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e042      	b.n	8003a88 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d106      	bne.n	8003a1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7fd ff24 	bl	8001864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2224      	movs	r2, #36	@ 0x24
 8003a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003a32:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 fd63 	bl	8004500 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	691a      	ldr	r2, [r3, #16]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a48:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695a      	ldr	r2, [r3, #20]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a58:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003a68:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2220      	movs	r2, #32
 8003a7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b08a      	sub	sp, #40	@ 0x28
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	603b      	str	r3, [r7, #0]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b20      	cmp	r3, #32
 8003aae:	d175      	bne.n	8003b9c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ab0:	68bb      	ldr	r3, [r7, #8]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d002      	beq.n	8003abc <HAL_UART_Transmit+0x2c>
 8003ab6:	88fb      	ldrh	r3, [r7, #6]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e06e      	b.n	8003b9e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2221      	movs	r2, #33	@ 0x21
 8003aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ace:	f7fe f8a7 	bl	8001c20 <HAL_GetTick>
 8003ad2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	88fa      	ldrh	r2, [r7, #6]
 8003ad8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	88fa      	ldrh	r2, [r7, #6]
 8003ade:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ae8:	d108      	bne.n	8003afc <HAL_UART_Transmit+0x6c>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d104      	bne.n	8003afc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	61bb      	str	r3, [r7, #24]
 8003afa:	e003      	b.n	8003b04 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b00:	2300      	movs	r3, #0
 8003b02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b04:	e02e      	b.n	8003b64 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	2180      	movs	r1, #128	@ 0x80
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fb01 	bl	8004118 <UART_WaitOnFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d005      	beq.n	8003b28 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e03a      	b.n	8003b9e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10b      	bne.n	8003b46 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	881b      	ldrh	r3, [r3, #0]
 8003b32:	461a      	mov	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b3c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	3302      	adds	r3, #2
 8003b42:	61bb      	str	r3, [r7, #24]
 8003b44:	e007      	b.n	8003b56 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	781a      	ldrb	r2, [r3, #0]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	3301      	adds	r3, #1
 8003b54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1cb      	bne.n	8003b06 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	9300      	str	r3, [sp, #0]
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2200      	movs	r2, #0
 8003b76:	2140      	movs	r1, #64	@ 0x40
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f000 facd 	bl	8004118 <UART_WaitOnFlagUntilTimeout>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2220      	movs	r2, #32
 8003b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e006      	b.n	8003b9e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	e000      	b.n	8003b9e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b9c:	2302      	movs	r3, #2
  }
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3720      	adds	r7, #32
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b0ba      	sub	sp, #232	@ 0xe8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003bda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003be6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10f      	bne.n	8003c0e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003bee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bf2:	f003 0320 	and.w	r3, r3, #32
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d009      	beq.n	8003c0e <HAL_UART_IRQHandler+0x66>
 8003bfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bfe:	f003 0320 	and.w	r3, r3, #32
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 fbbc 	bl	8004384 <UART_Receive_IT>
      return;
 8003c0c:	e25b      	b.n	80040c6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c0e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 80de 	beq.w	8003dd4 <HAL_UART_IRQHandler+0x22c>
 8003c18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d106      	bne.n	8003c32 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c28:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 80d1 	beq.w	8003dd4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00b      	beq.n	8003c56 <HAL_UART_IRQHandler+0xae>
 8003c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d005      	beq.n	8003c56 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f043 0201 	orr.w	r2, r3, #1
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00b      	beq.n	8003c7a <HAL_UART_IRQHandler+0xd2>
 8003c62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d005      	beq.n	8003c7a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c72:	f043 0202 	orr.w	r2, r3, #2
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00b      	beq.n	8003c9e <HAL_UART_IRQHandler+0xf6>
 8003c86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c96:	f043 0204 	orr.w	r2, r3, #4
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003c9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ca2:	f003 0308 	and.w	r3, r3, #8
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d011      	beq.n	8003cce <HAL_UART_IRQHandler+0x126>
 8003caa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003cae:	f003 0320 	and.w	r3, r3, #32
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d105      	bne.n	8003cc2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003cb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc6:	f043 0208 	orr.w	r2, r3, #8
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	f000 81f2 	beq.w	80040bc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cdc:	f003 0320 	and.w	r3, r3, #32
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d008      	beq.n	8003cf6 <HAL_UART_IRQHandler+0x14e>
 8003ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce8:	f003 0320 	and.w	r3, r3, #32
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f000 fb47 	bl	8004384 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	bf14      	ite	ne
 8003d04:	2301      	movne	r3, #1
 8003d06:	2300      	moveq	r3, #0
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d103      	bne.n	8003d22 <HAL_UART_IRQHandler+0x17a>
 8003d1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d04f      	beq.n	8003dc2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 fa51 	bl	80041ca <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	695b      	ldr	r3, [r3, #20]
 8003d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d041      	beq.n	8003dba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	3314      	adds	r3, #20
 8003d3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003d44:	e853 3f00 	ldrex	r3, [r3]
 8003d48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003d4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003d50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	3314      	adds	r3, #20
 8003d5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003d62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003d66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003d6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003d72:	e841 2300 	strex	r3, r2, [r1]
 8003d76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003d7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1d9      	bne.n	8003d36 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d013      	beq.n	8003db2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d8e:	4a7e      	ldr	r2, [pc, #504]	@ (8003f88 <HAL_UART_IRQHandler+0x3e0>)
 8003d90:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fe fe9a 	bl	8002ad0 <HAL_DMA_Abort_IT>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d016      	beq.n	8003dd0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003dac:	4610      	mov	r0, r2
 8003dae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db0:	e00e      	b.n	8003dd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 f99c 	bl	80040f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003db8:	e00a      	b.n	8003dd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f000 f998 	bl	80040f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc0:	e006      	b.n	8003dd0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f994 	bl	80040f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003dce:	e175      	b.n	80040bc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dd0:	bf00      	nop
    return;
 8003dd2:	e173      	b.n	80040bc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	f040 814f 	bne.w	800407c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003de2:	f003 0310 	and.w	r3, r3, #16
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	f000 8148 	beq.w	800407c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003df0:	f003 0310 	and.w	r3, r3, #16
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 8141 	beq.w	800407c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60bb      	str	r3, [r7, #8]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	60bb      	str	r3, [r7, #8]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	60bb      	str	r3, [r7, #8]
 8003e0e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	f000 80b6 	beq.w	8003f8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e2c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	f000 8145 	beq.w	80040c0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e3a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	f080 813e 	bcs.w	80040c0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003e4a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	f000 8088 	beq.w	8003f68 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	330c      	adds	r3, #12
 8003e5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003e66:	e853 3f00 	ldrex	r3, [r3]
 8003e6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003e6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e72:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e76:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	330c      	adds	r3, #12
 8003e80:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003e84:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003e88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e8c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003e90:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003e9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1d9      	bne.n	8003e58 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	3314      	adds	r3, #20
 8003eaa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003eae:	e853 3f00 	ldrex	r3, [r3]
 8003eb2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003eb4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003eb6:	f023 0301 	bic.w	r3, r3, #1
 8003eba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	3314      	adds	r3, #20
 8003ec4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003ec8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003ecc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003ed0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003ed4:	e841 2300 	strex	r3, r2, [r1]
 8003ed8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003eda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d1e1      	bne.n	8003ea4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	3314      	adds	r3, #20
 8003ee6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003eea:	e853 3f00 	ldrex	r3, [r3]
 8003eee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ef0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ef2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ef6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	3314      	adds	r3, #20
 8003f00:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003f04:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003f06:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f08:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003f0a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003f0c:	e841 2300 	strex	r3, r2, [r1]
 8003f10:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003f12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1e3      	bne.n	8003ee0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	330c      	adds	r3, #12
 8003f2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f30:	e853 3f00 	ldrex	r3, [r3]
 8003f34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003f36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f38:	f023 0310 	bic.w	r3, r3, #16
 8003f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	330c      	adds	r3, #12
 8003f46:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003f4a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003f4c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003f50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f52:	e841 2300 	strex	r3, r2, [r1]
 8003f56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003f58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1e3      	bne.n	8003f26 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fe fd79 	bl	8002a5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f76:	b29b      	uxth	r3, r3
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 f8bf 	bl	8004102 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f84:	e09c      	b.n	80040c0 <HAL_UART_IRQHandler+0x518>
 8003f86:	bf00      	nop
 8003f88:	0800428f 	.word	0x0800428f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 808e 	beq.w	80040c4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003fa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 8089 	beq.w	80040c4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	330c      	adds	r3, #12
 8003fb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fbc:	e853 3f00 	ldrex	r3, [r3]
 8003fc0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003fc4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003fc8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	330c      	adds	r3, #12
 8003fd2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003fd6:	647a      	str	r2, [r7, #68]	@ 0x44
 8003fd8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003fdc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fde:	e841 2300 	strex	r3, r2, [r1]
 8003fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d1e3      	bne.n	8003fb2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3314      	adds	r3, #20
 8003ff0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff4:	e853 3f00 	ldrex	r3, [r3]
 8003ff8:	623b      	str	r3, [r7, #32]
   return(result);
 8003ffa:	6a3b      	ldr	r3, [r7, #32]
 8003ffc:	f023 0301 	bic.w	r3, r3, #1
 8004000:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	3314      	adds	r3, #20
 800400a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800400e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004010:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004012:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004014:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004016:	e841 2300 	strex	r3, r2, [r1]
 800401a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1e3      	bne.n	8003fea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2220      	movs	r2, #32
 8004026:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2200      	movs	r2, #0
 800402e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	330c      	adds	r3, #12
 8004036:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	e853 3f00 	ldrex	r3, [r3]
 800403e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0310 	bic.w	r3, r3, #16
 8004046:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	330c      	adds	r3, #12
 8004050:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004054:	61fa      	str	r2, [r7, #28]
 8004056:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004058:	69b9      	ldr	r1, [r7, #24]
 800405a:	69fa      	ldr	r2, [r7, #28]
 800405c:	e841 2300 	strex	r3, r2, [r1]
 8004060:	617b      	str	r3, [r7, #20]
   return(result);
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d1e3      	bne.n	8004030 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800406e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004072:	4619      	mov	r1, r3
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f000 f844 	bl	8004102 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800407a:	e023      	b.n	80040c4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800407c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004084:	2b00      	cmp	r3, #0
 8004086:	d009      	beq.n	800409c <HAL_UART_IRQHandler+0x4f4>
 8004088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800408c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f90e 	bl	80042b6 <UART_Transmit_IT>
    return;
 800409a:	e014      	b.n	80040c6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800409c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00e      	beq.n	80040c6 <HAL_UART_IRQHandler+0x51e>
 80040a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d008      	beq.n	80040c6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f000 f94d 	bl	8004354 <UART_EndTransmit_IT>
    return;
 80040ba:	e004      	b.n	80040c6 <HAL_UART_IRQHandler+0x51e>
    return;
 80040bc:	bf00      	nop
 80040be:	e002      	b.n	80040c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80040c0:	bf00      	nop
 80040c2:	e000      	b.n	80040c6 <HAL_UART_IRQHandler+0x51e>
      return;
 80040c4:	bf00      	nop
  }
}
 80040c6:	37e8      	adds	r7, #232	@ 0xe8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr

080040de <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80040de:	b480      	push	{r7}
 80040e0:	b083      	sub	sp, #12
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bc80      	pop	{r7}
 80040ee:	4770      	bx	lr

080040f0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bc80      	pop	{r7}
 8004100:	4770      	bx	lr

08004102 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004102:	b480      	push	{r7}
 8004104:	b083      	sub	sp, #12
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	460b      	mov	r3, r1
 800410c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	bc80      	pop	{r7}
 8004116:	4770      	bx	lr

08004118 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	603b      	str	r3, [r7, #0]
 8004124:	4613      	mov	r3, r2
 8004126:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004128:	e03b      	b.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004130:	d037      	beq.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004132:	f7fd fd75 	bl	8001c20 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	6a3a      	ldr	r2, [r7, #32]
 800413e:	429a      	cmp	r2, r3
 8004140:	d302      	bcc.n	8004148 <UART_WaitOnFlagUntilTimeout+0x30>
 8004142:	6a3b      	ldr	r3, [r7, #32]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e03a      	b.n	80041c2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	f003 0304 	and.w	r3, r3, #4
 8004156:	2b00      	cmp	r3, #0
 8004158:	d023      	beq.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b80      	cmp	r3, #128	@ 0x80
 800415e:	d020      	beq.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b40      	cmp	r3, #64	@ 0x40
 8004164:	d01d      	beq.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0308 	and.w	r3, r3, #8
 8004170:	2b08      	cmp	r3, #8
 8004172:	d116      	bne.n	80041a2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004174:	2300      	movs	r3, #0
 8004176:	617b      	str	r3, [r7, #20]
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	617b      	str	r3, [r7, #20]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	617b      	str	r3, [r7, #20]
 8004188:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800418a:	68f8      	ldr	r0, [r7, #12]
 800418c:	f000 f81d 	bl	80041ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	2208      	movs	r2, #8
 8004194:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e00f      	b.n	80041c2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	4013      	ands	r3, r2
 80041ac:	68ba      	ldr	r2, [r7, #8]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	bf0c      	ite	eq
 80041b2:	2301      	moveq	r3, #1
 80041b4:	2300      	movne	r3, #0
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	461a      	mov	r2, r3
 80041ba:	79fb      	ldrb	r3, [r7, #7]
 80041bc:	429a      	cmp	r2, r3
 80041be:	d0b4      	beq.n	800412a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041ca:	b480      	push	{r7}
 80041cc:	b095      	sub	sp, #84	@ 0x54
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	330c      	adds	r3, #12
 80041d8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041dc:	e853 3f00 	ldrex	r3, [r3]
 80041e0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	330c      	adds	r3, #12
 80041f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041f2:	643a      	str	r2, [r7, #64]	@ 0x40
 80041f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041fa:	e841 2300 	strex	r3, r2, [r1]
 80041fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1e5      	bne.n	80041d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	3314      	adds	r3, #20
 800420c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420e:	6a3b      	ldr	r3, [r7, #32]
 8004210:	e853 3f00 	ldrex	r3, [r3]
 8004214:	61fb      	str	r3, [r7, #28]
   return(result);
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	f023 0301 	bic.w	r3, r3, #1
 800421c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	3314      	adds	r3, #20
 8004224:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004226:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004228:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800422c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e5      	bne.n	8004206 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423e:	2b01      	cmp	r3, #1
 8004240:	d119      	bne.n	8004276 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	330c      	adds	r3, #12
 8004248:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	e853 3f00 	ldrex	r3, [r3]
 8004250:	60bb      	str	r3, [r7, #8]
   return(result);
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f023 0310 	bic.w	r3, r3, #16
 8004258:	647b      	str	r3, [r7, #68]	@ 0x44
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	330c      	adds	r3, #12
 8004260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004262:	61ba      	str	r2, [r7, #24]
 8004264:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004266:	6979      	ldr	r1, [r7, #20]
 8004268:	69ba      	ldr	r2, [r7, #24]
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	613b      	str	r3, [r7, #16]
   return(result);
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d1e5      	bne.n	8004242 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2220      	movs	r2, #32
 800427a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2200      	movs	r2, #0
 8004282:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004284:	bf00      	nop
 8004286:	3754      	adds	r7, #84	@ 0x54
 8004288:	46bd      	mov	sp, r7
 800428a:	bc80      	pop	{r7}
 800428c:	4770      	bx	lr

0800428e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b084      	sub	sp, #16
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f7ff ff21 	bl	80040f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042ae:	bf00      	nop
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80042b6:	b480      	push	{r7}
 80042b8:	b085      	sub	sp, #20
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b21      	cmp	r3, #33	@ 0x21
 80042c8:	d13e      	bne.n	8004348 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042d2:	d114      	bne.n	80042fe <UART_Transmit_IT+0x48>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	691b      	ldr	r3, [r3, #16]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d110      	bne.n	80042fe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a1b      	ldr	r3, [r3, #32]
 80042e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	881b      	ldrh	r3, [r3, #0]
 80042e6:	461a      	mov	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	1c9a      	adds	r2, r3, #2
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	621a      	str	r2, [r3, #32]
 80042fc:	e008      	b.n	8004310 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	1c59      	adds	r1, r3, #1
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6211      	str	r1, [r2, #32]
 8004308:	781a      	ldrb	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29b      	uxth	r3, r3
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	4619      	mov	r1, r3
 800431e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10f      	bne.n	8004344 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004332:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68da      	ldr	r2, [r3, #12]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004342:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004344:	2300      	movs	r3, #0
 8004346:	e000      	b.n	800434a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004348:	2302      	movs	r3, #2
  }
}
 800434a:	4618      	mov	r0, r3
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr

08004354 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68da      	ldr	r2, [r3, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800436a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f7ff fea9 	bl	80040cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	4618      	mov	r0, r3
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b08c      	sub	sp, #48	@ 0x30
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b22      	cmp	r3, #34	@ 0x22
 8004396:	f040 80ae 	bne.w	80044f6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a2:	d117      	bne.n	80043d4 <UART_Receive_IT+0x50>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d113      	bne.n	80043d4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80043ac:	2300      	movs	r3, #0
 80043ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	b29b      	uxth	r3, r3
 80043be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043cc:	1c9a      	adds	r2, r3, #2
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80043d2:	e026      	b.n	8004422 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80043da:	2300      	movs	r3, #0
 80043dc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043e6:	d007      	beq.n	80043f8 <UART_Receive_IT+0x74>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10a      	bne.n	8004406 <UART_Receive_IT+0x82>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d106      	bne.n	8004406 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004402:	701a      	strb	r2, [r3, #0]
 8004404:	e008      	b.n	8004418 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004412:	b2da      	uxtb	r2, r3
 8004414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004416:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004426:	b29b      	uxth	r3, r3
 8004428:	3b01      	subs	r3, #1
 800442a:	b29b      	uxth	r3, r3
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	4619      	mov	r1, r3
 8004430:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004432:	2b00      	cmp	r3, #0
 8004434:	d15d      	bne.n	80044f2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68da      	ldr	r2, [r3, #12]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f022 0220 	bic.w	r2, r2, #32
 8004444:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68da      	ldr	r2, [r3, #12]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004454:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	695a      	ldr	r2, [r3, #20]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0201 	bic.w	r2, r2, #1
 8004464:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2220      	movs	r2, #32
 800446a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004478:	2b01      	cmp	r3, #1
 800447a:	d135      	bne.n	80044e8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	330c      	adds	r3, #12
 8004488:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	e853 3f00 	ldrex	r3, [r3]
 8004490:	613b      	str	r3, [r7, #16]
   return(result);
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	f023 0310 	bic.w	r3, r3, #16
 8004498:	627b      	str	r3, [r7, #36]	@ 0x24
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	330c      	adds	r3, #12
 80044a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044a2:	623a      	str	r2, [r7, #32]
 80044a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a6:	69f9      	ldr	r1, [r7, #28]
 80044a8:	6a3a      	ldr	r2, [r7, #32]
 80044aa:	e841 2300 	strex	r3, r2, [r1]
 80044ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1e5      	bne.n	8004482 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	2b10      	cmp	r3, #16
 80044c2:	d10a      	bne.n	80044da <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044c4:	2300      	movs	r3, #0
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	60fb      	str	r3, [r7, #12]
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044de:	4619      	mov	r1, r3
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f7ff fe0e 	bl	8004102 <HAL_UARTEx_RxEventCallback>
 80044e6:	e002      	b.n	80044ee <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7ff fdf8 	bl	80040de <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	e002      	b.n	80044f8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e000      	b.n	80044f8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
  }
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3730      	adds	r7, #48	@ 0x30
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	691b      	ldr	r3, [r3, #16]
 800450e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68da      	ldr	r2, [r3, #12]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	430a      	orrs	r2, r1
 800451c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	689a      	ldr	r2, [r3, #8]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	691b      	ldr	r3, [r3, #16]
 8004526:	431a      	orrs	r2, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	4313      	orrs	r3, r2
 800452e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800453a:	f023 030c 	bic.w	r3, r3, #12
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	6812      	ldr	r2, [r2, #0]
 8004542:	68b9      	ldr	r1, [r7, #8]
 8004544:	430b      	orrs	r3, r1
 8004546:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699a      	ldr	r2, [r3, #24]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	430a      	orrs	r2, r1
 800455c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a2c      	ldr	r2, [pc, #176]	@ (8004614 <UART_SetConfig+0x114>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d103      	bne.n	8004570 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004568:	f7ff f8a4 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	e002      	b.n	8004576 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004570:	f7ff f88c 	bl	800368c <HAL_RCC_GetPCLK1Freq>
 8004574:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4613      	mov	r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	009a      	lsls	r2, r3, #2
 8004580:	441a      	add	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	fbb2 f3f3 	udiv	r3, r2, r3
 800458c:	4a22      	ldr	r2, [pc, #136]	@ (8004618 <UART_SetConfig+0x118>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	095b      	lsrs	r3, r3, #5
 8004594:	0119      	lsls	r1, r3, #4
 8004596:	68fa      	ldr	r2, [r7, #12]
 8004598:	4613      	mov	r3, r2
 800459a:	009b      	lsls	r3, r3, #2
 800459c:	4413      	add	r3, r2
 800459e:	009a      	lsls	r2, r3, #2
 80045a0:	441a      	add	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	009b      	lsls	r3, r3, #2
 80045a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80045ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004618 <UART_SetConfig+0x118>)
 80045ae:	fba3 0302 	umull	r0, r3, r3, r2
 80045b2:	095b      	lsrs	r3, r3, #5
 80045b4:	2064      	movs	r0, #100	@ 0x64
 80045b6:	fb00 f303 	mul.w	r3, r0, r3
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	011b      	lsls	r3, r3, #4
 80045be:	3332      	adds	r3, #50	@ 0x32
 80045c0:	4a15      	ldr	r2, [pc, #84]	@ (8004618 <UART_SetConfig+0x118>)
 80045c2:	fba2 2303 	umull	r2, r3, r2, r3
 80045c6:	095b      	lsrs	r3, r3, #5
 80045c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80045cc:	4419      	add	r1, r3
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	4613      	mov	r3, r2
 80045d2:	009b      	lsls	r3, r3, #2
 80045d4:	4413      	add	r3, r2
 80045d6:	009a      	lsls	r2, r3, #2
 80045d8:	441a      	add	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80045e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004618 <UART_SetConfig+0x118>)
 80045e6:	fba3 0302 	umull	r0, r3, r3, r2
 80045ea:	095b      	lsrs	r3, r3, #5
 80045ec:	2064      	movs	r0, #100	@ 0x64
 80045ee:	fb00 f303 	mul.w	r3, r0, r3
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	011b      	lsls	r3, r3, #4
 80045f6:	3332      	adds	r3, #50	@ 0x32
 80045f8:	4a07      	ldr	r2, [pc, #28]	@ (8004618 <UART_SetConfig+0x118>)
 80045fa:	fba2 2303 	umull	r2, r3, r2, r3
 80045fe:	095b      	lsrs	r3, r3, #5
 8004600:	f003 020f 	and.w	r2, r3, #15
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	440a      	add	r2, r1
 800460a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800460c:	bf00      	nop
 800460e:	3710      	adds	r7, #16
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40013800 	.word	0x40013800
 8004618:	51eb851f 	.word	0x51eb851f

0800461c <__cvt>:
 800461c:	2b00      	cmp	r3, #0
 800461e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004622:	461d      	mov	r5, r3
 8004624:	bfbb      	ittet	lt
 8004626:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800462a:	461d      	movlt	r5, r3
 800462c:	2300      	movge	r3, #0
 800462e:	232d      	movlt	r3, #45	@ 0x2d
 8004630:	b088      	sub	sp, #32
 8004632:	4614      	mov	r4, r2
 8004634:	bfb8      	it	lt
 8004636:	4614      	movlt	r4, r2
 8004638:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800463a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800463c:	7013      	strb	r3, [r2, #0]
 800463e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004640:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004644:	f023 0820 	bic.w	r8, r3, #32
 8004648:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800464c:	d005      	beq.n	800465a <__cvt+0x3e>
 800464e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004652:	d100      	bne.n	8004656 <__cvt+0x3a>
 8004654:	3601      	adds	r6, #1
 8004656:	2302      	movs	r3, #2
 8004658:	e000      	b.n	800465c <__cvt+0x40>
 800465a:	2303      	movs	r3, #3
 800465c:	aa07      	add	r2, sp, #28
 800465e:	9204      	str	r2, [sp, #16]
 8004660:	aa06      	add	r2, sp, #24
 8004662:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004666:	e9cd 3600 	strd	r3, r6, [sp]
 800466a:	4622      	mov	r2, r4
 800466c:	462b      	mov	r3, r5
 800466e:	f000 fe83 	bl	8005378 <_dtoa_r>
 8004672:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004676:	4607      	mov	r7, r0
 8004678:	d119      	bne.n	80046ae <__cvt+0x92>
 800467a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800467c:	07db      	lsls	r3, r3, #31
 800467e:	d50e      	bpl.n	800469e <__cvt+0x82>
 8004680:	eb00 0906 	add.w	r9, r0, r6
 8004684:	2200      	movs	r2, #0
 8004686:	2300      	movs	r3, #0
 8004688:	4620      	mov	r0, r4
 800468a:	4629      	mov	r1, r5
 800468c:	f7fc f98c 	bl	80009a8 <__aeabi_dcmpeq>
 8004690:	b108      	cbz	r0, 8004696 <__cvt+0x7a>
 8004692:	f8cd 901c 	str.w	r9, [sp, #28]
 8004696:	2230      	movs	r2, #48	@ 0x30
 8004698:	9b07      	ldr	r3, [sp, #28]
 800469a:	454b      	cmp	r3, r9
 800469c:	d31e      	bcc.n	80046dc <__cvt+0xc0>
 800469e:	4638      	mov	r0, r7
 80046a0:	9b07      	ldr	r3, [sp, #28]
 80046a2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80046a4:	1bdb      	subs	r3, r3, r7
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	b008      	add	sp, #32
 80046aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046b2:	eb00 0906 	add.w	r9, r0, r6
 80046b6:	d1e5      	bne.n	8004684 <__cvt+0x68>
 80046b8:	7803      	ldrb	r3, [r0, #0]
 80046ba:	2b30      	cmp	r3, #48	@ 0x30
 80046bc:	d10a      	bne.n	80046d4 <__cvt+0xb8>
 80046be:	2200      	movs	r2, #0
 80046c0:	2300      	movs	r3, #0
 80046c2:	4620      	mov	r0, r4
 80046c4:	4629      	mov	r1, r5
 80046c6:	f7fc f96f 	bl	80009a8 <__aeabi_dcmpeq>
 80046ca:	b918      	cbnz	r0, 80046d4 <__cvt+0xb8>
 80046cc:	f1c6 0601 	rsb	r6, r6, #1
 80046d0:	f8ca 6000 	str.w	r6, [sl]
 80046d4:	f8da 3000 	ldr.w	r3, [sl]
 80046d8:	4499      	add	r9, r3
 80046da:	e7d3      	b.n	8004684 <__cvt+0x68>
 80046dc:	1c59      	adds	r1, r3, #1
 80046de:	9107      	str	r1, [sp, #28]
 80046e0:	701a      	strb	r2, [r3, #0]
 80046e2:	e7d9      	b.n	8004698 <__cvt+0x7c>

080046e4 <__exponent>:
 80046e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046e6:	2900      	cmp	r1, #0
 80046e8:	bfb6      	itet	lt
 80046ea:	232d      	movlt	r3, #45	@ 0x2d
 80046ec:	232b      	movge	r3, #43	@ 0x2b
 80046ee:	4249      	neglt	r1, r1
 80046f0:	2909      	cmp	r1, #9
 80046f2:	7002      	strb	r2, [r0, #0]
 80046f4:	7043      	strb	r3, [r0, #1]
 80046f6:	dd29      	ble.n	800474c <__exponent+0x68>
 80046f8:	f10d 0307 	add.w	r3, sp, #7
 80046fc:	461d      	mov	r5, r3
 80046fe:	270a      	movs	r7, #10
 8004700:	fbb1 f6f7 	udiv	r6, r1, r7
 8004704:	461a      	mov	r2, r3
 8004706:	fb07 1416 	mls	r4, r7, r6, r1
 800470a:	3430      	adds	r4, #48	@ 0x30
 800470c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004710:	460c      	mov	r4, r1
 8004712:	2c63      	cmp	r4, #99	@ 0x63
 8004714:	4631      	mov	r1, r6
 8004716:	f103 33ff 	add.w	r3, r3, #4294967295
 800471a:	dcf1      	bgt.n	8004700 <__exponent+0x1c>
 800471c:	3130      	adds	r1, #48	@ 0x30
 800471e:	1e94      	subs	r4, r2, #2
 8004720:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004724:	4623      	mov	r3, r4
 8004726:	1c41      	adds	r1, r0, #1
 8004728:	42ab      	cmp	r3, r5
 800472a:	d30a      	bcc.n	8004742 <__exponent+0x5e>
 800472c:	f10d 0309 	add.w	r3, sp, #9
 8004730:	1a9b      	subs	r3, r3, r2
 8004732:	42ac      	cmp	r4, r5
 8004734:	bf88      	it	hi
 8004736:	2300      	movhi	r3, #0
 8004738:	3302      	adds	r3, #2
 800473a:	4403      	add	r3, r0
 800473c:	1a18      	subs	r0, r3, r0
 800473e:	b003      	add	sp, #12
 8004740:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004742:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004746:	f801 6f01 	strb.w	r6, [r1, #1]!
 800474a:	e7ed      	b.n	8004728 <__exponent+0x44>
 800474c:	2330      	movs	r3, #48	@ 0x30
 800474e:	3130      	adds	r1, #48	@ 0x30
 8004750:	7083      	strb	r3, [r0, #2]
 8004752:	70c1      	strb	r1, [r0, #3]
 8004754:	1d03      	adds	r3, r0, #4
 8004756:	e7f1      	b.n	800473c <__exponent+0x58>

08004758 <_printf_float>:
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	b091      	sub	sp, #68	@ 0x44
 800475e:	460c      	mov	r4, r1
 8004760:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004764:	4616      	mov	r6, r2
 8004766:	461f      	mov	r7, r3
 8004768:	4605      	mov	r5, r0
 800476a:	f000 fcf5 	bl	8005158 <_localeconv_r>
 800476e:	6803      	ldr	r3, [r0, #0]
 8004770:	4618      	mov	r0, r3
 8004772:	9308      	str	r3, [sp, #32]
 8004774:	f7fb fcec 	bl	8000150 <strlen>
 8004778:	2300      	movs	r3, #0
 800477a:	930e      	str	r3, [sp, #56]	@ 0x38
 800477c:	f8d8 3000 	ldr.w	r3, [r8]
 8004780:	9009      	str	r0, [sp, #36]	@ 0x24
 8004782:	3307      	adds	r3, #7
 8004784:	f023 0307 	bic.w	r3, r3, #7
 8004788:	f103 0208 	add.w	r2, r3, #8
 800478c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004790:	f8d4 b000 	ldr.w	fp, [r4]
 8004794:	f8c8 2000 	str.w	r2, [r8]
 8004798:	e9d3 8900 	ldrd	r8, r9, [r3]
 800479c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80047a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80047a2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80047a6:	f04f 32ff 	mov.w	r2, #4294967295
 80047aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80047ae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80047b2:	4b9c      	ldr	r3, [pc, #624]	@ (8004a24 <_printf_float+0x2cc>)
 80047b4:	f7fc f92a 	bl	8000a0c <__aeabi_dcmpun>
 80047b8:	bb70      	cbnz	r0, 8004818 <_printf_float+0xc0>
 80047ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80047be:	f04f 32ff 	mov.w	r2, #4294967295
 80047c2:	4b98      	ldr	r3, [pc, #608]	@ (8004a24 <_printf_float+0x2cc>)
 80047c4:	f7fc f904 	bl	80009d0 <__aeabi_dcmple>
 80047c8:	bb30      	cbnz	r0, 8004818 <_printf_float+0xc0>
 80047ca:	2200      	movs	r2, #0
 80047cc:	2300      	movs	r3, #0
 80047ce:	4640      	mov	r0, r8
 80047d0:	4649      	mov	r1, r9
 80047d2:	f7fc f8f3 	bl	80009bc <__aeabi_dcmplt>
 80047d6:	b110      	cbz	r0, 80047de <_printf_float+0x86>
 80047d8:	232d      	movs	r3, #45	@ 0x2d
 80047da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047de:	4a92      	ldr	r2, [pc, #584]	@ (8004a28 <_printf_float+0x2d0>)
 80047e0:	4b92      	ldr	r3, [pc, #584]	@ (8004a2c <_printf_float+0x2d4>)
 80047e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80047e6:	bf8c      	ite	hi
 80047e8:	4690      	movhi	r8, r2
 80047ea:	4698      	movls	r8, r3
 80047ec:	2303      	movs	r3, #3
 80047ee:	f04f 0900 	mov.w	r9, #0
 80047f2:	6123      	str	r3, [r4, #16]
 80047f4:	f02b 0304 	bic.w	r3, fp, #4
 80047f8:	6023      	str	r3, [r4, #0]
 80047fa:	4633      	mov	r3, r6
 80047fc:	4621      	mov	r1, r4
 80047fe:	4628      	mov	r0, r5
 8004800:	9700      	str	r7, [sp, #0]
 8004802:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004804:	f000 f9d4 	bl	8004bb0 <_printf_common>
 8004808:	3001      	adds	r0, #1
 800480a:	f040 8090 	bne.w	800492e <_printf_float+0x1d6>
 800480e:	f04f 30ff 	mov.w	r0, #4294967295
 8004812:	b011      	add	sp, #68	@ 0x44
 8004814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004818:	4642      	mov	r2, r8
 800481a:	464b      	mov	r3, r9
 800481c:	4640      	mov	r0, r8
 800481e:	4649      	mov	r1, r9
 8004820:	f7fc f8f4 	bl	8000a0c <__aeabi_dcmpun>
 8004824:	b148      	cbz	r0, 800483a <_printf_float+0xe2>
 8004826:	464b      	mov	r3, r9
 8004828:	2b00      	cmp	r3, #0
 800482a:	bfb8      	it	lt
 800482c:	232d      	movlt	r3, #45	@ 0x2d
 800482e:	4a80      	ldr	r2, [pc, #512]	@ (8004a30 <_printf_float+0x2d8>)
 8004830:	bfb8      	it	lt
 8004832:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004836:	4b7f      	ldr	r3, [pc, #508]	@ (8004a34 <_printf_float+0x2dc>)
 8004838:	e7d3      	b.n	80047e2 <_printf_float+0x8a>
 800483a:	6863      	ldr	r3, [r4, #4]
 800483c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	d13f      	bne.n	80048c4 <_printf_float+0x16c>
 8004844:	2306      	movs	r3, #6
 8004846:	6063      	str	r3, [r4, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800484e:	6023      	str	r3, [r4, #0]
 8004850:	9206      	str	r2, [sp, #24]
 8004852:	aa0e      	add	r2, sp, #56	@ 0x38
 8004854:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004858:	aa0d      	add	r2, sp, #52	@ 0x34
 800485a:	9203      	str	r2, [sp, #12]
 800485c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004860:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004864:	6863      	ldr	r3, [r4, #4]
 8004866:	4642      	mov	r2, r8
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	4628      	mov	r0, r5
 800486c:	464b      	mov	r3, r9
 800486e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004870:	f7ff fed4 	bl	800461c <__cvt>
 8004874:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004876:	4680      	mov	r8, r0
 8004878:	2947      	cmp	r1, #71	@ 0x47
 800487a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800487c:	d128      	bne.n	80048d0 <_printf_float+0x178>
 800487e:	1cc8      	adds	r0, r1, #3
 8004880:	db02      	blt.n	8004888 <_printf_float+0x130>
 8004882:	6863      	ldr	r3, [r4, #4]
 8004884:	4299      	cmp	r1, r3
 8004886:	dd40      	ble.n	800490a <_printf_float+0x1b2>
 8004888:	f1aa 0a02 	sub.w	sl, sl, #2
 800488c:	fa5f fa8a 	uxtb.w	sl, sl
 8004890:	4652      	mov	r2, sl
 8004892:	3901      	subs	r1, #1
 8004894:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004898:	910d      	str	r1, [sp, #52]	@ 0x34
 800489a:	f7ff ff23 	bl	80046e4 <__exponent>
 800489e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048a0:	4681      	mov	r9, r0
 80048a2:	1813      	adds	r3, r2, r0
 80048a4:	2a01      	cmp	r2, #1
 80048a6:	6123      	str	r3, [r4, #16]
 80048a8:	dc02      	bgt.n	80048b0 <_printf_float+0x158>
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	07d2      	lsls	r2, r2, #31
 80048ae:	d501      	bpl.n	80048b4 <_printf_float+0x15c>
 80048b0:	3301      	adds	r3, #1
 80048b2:	6123      	str	r3, [r4, #16]
 80048b4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d09e      	beq.n	80047fa <_printf_float+0xa2>
 80048bc:	232d      	movs	r3, #45	@ 0x2d
 80048be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048c2:	e79a      	b.n	80047fa <_printf_float+0xa2>
 80048c4:	2947      	cmp	r1, #71	@ 0x47
 80048c6:	d1bf      	bne.n	8004848 <_printf_float+0xf0>
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d1bd      	bne.n	8004848 <_printf_float+0xf0>
 80048cc:	2301      	movs	r3, #1
 80048ce:	e7ba      	b.n	8004846 <_printf_float+0xee>
 80048d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80048d4:	d9dc      	bls.n	8004890 <_printf_float+0x138>
 80048d6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80048da:	d118      	bne.n	800490e <_printf_float+0x1b6>
 80048dc:	2900      	cmp	r1, #0
 80048de:	6863      	ldr	r3, [r4, #4]
 80048e0:	dd0b      	ble.n	80048fa <_printf_float+0x1a2>
 80048e2:	6121      	str	r1, [r4, #16]
 80048e4:	b913      	cbnz	r3, 80048ec <_printf_float+0x194>
 80048e6:	6822      	ldr	r2, [r4, #0]
 80048e8:	07d0      	lsls	r0, r2, #31
 80048ea:	d502      	bpl.n	80048f2 <_printf_float+0x19a>
 80048ec:	3301      	adds	r3, #1
 80048ee:	440b      	add	r3, r1
 80048f0:	6123      	str	r3, [r4, #16]
 80048f2:	f04f 0900 	mov.w	r9, #0
 80048f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80048f8:	e7dc      	b.n	80048b4 <_printf_float+0x15c>
 80048fa:	b913      	cbnz	r3, 8004902 <_printf_float+0x1aa>
 80048fc:	6822      	ldr	r2, [r4, #0]
 80048fe:	07d2      	lsls	r2, r2, #31
 8004900:	d501      	bpl.n	8004906 <_printf_float+0x1ae>
 8004902:	3302      	adds	r3, #2
 8004904:	e7f4      	b.n	80048f0 <_printf_float+0x198>
 8004906:	2301      	movs	r3, #1
 8004908:	e7f2      	b.n	80048f0 <_printf_float+0x198>
 800490a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800490e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004910:	4299      	cmp	r1, r3
 8004912:	db05      	blt.n	8004920 <_printf_float+0x1c8>
 8004914:	6823      	ldr	r3, [r4, #0]
 8004916:	6121      	str	r1, [r4, #16]
 8004918:	07d8      	lsls	r0, r3, #31
 800491a:	d5ea      	bpl.n	80048f2 <_printf_float+0x19a>
 800491c:	1c4b      	adds	r3, r1, #1
 800491e:	e7e7      	b.n	80048f0 <_printf_float+0x198>
 8004920:	2900      	cmp	r1, #0
 8004922:	bfcc      	ite	gt
 8004924:	2201      	movgt	r2, #1
 8004926:	f1c1 0202 	rsble	r2, r1, #2
 800492a:	4413      	add	r3, r2
 800492c:	e7e0      	b.n	80048f0 <_printf_float+0x198>
 800492e:	6823      	ldr	r3, [r4, #0]
 8004930:	055a      	lsls	r2, r3, #21
 8004932:	d407      	bmi.n	8004944 <_printf_float+0x1ec>
 8004934:	6923      	ldr	r3, [r4, #16]
 8004936:	4642      	mov	r2, r8
 8004938:	4631      	mov	r1, r6
 800493a:	4628      	mov	r0, r5
 800493c:	47b8      	blx	r7
 800493e:	3001      	adds	r0, #1
 8004940:	d12b      	bne.n	800499a <_printf_float+0x242>
 8004942:	e764      	b.n	800480e <_printf_float+0xb6>
 8004944:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004948:	f240 80dc 	bls.w	8004b04 <_printf_float+0x3ac>
 800494c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004950:	2200      	movs	r2, #0
 8004952:	2300      	movs	r3, #0
 8004954:	f7fc f828 	bl	80009a8 <__aeabi_dcmpeq>
 8004958:	2800      	cmp	r0, #0
 800495a:	d033      	beq.n	80049c4 <_printf_float+0x26c>
 800495c:	2301      	movs	r3, #1
 800495e:	4631      	mov	r1, r6
 8004960:	4628      	mov	r0, r5
 8004962:	4a35      	ldr	r2, [pc, #212]	@ (8004a38 <_printf_float+0x2e0>)
 8004964:	47b8      	blx	r7
 8004966:	3001      	adds	r0, #1
 8004968:	f43f af51 	beq.w	800480e <_printf_float+0xb6>
 800496c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004970:	4543      	cmp	r3, r8
 8004972:	db02      	blt.n	800497a <_printf_float+0x222>
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	07d8      	lsls	r0, r3, #31
 8004978:	d50f      	bpl.n	800499a <_printf_float+0x242>
 800497a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800497e:	4631      	mov	r1, r6
 8004980:	4628      	mov	r0, r5
 8004982:	47b8      	blx	r7
 8004984:	3001      	adds	r0, #1
 8004986:	f43f af42 	beq.w	800480e <_printf_float+0xb6>
 800498a:	f04f 0900 	mov.w	r9, #0
 800498e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004992:	f104 0a1a 	add.w	sl, r4, #26
 8004996:	45c8      	cmp	r8, r9
 8004998:	dc09      	bgt.n	80049ae <_printf_float+0x256>
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	079b      	lsls	r3, r3, #30
 800499e:	f100 8102 	bmi.w	8004ba6 <_printf_float+0x44e>
 80049a2:	68e0      	ldr	r0, [r4, #12]
 80049a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049a6:	4298      	cmp	r0, r3
 80049a8:	bfb8      	it	lt
 80049aa:	4618      	movlt	r0, r3
 80049ac:	e731      	b.n	8004812 <_printf_float+0xba>
 80049ae:	2301      	movs	r3, #1
 80049b0:	4652      	mov	r2, sl
 80049b2:	4631      	mov	r1, r6
 80049b4:	4628      	mov	r0, r5
 80049b6:	47b8      	blx	r7
 80049b8:	3001      	adds	r0, #1
 80049ba:	f43f af28 	beq.w	800480e <_printf_float+0xb6>
 80049be:	f109 0901 	add.w	r9, r9, #1
 80049c2:	e7e8      	b.n	8004996 <_printf_float+0x23e>
 80049c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	dc38      	bgt.n	8004a3c <_printf_float+0x2e4>
 80049ca:	2301      	movs	r3, #1
 80049cc:	4631      	mov	r1, r6
 80049ce:	4628      	mov	r0, r5
 80049d0:	4a19      	ldr	r2, [pc, #100]	@ (8004a38 <_printf_float+0x2e0>)
 80049d2:	47b8      	blx	r7
 80049d4:	3001      	adds	r0, #1
 80049d6:	f43f af1a 	beq.w	800480e <_printf_float+0xb6>
 80049da:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80049de:	ea59 0303 	orrs.w	r3, r9, r3
 80049e2:	d102      	bne.n	80049ea <_printf_float+0x292>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	07d9      	lsls	r1, r3, #31
 80049e8:	d5d7      	bpl.n	800499a <_printf_float+0x242>
 80049ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80049ee:	4631      	mov	r1, r6
 80049f0:	4628      	mov	r0, r5
 80049f2:	47b8      	blx	r7
 80049f4:	3001      	adds	r0, #1
 80049f6:	f43f af0a 	beq.w	800480e <_printf_float+0xb6>
 80049fa:	f04f 0a00 	mov.w	sl, #0
 80049fe:	f104 0b1a 	add.w	fp, r4, #26
 8004a02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a04:	425b      	negs	r3, r3
 8004a06:	4553      	cmp	r3, sl
 8004a08:	dc01      	bgt.n	8004a0e <_printf_float+0x2b6>
 8004a0a:	464b      	mov	r3, r9
 8004a0c:	e793      	b.n	8004936 <_printf_float+0x1de>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	465a      	mov	r2, fp
 8004a12:	4631      	mov	r1, r6
 8004a14:	4628      	mov	r0, r5
 8004a16:	47b8      	blx	r7
 8004a18:	3001      	adds	r0, #1
 8004a1a:	f43f aef8 	beq.w	800480e <_printf_float+0xb6>
 8004a1e:	f10a 0a01 	add.w	sl, sl, #1
 8004a22:	e7ee      	b.n	8004a02 <_printf_float+0x2aa>
 8004a24:	7fefffff 	.word	0x7fefffff
 8004a28:	080073b6 	.word	0x080073b6
 8004a2c:	080073b2 	.word	0x080073b2
 8004a30:	080073be 	.word	0x080073be
 8004a34:	080073ba 	.word	0x080073ba
 8004a38:	080073c2 	.word	0x080073c2
 8004a3c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a3e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004a42:	4553      	cmp	r3, sl
 8004a44:	bfa8      	it	ge
 8004a46:	4653      	movge	r3, sl
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	4699      	mov	r9, r3
 8004a4c:	dc36      	bgt.n	8004abc <_printf_float+0x364>
 8004a4e:	f04f 0b00 	mov.w	fp, #0
 8004a52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a56:	f104 021a 	add.w	r2, r4, #26
 8004a5a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a5e:	eba3 0309 	sub.w	r3, r3, r9
 8004a62:	455b      	cmp	r3, fp
 8004a64:	dc31      	bgt.n	8004aca <_printf_float+0x372>
 8004a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a68:	459a      	cmp	sl, r3
 8004a6a:	dc3a      	bgt.n	8004ae2 <_printf_float+0x38a>
 8004a6c:	6823      	ldr	r3, [r4, #0]
 8004a6e:	07da      	lsls	r2, r3, #31
 8004a70:	d437      	bmi.n	8004ae2 <_printf_float+0x38a>
 8004a72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a74:	ebaa 0903 	sub.w	r9, sl, r3
 8004a78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a7a:	ebaa 0303 	sub.w	r3, sl, r3
 8004a7e:	4599      	cmp	r9, r3
 8004a80:	bfa8      	it	ge
 8004a82:	4699      	movge	r9, r3
 8004a84:	f1b9 0f00 	cmp.w	r9, #0
 8004a88:	dc33      	bgt.n	8004af2 <_printf_float+0x39a>
 8004a8a:	f04f 0800 	mov.w	r8, #0
 8004a8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a92:	f104 0b1a 	add.w	fp, r4, #26
 8004a96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a98:	ebaa 0303 	sub.w	r3, sl, r3
 8004a9c:	eba3 0309 	sub.w	r3, r3, r9
 8004aa0:	4543      	cmp	r3, r8
 8004aa2:	f77f af7a 	ble.w	800499a <_printf_float+0x242>
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	465a      	mov	r2, fp
 8004aaa:	4631      	mov	r1, r6
 8004aac:	4628      	mov	r0, r5
 8004aae:	47b8      	blx	r7
 8004ab0:	3001      	adds	r0, #1
 8004ab2:	f43f aeac 	beq.w	800480e <_printf_float+0xb6>
 8004ab6:	f108 0801 	add.w	r8, r8, #1
 8004aba:	e7ec      	b.n	8004a96 <_printf_float+0x33e>
 8004abc:	4642      	mov	r2, r8
 8004abe:	4631      	mov	r1, r6
 8004ac0:	4628      	mov	r0, r5
 8004ac2:	47b8      	blx	r7
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d1c2      	bne.n	8004a4e <_printf_float+0x2f6>
 8004ac8:	e6a1      	b.n	800480e <_printf_float+0xb6>
 8004aca:	2301      	movs	r3, #1
 8004acc:	4631      	mov	r1, r6
 8004ace:	4628      	mov	r0, r5
 8004ad0:	920a      	str	r2, [sp, #40]	@ 0x28
 8004ad2:	47b8      	blx	r7
 8004ad4:	3001      	adds	r0, #1
 8004ad6:	f43f ae9a 	beq.w	800480e <_printf_float+0xb6>
 8004ada:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004adc:	f10b 0b01 	add.w	fp, fp, #1
 8004ae0:	e7bb      	b.n	8004a5a <_printf_float+0x302>
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ae8:	4628      	mov	r0, r5
 8004aea:	47b8      	blx	r7
 8004aec:	3001      	adds	r0, #1
 8004aee:	d1c0      	bne.n	8004a72 <_printf_float+0x31a>
 8004af0:	e68d      	b.n	800480e <_printf_float+0xb6>
 8004af2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004af4:	464b      	mov	r3, r9
 8004af6:	4631      	mov	r1, r6
 8004af8:	4628      	mov	r0, r5
 8004afa:	4442      	add	r2, r8
 8004afc:	47b8      	blx	r7
 8004afe:	3001      	adds	r0, #1
 8004b00:	d1c3      	bne.n	8004a8a <_printf_float+0x332>
 8004b02:	e684      	b.n	800480e <_printf_float+0xb6>
 8004b04:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004b08:	f1ba 0f01 	cmp.w	sl, #1
 8004b0c:	dc01      	bgt.n	8004b12 <_printf_float+0x3ba>
 8004b0e:	07db      	lsls	r3, r3, #31
 8004b10:	d536      	bpl.n	8004b80 <_printf_float+0x428>
 8004b12:	2301      	movs	r3, #1
 8004b14:	4642      	mov	r2, r8
 8004b16:	4631      	mov	r1, r6
 8004b18:	4628      	mov	r0, r5
 8004b1a:	47b8      	blx	r7
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	f43f ae76 	beq.w	800480e <_printf_float+0xb6>
 8004b22:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b26:	4631      	mov	r1, r6
 8004b28:	4628      	mov	r0, r5
 8004b2a:	47b8      	blx	r7
 8004b2c:	3001      	adds	r0, #1
 8004b2e:	f43f ae6e 	beq.w	800480e <_printf_float+0xb6>
 8004b32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b36:	2200      	movs	r2, #0
 8004b38:	2300      	movs	r3, #0
 8004b3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b3e:	f7fb ff33 	bl	80009a8 <__aeabi_dcmpeq>
 8004b42:	b9c0      	cbnz	r0, 8004b76 <_printf_float+0x41e>
 8004b44:	4653      	mov	r3, sl
 8004b46:	f108 0201 	add.w	r2, r8, #1
 8004b4a:	4631      	mov	r1, r6
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	47b8      	blx	r7
 8004b50:	3001      	adds	r0, #1
 8004b52:	d10c      	bne.n	8004b6e <_printf_float+0x416>
 8004b54:	e65b      	b.n	800480e <_printf_float+0xb6>
 8004b56:	2301      	movs	r3, #1
 8004b58:	465a      	mov	r2, fp
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	4628      	mov	r0, r5
 8004b5e:	47b8      	blx	r7
 8004b60:	3001      	adds	r0, #1
 8004b62:	f43f ae54 	beq.w	800480e <_printf_float+0xb6>
 8004b66:	f108 0801 	add.w	r8, r8, #1
 8004b6a:	45d0      	cmp	r8, sl
 8004b6c:	dbf3      	blt.n	8004b56 <_printf_float+0x3fe>
 8004b6e:	464b      	mov	r3, r9
 8004b70:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004b74:	e6e0      	b.n	8004938 <_printf_float+0x1e0>
 8004b76:	f04f 0800 	mov.w	r8, #0
 8004b7a:	f104 0b1a 	add.w	fp, r4, #26
 8004b7e:	e7f4      	b.n	8004b6a <_printf_float+0x412>
 8004b80:	2301      	movs	r3, #1
 8004b82:	4642      	mov	r2, r8
 8004b84:	e7e1      	b.n	8004b4a <_printf_float+0x3f2>
 8004b86:	2301      	movs	r3, #1
 8004b88:	464a      	mov	r2, r9
 8004b8a:	4631      	mov	r1, r6
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	47b8      	blx	r7
 8004b90:	3001      	adds	r0, #1
 8004b92:	f43f ae3c 	beq.w	800480e <_printf_float+0xb6>
 8004b96:	f108 0801 	add.w	r8, r8, #1
 8004b9a:	68e3      	ldr	r3, [r4, #12]
 8004b9c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004b9e:	1a5b      	subs	r3, r3, r1
 8004ba0:	4543      	cmp	r3, r8
 8004ba2:	dcf0      	bgt.n	8004b86 <_printf_float+0x42e>
 8004ba4:	e6fd      	b.n	80049a2 <_printf_float+0x24a>
 8004ba6:	f04f 0800 	mov.w	r8, #0
 8004baa:	f104 0919 	add.w	r9, r4, #25
 8004bae:	e7f4      	b.n	8004b9a <_printf_float+0x442>

08004bb0 <_printf_common>:
 8004bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bb4:	4616      	mov	r6, r2
 8004bb6:	4698      	mov	r8, r3
 8004bb8:	688a      	ldr	r2, [r1, #8]
 8004bba:	690b      	ldr	r3, [r1, #16]
 8004bbc:	4607      	mov	r7, r0
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	bfb8      	it	lt
 8004bc2:	4613      	movlt	r3, r2
 8004bc4:	6033      	str	r3, [r6, #0]
 8004bc6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004bca:	460c      	mov	r4, r1
 8004bcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004bd0:	b10a      	cbz	r2, 8004bd6 <_printf_common+0x26>
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	6033      	str	r3, [r6, #0]
 8004bd6:	6823      	ldr	r3, [r4, #0]
 8004bd8:	0699      	lsls	r1, r3, #26
 8004bda:	bf42      	ittt	mi
 8004bdc:	6833      	ldrmi	r3, [r6, #0]
 8004bde:	3302      	addmi	r3, #2
 8004be0:	6033      	strmi	r3, [r6, #0]
 8004be2:	6825      	ldr	r5, [r4, #0]
 8004be4:	f015 0506 	ands.w	r5, r5, #6
 8004be8:	d106      	bne.n	8004bf8 <_printf_common+0x48>
 8004bea:	f104 0a19 	add.w	sl, r4, #25
 8004bee:	68e3      	ldr	r3, [r4, #12]
 8004bf0:	6832      	ldr	r2, [r6, #0]
 8004bf2:	1a9b      	subs	r3, r3, r2
 8004bf4:	42ab      	cmp	r3, r5
 8004bf6:	dc2b      	bgt.n	8004c50 <_printf_common+0xa0>
 8004bf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bfc:	6822      	ldr	r2, [r4, #0]
 8004bfe:	3b00      	subs	r3, #0
 8004c00:	bf18      	it	ne
 8004c02:	2301      	movne	r3, #1
 8004c04:	0692      	lsls	r2, r2, #26
 8004c06:	d430      	bmi.n	8004c6a <_printf_common+0xba>
 8004c08:	4641      	mov	r1, r8
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c10:	47c8      	blx	r9
 8004c12:	3001      	adds	r0, #1
 8004c14:	d023      	beq.n	8004c5e <_printf_common+0xae>
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	6922      	ldr	r2, [r4, #16]
 8004c1a:	f003 0306 	and.w	r3, r3, #6
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	bf14      	ite	ne
 8004c22:	2500      	movne	r5, #0
 8004c24:	6833      	ldreq	r3, [r6, #0]
 8004c26:	f04f 0600 	mov.w	r6, #0
 8004c2a:	bf08      	it	eq
 8004c2c:	68e5      	ldreq	r5, [r4, #12]
 8004c2e:	f104 041a 	add.w	r4, r4, #26
 8004c32:	bf08      	it	eq
 8004c34:	1aed      	subeq	r5, r5, r3
 8004c36:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004c3a:	bf08      	it	eq
 8004c3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c40:	4293      	cmp	r3, r2
 8004c42:	bfc4      	itt	gt
 8004c44:	1a9b      	subgt	r3, r3, r2
 8004c46:	18ed      	addgt	r5, r5, r3
 8004c48:	42b5      	cmp	r5, r6
 8004c4a:	d11a      	bne.n	8004c82 <_printf_common+0xd2>
 8004c4c:	2000      	movs	r0, #0
 8004c4e:	e008      	b.n	8004c62 <_printf_common+0xb2>
 8004c50:	2301      	movs	r3, #1
 8004c52:	4652      	mov	r2, sl
 8004c54:	4641      	mov	r1, r8
 8004c56:	4638      	mov	r0, r7
 8004c58:	47c8      	blx	r9
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	d103      	bne.n	8004c66 <_printf_common+0xb6>
 8004c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8004c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c66:	3501      	adds	r5, #1
 8004c68:	e7c1      	b.n	8004bee <_printf_common+0x3e>
 8004c6a:	2030      	movs	r0, #48	@ 0x30
 8004c6c:	18e1      	adds	r1, r4, r3
 8004c6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c72:	1c5a      	adds	r2, r3, #1
 8004c74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c78:	4422      	add	r2, r4
 8004c7a:	3302      	adds	r3, #2
 8004c7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c80:	e7c2      	b.n	8004c08 <_printf_common+0x58>
 8004c82:	2301      	movs	r3, #1
 8004c84:	4622      	mov	r2, r4
 8004c86:	4641      	mov	r1, r8
 8004c88:	4638      	mov	r0, r7
 8004c8a:	47c8      	blx	r9
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d0e6      	beq.n	8004c5e <_printf_common+0xae>
 8004c90:	3601      	adds	r6, #1
 8004c92:	e7d9      	b.n	8004c48 <_printf_common+0x98>

08004c94 <_printf_i>:
 8004c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c98:	7e0f      	ldrb	r7, [r1, #24]
 8004c9a:	4691      	mov	r9, r2
 8004c9c:	2f78      	cmp	r7, #120	@ 0x78
 8004c9e:	4680      	mov	r8, r0
 8004ca0:	460c      	mov	r4, r1
 8004ca2:	469a      	mov	sl, r3
 8004ca4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ca6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004caa:	d807      	bhi.n	8004cbc <_printf_i+0x28>
 8004cac:	2f62      	cmp	r7, #98	@ 0x62
 8004cae:	d80a      	bhi.n	8004cc6 <_printf_i+0x32>
 8004cb0:	2f00      	cmp	r7, #0
 8004cb2:	f000 80d1 	beq.w	8004e58 <_printf_i+0x1c4>
 8004cb6:	2f58      	cmp	r7, #88	@ 0x58
 8004cb8:	f000 80b8 	beq.w	8004e2c <_printf_i+0x198>
 8004cbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004cc4:	e03a      	b.n	8004d3c <_printf_i+0xa8>
 8004cc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004cca:	2b15      	cmp	r3, #21
 8004ccc:	d8f6      	bhi.n	8004cbc <_printf_i+0x28>
 8004cce:	a101      	add	r1, pc, #4	@ (adr r1, 8004cd4 <_printf_i+0x40>)
 8004cd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cd4:	08004d2d 	.word	0x08004d2d
 8004cd8:	08004d41 	.word	0x08004d41
 8004cdc:	08004cbd 	.word	0x08004cbd
 8004ce0:	08004cbd 	.word	0x08004cbd
 8004ce4:	08004cbd 	.word	0x08004cbd
 8004ce8:	08004cbd 	.word	0x08004cbd
 8004cec:	08004d41 	.word	0x08004d41
 8004cf0:	08004cbd 	.word	0x08004cbd
 8004cf4:	08004cbd 	.word	0x08004cbd
 8004cf8:	08004cbd 	.word	0x08004cbd
 8004cfc:	08004cbd 	.word	0x08004cbd
 8004d00:	08004e3f 	.word	0x08004e3f
 8004d04:	08004d6b 	.word	0x08004d6b
 8004d08:	08004df9 	.word	0x08004df9
 8004d0c:	08004cbd 	.word	0x08004cbd
 8004d10:	08004cbd 	.word	0x08004cbd
 8004d14:	08004e61 	.word	0x08004e61
 8004d18:	08004cbd 	.word	0x08004cbd
 8004d1c:	08004d6b 	.word	0x08004d6b
 8004d20:	08004cbd 	.word	0x08004cbd
 8004d24:	08004cbd 	.word	0x08004cbd
 8004d28:	08004e01 	.word	0x08004e01
 8004d2c:	6833      	ldr	r3, [r6, #0]
 8004d2e:	1d1a      	adds	r2, r3, #4
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	6032      	str	r2, [r6, #0]
 8004d34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e09c      	b.n	8004e7a <_printf_i+0x1e6>
 8004d40:	6833      	ldr	r3, [r6, #0]
 8004d42:	6820      	ldr	r0, [r4, #0]
 8004d44:	1d19      	adds	r1, r3, #4
 8004d46:	6031      	str	r1, [r6, #0]
 8004d48:	0606      	lsls	r6, r0, #24
 8004d4a:	d501      	bpl.n	8004d50 <_printf_i+0xbc>
 8004d4c:	681d      	ldr	r5, [r3, #0]
 8004d4e:	e003      	b.n	8004d58 <_printf_i+0xc4>
 8004d50:	0645      	lsls	r5, r0, #25
 8004d52:	d5fb      	bpl.n	8004d4c <_printf_i+0xb8>
 8004d54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d58:	2d00      	cmp	r5, #0
 8004d5a:	da03      	bge.n	8004d64 <_printf_i+0xd0>
 8004d5c:	232d      	movs	r3, #45	@ 0x2d
 8004d5e:	426d      	negs	r5, r5
 8004d60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d64:	230a      	movs	r3, #10
 8004d66:	4858      	ldr	r0, [pc, #352]	@ (8004ec8 <_printf_i+0x234>)
 8004d68:	e011      	b.n	8004d8e <_printf_i+0xfa>
 8004d6a:	6821      	ldr	r1, [r4, #0]
 8004d6c:	6833      	ldr	r3, [r6, #0]
 8004d6e:	0608      	lsls	r0, r1, #24
 8004d70:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d74:	d402      	bmi.n	8004d7c <_printf_i+0xe8>
 8004d76:	0649      	lsls	r1, r1, #25
 8004d78:	bf48      	it	mi
 8004d7a:	b2ad      	uxthmi	r5, r5
 8004d7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d7e:	6033      	str	r3, [r6, #0]
 8004d80:	bf14      	ite	ne
 8004d82:	230a      	movne	r3, #10
 8004d84:	2308      	moveq	r3, #8
 8004d86:	4850      	ldr	r0, [pc, #320]	@ (8004ec8 <_printf_i+0x234>)
 8004d88:	2100      	movs	r1, #0
 8004d8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d8e:	6866      	ldr	r6, [r4, #4]
 8004d90:	2e00      	cmp	r6, #0
 8004d92:	60a6      	str	r6, [r4, #8]
 8004d94:	db05      	blt.n	8004da2 <_printf_i+0x10e>
 8004d96:	6821      	ldr	r1, [r4, #0]
 8004d98:	432e      	orrs	r6, r5
 8004d9a:	f021 0104 	bic.w	r1, r1, #4
 8004d9e:	6021      	str	r1, [r4, #0]
 8004da0:	d04b      	beq.n	8004e3a <_printf_i+0x1a6>
 8004da2:	4616      	mov	r6, r2
 8004da4:	fbb5 f1f3 	udiv	r1, r5, r3
 8004da8:	fb03 5711 	mls	r7, r3, r1, r5
 8004dac:	5dc7      	ldrb	r7, [r0, r7]
 8004dae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004db2:	462f      	mov	r7, r5
 8004db4:	42bb      	cmp	r3, r7
 8004db6:	460d      	mov	r5, r1
 8004db8:	d9f4      	bls.n	8004da4 <_printf_i+0x110>
 8004dba:	2b08      	cmp	r3, #8
 8004dbc:	d10b      	bne.n	8004dd6 <_printf_i+0x142>
 8004dbe:	6823      	ldr	r3, [r4, #0]
 8004dc0:	07df      	lsls	r7, r3, #31
 8004dc2:	d508      	bpl.n	8004dd6 <_printf_i+0x142>
 8004dc4:	6923      	ldr	r3, [r4, #16]
 8004dc6:	6861      	ldr	r1, [r4, #4]
 8004dc8:	4299      	cmp	r1, r3
 8004dca:	bfde      	ittt	le
 8004dcc:	2330      	movle	r3, #48	@ 0x30
 8004dce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004dd6:	1b92      	subs	r2, r2, r6
 8004dd8:	6122      	str	r2, [r4, #16]
 8004dda:	464b      	mov	r3, r9
 8004ddc:	4621      	mov	r1, r4
 8004dde:	4640      	mov	r0, r8
 8004de0:	f8cd a000 	str.w	sl, [sp]
 8004de4:	aa03      	add	r2, sp, #12
 8004de6:	f7ff fee3 	bl	8004bb0 <_printf_common>
 8004dea:	3001      	adds	r0, #1
 8004dec:	d14a      	bne.n	8004e84 <_printf_i+0x1f0>
 8004dee:	f04f 30ff 	mov.w	r0, #4294967295
 8004df2:	b004      	add	sp, #16
 8004df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	f043 0320 	orr.w	r3, r3, #32
 8004dfe:	6023      	str	r3, [r4, #0]
 8004e00:	2778      	movs	r7, #120	@ 0x78
 8004e02:	4832      	ldr	r0, [pc, #200]	@ (8004ecc <_printf_i+0x238>)
 8004e04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	6831      	ldr	r1, [r6, #0]
 8004e0c:	061f      	lsls	r7, r3, #24
 8004e0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e12:	d402      	bmi.n	8004e1a <_printf_i+0x186>
 8004e14:	065f      	lsls	r7, r3, #25
 8004e16:	bf48      	it	mi
 8004e18:	b2ad      	uxthmi	r5, r5
 8004e1a:	6031      	str	r1, [r6, #0]
 8004e1c:	07d9      	lsls	r1, r3, #31
 8004e1e:	bf44      	itt	mi
 8004e20:	f043 0320 	orrmi.w	r3, r3, #32
 8004e24:	6023      	strmi	r3, [r4, #0]
 8004e26:	b11d      	cbz	r5, 8004e30 <_printf_i+0x19c>
 8004e28:	2310      	movs	r3, #16
 8004e2a:	e7ad      	b.n	8004d88 <_printf_i+0xf4>
 8004e2c:	4826      	ldr	r0, [pc, #152]	@ (8004ec8 <_printf_i+0x234>)
 8004e2e:	e7e9      	b.n	8004e04 <_printf_i+0x170>
 8004e30:	6823      	ldr	r3, [r4, #0]
 8004e32:	f023 0320 	bic.w	r3, r3, #32
 8004e36:	6023      	str	r3, [r4, #0]
 8004e38:	e7f6      	b.n	8004e28 <_printf_i+0x194>
 8004e3a:	4616      	mov	r6, r2
 8004e3c:	e7bd      	b.n	8004dba <_printf_i+0x126>
 8004e3e:	6833      	ldr	r3, [r6, #0]
 8004e40:	6825      	ldr	r5, [r4, #0]
 8004e42:	1d18      	adds	r0, r3, #4
 8004e44:	6961      	ldr	r1, [r4, #20]
 8004e46:	6030      	str	r0, [r6, #0]
 8004e48:	062e      	lsls	r6, r5, #24
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	d501      	bpl.n	8004e52 <_printf_i+0x1be>
 8004e4e:	6019      	str	r1, [r3, #0]
 8004e50:	e002      	b.n	8004e58 <_printf_i+0x1c4>
 8004e52:	0668      	lsls	r0, r5, #25
 8004e54:	d5fb      	bpl.n	8004e4e <_printf_i+0x1ba>
 8004e56:	8019      	strh	r1, [r3, #0]
 8004e58:	2300      	movs	r3, #0
 8004e5a:	4616      	mov	r6, r2
 8004e5c:	6123      	str	r3, [r4, #16]
 8004e5e:	e7bc      	b.n	8004dda <_printf_i+0x146>
 8004e60:	6833      	ldr	r3, [r6, #0]
 8004e62:	2100      	movs	r1, #0
 8004e64:	1d1a      	adds	r2, r3, #4
 8004e66:	6032      	str	r2, [r6, #0]
 8004e68:	681e      	ldr	r6, [r3, #0]
 8004e6a:	6862      	ldr	r2, [r4, #4]
 8004e6c:	4630      	mov	r0, r6
 8004e6e:	f000 f9ea 	bl	8005246 <memchr>
 8004e72:	b108      	cbz	r0, 8004e78 <_printf_i+0x1e4>
 8004e74:	1b80      	subs	r0, r0, r6
 8004e76:	6060      	str	r0, [r4, #4]
 8004e78:	6863      	ldr	r3, [r4, #4]
 8004e7a:	6123      	str	r3, [r4, #16]
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e82:	e7aa      	b.n	8004dda <_printf_i+0x146>
 8004e84:	4632      	mov	r2, r6
 8004e86:	4649      	mov	r1, r9
 8004e88:	4640      	mov	r0, r8
 8004e8a:	6923      	ldr	r3, [r4, #16]
 8004e8c:	47d0      	blx	sl
 8004e8e:	3001      	adds	r0, #1
 8004e90:	d0ad      	beq.n	8004dee <_printf_i+0x15a>
 8004e92:	6823      	ldr	r3, [r4, #0]
 8004e94:	079b      	lsls	r3, r3, #30
 8004e96:	d413      	bmi.n	8004ec0 <_printf_i+0x22c>
 8004e98:	68e0      	ldr	r0, [r4, #12]
 8004e9a:	9b03      	ldr	r3, [sp, #12]
 8004e9c:	4298      	cmp	r0, r3
 8004e9e:	bfb8      	it	lt
 8004ea0:	4618      	movlt	r0, r3
 8004ea2:	e7a6      	b.n	8004df2 <_printf_i+0x15e>
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	4632      	mov	r2, r6
 8004ea8:	4649      	mov	r1, r9
 8004eaa:	4640      	mov	r0, r8
 8004eac:	47d0      	blx	sl
 8004eae:	3001      	adds	r0, #1
 8004eb0:	d09d      	beq.n	8004dee <_printf_i+0x15a>
 8004eb2:	3501      	adds	r5, #1
 8004eb4:	68e3      	ldr	r3, [r4, #12]
 8004eb6:	9903      	ldr	r1, [sp, #12]
 8004eb8:	1a5b      	subs	r3, r3, r1
 8004eba:	42ab      	cmp	r3, r5
 8004ebc:	dcf2      	bgt.n	8004ea4 <_printf_i+0x210>
 8004ebe:	e7eb      	b.n	8004e98 <_printf_i+0x204>
 8004ec0:	2500      	movs	r5, #0
 8004ec2:	f104 0619 	add.w	r6, r4, #25
 8004ec6:	e7f5      	b.n	8004eb4 <_printf_i+0x220>
 8004ec8:	080073c4 	.word	0x080073c4
 8004ecc:	080073d5 	.word	0x080073d5

08004ed0 <std>:
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	b510      	push	{r4, lr}
 8004ed4:	4604      	mov	r4, r0
 8004ed6:	e9c0 3300 	strd	r3, r3, [r0]
 8004eda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ede:	6083      	str	r3, [r0, #8]
 8004ee0:	8181      	strh	r1, [r0, #12]
 8004ee2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ee4:	81c2      	strh	r2, [r0, #14]
 8004ee6:	6183      	str	r3, [r0, #24]
 8004ee8:	4619      	mov	r1, r3
 8004eea:	2208      	movs	r2, #8
 8004eec:	305c      	adds	r0, #92	@ 0x5c
 8004eee:	f000 f92a 	bl	8005146 <memset>
 8004ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f28 <std+0x58>)
 8004ef4:	6224      	str	r4, [r4, #32]
 8004ef6:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8004f2c <std+0x5c>)
 8004efa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004efc:	4b0c      	ldr	r3, [pc, #48]	@ (8004f30 <std+0x60>)
 8004efe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f00:	4b0c      	ldr	r3, [pc, #48]	@ (8004f34 <std+0x64>)
 8004f02:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f04:	4b0c      	ldr	r3, [pc, #48]	@ (8004f38 <std+0x68>)
 8004f06:	429c      	cmp	r4, r3
 8004f08:	d006      	beq.n	8004f18 <std+0x48>
 8004f0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f0e:	4294      	cmp	r4, r2
 8004f10:	d002      	beq.n	8004f18 <std+0x48>
 8004f12:	33d0      	adds	r3, #208	@ 0xd0
 8004f14:	429c      	cmp	r4, r3
 8004f16:	d105      	bne.n	8004f24 <std+0x54>
 8004f18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f20:	f000 b98e 	b.w	8005240 <__retarget_lock_init_recursive>
 8004f24:	bd10      	pop	{r4, pc}
 8004f26:	bf00      	nop
 8004f28:	080050c1 	.word	0x080050c1
 8004f2c:	080050e3 	.word	0x080050e3
 8004f30:	0800511b 	.word	0x0800511b
 8004f34:	0800513f 	.word	0x0800513f
 8004f38:	200002c8 	.word	0x200002c8

08004f3c <stdio_exit_handler>:
 8004f3c:	4a02      	ldr	r2, [pc, #8]	@ (8004f48 <stdio_exit_handler+0xc>)
 8004f3e:	4903      	ldr	r1, [pc, #12]	@ (8004f4c <stdio_exit_handler+0x10>)
 8004f40:	4803      	ldr	r0, [pc, #12]	@ (8004f50 <stdio_exit_handler+0x14>)
 8004f42:	f000 b869 	b.w	8005018 <_fwalk_sglue>
 8004f46:	bf00      	nop
 8004f48:	2000000c 	.word	0x2000000c
 8004f4c:	08006bc1 	.word	0x08006bc1
 8004f50:	2000001c 	.word	0x2000001c

08004f54 <cleanup_stdio>:
 8004f54:	6841      	ldr	r1, [r0, #4]
 8004f56:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <cleanup_stdio+0x34>)
 8004f58:	b510      	push	{r4, lr}
 8004f5a:	4299      	cmp	r1, r3
 8004f5c:	4604      	mov	r4, r0
 8004f5e:	d001      	beq.n	8004f64 <cleanup_stdio+0x10>
 8004f60:	f001 fe2e 	bl	8006bc0 <_fflush_r>
 8004f64:	68a1      	ldr	r1, [r4, #8]
 8004f66:	4b09      	ldr	r3, [pc, #36]	@ (8004f8c <cleanup_stdio+0x38>)
 8004f68:	4299      	cmp	r1, r3
 8004f6a:	d002      	beq.n	8004f72 <cleanup_stdio+0x1e>
 8004f6c:	4620      	mov	r0, r4
 8004f6e:	f001 fe27 	bl	8006bc0 <_fflush_r>
 8004f72:	68e1      	ldr	r1, [r4, #12]
 8004f74:	4b06      	ldr	r3, [pc, #24]	@ (8004f90 <cleanup_stdio+0x3c>)
 8004f76:	4299      	cmp	r1, r3
 8004f78:	d004      	beq.n	8004f84 <cleanup_stdio+0x30>
 8004f7a:	4620      	mov	r0, r4
 8004f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f80:	f001 be1e 	b.w	8006bc0 <_fflush_r>
 8004f84:	bd10      	pop	{r4, pc}
 8004f86:	bf00      	nop
 8004f88:	200002c8 	.word	0x200002c8
 8004f8c:	20000330 	.word	0x20000330
 8004f90:	20000398 	.word	0x20000398

08004f94 <global_stdio_init.part.0>:
 8004f94:	b510      	push	{r4, lr}
 8004f96:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc4 <global_stdio_init.part.0+0x30>)
 8004f98:	4c0b      	ldr	r4, [pc, #44]	@ (8004fc8 <global_stdio_init.part.0+0x34>)
 8004f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8004fcc <global_stdio_init.part.0+0x38>)
 8004f9c:	4620      	mov	r0, r4
 8004f9e:	601a      	str	r2, [r3, #0]
 8004fa0:	2104      	movs	r1, #4
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f7ff ff94 	bl	8004ed0 <std>
 8004fa8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004fac:	2201      	movs	r2, #1
 8004fae:	2109      	movs	r1, #9
 8004fb0:	f7ff ff8e 	bl	8004ed0 <std>
 8004fb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004fb8:	2202      	movs	r2, #2
 8004fba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fbe:	2112      	movs	r1, #18
 8004fc0:	f7ff bf86 	b.w	8004ed0 <std>
 8004fc4:	20000400 	.word	0x20000400
 8004fc8:	200002c8 	.word	0x200002c8
 8004fcc:	08004f3d 	.word	0x08004f3d

08004fd0 <__sfp_lock_acquire>:
 8004fd0:	4801      	ldr	r0, [pc, #4]	@ (8004fd8 <__sfp_lock_acquire+0x8>)
 8004fd2:	f000 b936 	b.w	8005242 <__retarget_lock_acquire_recursive>
 8004fd6:	bf00      	nop
 8004fd8:	20000409 	.word	0x20000409

08004fdc <__sfp_lock_release>:
 8004fdc:	4801      	ldr	r0, [pc, #4]	@ (8004fe4 <__sfp_lock_release+0x8>)
 8004fde:	f000 b931 	b.w	8005244 <__retarget_lock_release_recursive>
 8004fe2:	bf00      	nop
 8004fe4:	20000409 	.word	0x20000409

08004fe8 <__sinit>:
 8004fe8:	b510      	push	{r4, lr}
 8004fea:	4604      	mov	r4, r0
 8004fec:	f7ff fff0 	bl	8004fd0 <__sfp_lock_acquire>
 8004ff0:	6a23      	ldr	r3, [r4, #32]
 8004ff2:	b11b      	cbz	r3, 8004ffc <__sinit+0x14>
 8004ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ff8:	f7ff bff0 	b.w	8004fdc <__sfp_lock_release>
 8004ffc:	4b04      	ldr	r3, [pc, #16]	@ (8005010 <__sinit+0x28>)
 8004ffe:	6223      	str	r3, [r4, #32]
 8005000:	4b04      	ldr	r3, [pc, #16]	@ (8005014 <__sinit+0x2c>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1f5      	bne.n	8004ff4 <__sinit+0xc>
 8005008:	f7ff ffc4 	bl	8004f94 <global_stdio_init.part.0>
 800500c:	e7f2      	b.n	8004ff4 <__sinit+0xc>
 800500e:	bf00      	nop
 8005010:	08004f55 	.word	0x08004f55
 8005014:	20000400 	.word	0x20000400

08005018 <_fwalk_sglue>:
 8005018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800501c:	4607      	mov	r7, r0
 800501e:	4688      	mov	r8, r1
 8005020:	4614      	mov	r4, r2
 8005022:	2600      	movs	r6, #0
 8005024:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005028:	f1b9 0901 	subs.w	r9, r9, #1
 800502c:	d505      	bpl.n	800503a <_fwalk_sglue+0x22>
 800502e:	6824      	ldr	r4, [r4, #0]
 8005030:	2c00      	cmp	r4, #0
 8005032:	d1f7      	bne.n	8005024 <_fwalk_sglue+0xc>
 8005034:	4630      	mov	r0, r6
 8005036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800503a:	89ab      	ldrh	r3, [r5, #12]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d907      	bls.n	8005050 <_fwalk_sglue+0x38>
 8005040:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005044:	3301      	adds	r3, #1
 8005046:	d003      	beq.n	8005050 <_fwalk_sglue+0x38>
 8005048:	4629      	mov	r1, r5
 800504a:	4638      	mov	r0, r7
 800504c:	47c0      	blx	r8
 800504e:	4306      	orrs	r6, r0
 8005050:	3568      	adds	r5, #104	@ 0x68
 8005052:	e7e9      	b.n	8005028 <_fwalk_sglue+0x10>

08005054 <sniprintf>:
 8005054:	b40c      	push	{r2, r3}
 8005056:	b530      	push	{r4, r5, lr}
 8005058:	4b18      	ldr	r3, [pc, #96]	@ (80050bc <sniprintf+0x68>)
 800505a:	1e0c      	subs	r4, r1, #0
 800505c:	681d      	ldr	r5, [r3, #0]
 800505e:	b09d      	sub	sp, #116	@ 0x74
 8005060:	da08      	bge.n	8005074 <sniprintf+0x20>
 8005062:	238b      	movs	r3, #139	@ 0x8b
 8005064:	f04f 30ff 	mov.w	r0, #4294967295
 8005068:	602b      	str	r3, [r5, #0]
 800506a:	b01d      	add	sp, #116	@ 0x74
 800506c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005070:	b002      	add	sp, #8
 8005072:	4770      	bx	lr
 8005074:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005078:	f8ad 3014 	strh.w	r3, [sp, #20]
 800507c:	f04f 0300 	mov.w	r3, #0
 8005080:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005082:	bf0c      	ite	eq
 8005084:	4623      	moveq	r3, r4
 8005086:	f104 33ff 	addne.w	r3, r4, #4294967295
 800508a:	9304      	str	r3, [sp, #16]
 800508c:	9307      	str	r3, [sp, #28]
 800508e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005092:	9002      	str	r0, [sp, #8]
 8005094:	9006      	str	r0, [sp, #24]
 8005096:	f8ad 3016 	strh.w	r3, [sp, #22]
 800509a:	4628      	mov	r0, r5
 800509c:	ab21      	add	r3, sp, #132	@ 0x84
 800509e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80050a0:	a902      	add	r1, sp, #8
 80050a2:	9301      	str	r3, [sp, #4]
 80050a4:	f001 fc10 	bl	80068c8 <_svfiprintf_r>
 80050a8:	1c43      	adds	r3, r0, #1
 80050aa:	bfbc      	itt	lt
 80050ac:	238b      	movlt	r3, #139	@ 0x8b
 80050ae:	602b      	strlt	r3, [r5, #0]
 80050b0:	2c00      	cmp	r4, #0
 80050b2:	d0da      	beq.n	800506a <sniprintf+0x16>
 80050b4:	2200      	movs	r2, #0
 80050b6:	9b02      	ldr	r3, [sp, #8]
 80050b8:	701a      	strb	r2, [r3, #0]
 80050ba:	e7d6      	b.n	800506a <sniprintf+0x16>
 80050bc:	20000018 	.word	0x20000018

080050c0 <__sread>:
 80050c0:	b510      	push	{r4, lr}
 80050c2:	460c      	mov	r4, r1
 80050c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050c8:	f000 f86c 	bl	80051a4 <_read_r>
 80050cc:	2800      	cmp	r0, #0
 80050ce:	bfab      	itete	ge
 80050d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80050d2:	89a3      	ldrhlt	r3, [r4, #12]
 80050d4:	181b      	addge	r3, r3, r0
 80050d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80050da:	bfac      	ite	ge
 80050dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80050de:	81a3      	strhlt	r3, [r4, #12]
 80050e0:	bd10      	pop	{r4, pc}

080050e2 <__swrite>:
 80050e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050e6:	461f      	mov	r7, r3
 80050e8:	898b      	ldrh	r3, [r1, #12]
 80050ea:	4605      	mov	r5, r0
 80050ec:	05db      	lsls	r3, r3, #23
 80050ee:	460c      	mov	r4, r1
 80050f0:	4616      	mov	r6, r2
 80050f2:	d505      	bpl.n	8005100 <__swrite+0x1e>
 80050f4:	2302      	movs	r3, #2
 80050f6:	2200      	movs	r2, #0
 80050f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050fc:	f000 f840 	bl	8005180 <_lseek_r>
 8005100:	89a3      	ldrh	r3, [r4, #12]
 8005102:	4632      	mov	r2, r6
 8005104:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005108:	81a3      	strh	r3, [r4, #12]
 800510a:	4628      	mov	r0, r5
 800510c:	463b      	mov	r3, r7
 800510e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005112:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005116:	f000 b857 	b.w	80051c8 <_write_r>

0800511a <__sseek>:
 800511a:	b510      	push	{r4, lr}
 800511c:	460c      	mov	r4, r1
 800511e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005122:	f000 f82d 	bl	8005180 <_lseek_r>
 8005126:	1c43      	adds	r3, r0, #1
 8005128:	89a3      	ldrh	r3, [r4, #12]
 800512a:	bf15      	itete	ne
 800512c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800512e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005132:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005136:	81a3      	strheq	r3, [r4, #12]
 8005138:	bf18      	it	ne
 800513a:	81a3      	strhne	r3, [r4, #12]
 800513c:	bd10      	pop	{r4, pc}

0800513e <__sclose>:
 800513e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005142:	f000 b80d 	b.w	8005160 <_close_r>

08005146 <memset>:
 8005146:	4603      	mov	r3, r0
 8005148:	4402      	add	r2, r0
 800514a:	4293      	cmp	r3, r2
 800514c:	d100      	bne.n	8005150 <memset+0xa>
 800514e:	4770      	bx	lr
 8005150:	f803 1b01 	strb.w	r1, [r3], #1
 8005154:	e7f9      	b.n	800514a <memset+0x4>
	...

08005158 <_localeconv_r>:
 8005158:	4800      	ldr	r0, [pc, #0]	@ (800515c <_localeconv_r+0x4>)
 800515a:	4770      	bx	lr
 800515c:	20000158 	.word	0x20000158

08005160 <_close_r>:
 8005160:	b538      	push	{r3, r4, r5, lr}
 8005162:	2300      	movs	r3, #0
 8005164:	4d05      	ldr	r5, [pc, #20]	@ (800517c <_close_r+0x1c>)
 8005166:	4604      	mov	r4, r0
 8005168:	4608      	mov	r0, r1
 800516a:	602b      	str	r3, [r5, #0]
 800516c:	f7fc fc6d 	bl	8001a4a <_close>
 8005170:	1c43      	adds	r3, r0, #1
 8005172:	d102      	bne.n	800517a <_close_r+0x1a>
 8005174:	682b      	ldr	r3, [r5, #0]
 8005176:	b103      	cbz	r3, 800517a <_close_r+0x1a>
 8005178:	6023      	str	r3, [r4, #0]
 800517a:	bd38      	pop	{r3, r4, r5, pc}
 800517c:	20000404 	.word	0x20000404

08005180 <_lseek_r>:
 8005180:	b538      	push	{r3, r4, r5, lr}
 8005182:	4604      	mov	r4, r0
 8005184:	4608      	mov	r0, r1
 8005186:	4611      	mov	r1, r2
 8005188:	2200      	movs	r2, #0
 800518a:	4d05      	ldr	r5, [pc, #20]	@ (80051a0 <_lseek_r+0x20>)
 800518c:	602a      	str	r2, [r5, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	f7fc fc7f 	bl	8001a92 <_lseek>
 8005194:	1c43      	adds	r3, r0, #1
 8005196:	d102      	bne.n	800519e <_lseek_r+0x1e>
 8005198:	682b      	ldr	r3, [r5, #0]
 800519a:	b103      	cbz	r3, 800519e <_lseek_r+0x1e>
 800519c:	6023      	str	r3, [r4, #0]
 800519e:	bd38      	pop	{r3, r4, r5, pc}
 80051a0:	20000404 	.word	0x20000404

080051a4 <_read_r>:
 80051a4:	b538      	push	{r3, r4, r5, lr}
 80051a6:	4604      	mov	r4, r0
 80051a8:	4608      	mov	r0, r1
 80051aa:	4611      	mov	r1, r2
 80051ac:	2200      	movs	r2, #0
 80051ae:	4d05      	ldr	r5, [pc, #20]	@ (80051c4 <_read_r+0x20>)
 80051b0:	602a      	str	r2, [r5, #0]
 80051b2:	461a      	mov	r2, r3
 80051b4:	f7fc fc10 	bl	80019d8 <_read>
 80051b8:	1c43      	adds	r3, r0, #1
 80051ba:	d102      	bne.n	80051c2 <_read_r+0x1e>
 80051bc:	682b      	ldr	r3, [r5, #0]
 80051be:	b103      	cbz	r3, 80051c2 <_read_r+0x1e>
 80051c0:	6023      	str	r3, [r4, #0]
 80051c2:	bd38      	pop	{r3, r4, r5, pc}
 80051c4:	20000404 	.word	0x20000404

080051c8 <_write_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4604      	mov	r4, r0
 80051cc:	4608      	mov	r0, r1
 80051ce:	4611      	mov	r1, r2
 80051d0:	2200      	movs	r2, #0
 80051d2:	4d05      	ldr	r5, [pc, #20]	@ (80051e8 <_write_r+0x20>)
 80051d4:	602a      	str	r2, [r5, #0]
 80051d6:	461a      	mov	r2, r3
 80051d8:	f7fc fc1b 	bl	8001a12 <_write>
 80051dc:	1c43      	adds	r3, r0, #1
 80051de:	d102      	bne.n	80051e6 <_write_r+0x1e>
 80051e0:	682b      	ldr	r3, [r5, #0]
 80051e2:	b103      	cbz	r3, 80051e6 <_write_r+0x1e>
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	bd38      	pop	{r3, r4, r5, pc}
 80051e8:	20000404 	.word	0x20000404

080051ec <__errno>:
 80051ec:	4b01      	ldr	r3, [pc, #4]	@ (80051f4 <__errno+0x8>)
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	20000018 	.word	0x20000018

080051f8 <__libc_init_array>:
 80051f8:	b570      	push	{r4, r5, r6, lr}
 80051fa:	2600      	movs	r6, #0
 80051fc:	4d0c      	ldr	r5, [pc, #48]	@ (8005230 <__libc_init_array+0x38>)
 80051fe:	4c0d      	ldr	r4, [pc, #52]	@ (8005234 <__libc_init_array+0x3c>)
 8005200:	1b64      	subs	r4, r4, r5
 8005202:	10a4      	asrs	r4, r4, #2
 8005204:	42a6      	cmp	r6, r4
 8005206:	d109      	bne.n	800521c <__libc_init_array+0x24>
 8005208:	f002 f876 	bl	80072f8 <_init>
 800520c:	2600      	movs	r6, #0
 800520e:	4d0a      	ldr	r5, [pc, #40]	@ (8005238 <__libc_init_array+0x40>)
 8005210:	4c0a      	ldr	r4, [pc, #40]	@ (800523c <__libc_init_array+0x44>)
 8005212:	1b64      	subs	r4, r4, r5
 8005214:	10a4      	asrs	r4, r4, #2
 8005216:	42a6      	cmp	r6, r4
 8005218:	d105      	bne.n	8005226 <__libc_init_array+0x2e>
 800521a:	bd70      	pop	{r4, r5, r6, pc}
 800521c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005220:	4798      	blx	r3
 8005222:	3601      	adds	r6, #1
 8005224:	e7ee      	b.n	8005204 <__libc_init_array+0xc>
 8005226:	f855 3b04 	ldr.w	r3, [r5], #4
 800522a:	4798      	blx	r3
 800522c:	3601      	adds	r6, #1
 800522e:	e7f2      	b.n	8005216 <__libc_init_array+0x1e>
 8005230:	0800772c 	.word	0x0800772c
 8005234:	0800772c 	.word	0x0800772c
 8005238:	0800772c 	.word	0x0800772c
 800523c:	08007730 	.word	0x08007730

08005240 <__retarget_lock_init_recursive>:
 8005240:	4770      	bx	lr

08005242 <__retarget_lock_acquire_recursive>:
 8005242:	4770      	bx	lr

08005244 <__retarget_lock_release_recursive>:
 8005244:	4770      	bx	lr

08005246 <memchr>:
 8005246:	4603      	mov	r3, r0
 8005248:	b510      	push	{r4, lr}
 800524a:	b2c9      	uxtb	r1, r1
 800524c:	4402      	add	r2, r0
 800524e:	4293      	cmp	r3, r2
 8005250:	4618      	mov	r0, r3
 8005252:	d101      	bne.n	8005258 <memchr+0x12>
 8005254:	2000      	movs	r0, #0
 8005256:	e003      	b.n	8005260 <memchr+0x1a>
 8005258:	7804      	ldrb	r4, [r0, #0]
 800525a:	3301      	adds	r3, #1
 800525c:	428c      	cmp	r4, r1
 800525e:	d1f6      	bne.n	800524e <memchr+0x8>
 8005260:	bd10      	pop	{r4, pc}

08005262 <quorem>:
 8005262:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005266:	6903      	ldr	r3, [r0, #16]
 8005268:	690c      	ldr	r4, [r1, #16]
 800526a:	4607      	mov	r7, r0
 800526c:	42a3      	cmp	r3, r4
 800526e:	db7e      	blt.n	800536e <quorem+0x10c>
 8005270:	3c01      	subs	r4, #1
 8005272:	00a3      	lsls	r3, r4, #2
 8005274:	f100 0514 	add.w	r5, r0, #20
 8005278:	f101 0814 	add.w	r8, r1, #20
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005282:	9301      	str	r3, [sp, #4]
 8005284:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005288:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800528c:	3301      	adds	r3, #1
 800528e:	429a      	cmp	r2, r3
 8005290:	fbb2 f6f3 	udiv	r6, r2, r3
 8005294:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005298:	d32e      	bcc.n	80052f8 <quorem+0x96>
 800529a:	f04f 0a00 	mov.w	sl, #0
 800529e:	46c4      	mov	ip, r8
 80052a0:	46ae      	mov	lr, r5
 80052a2:	46d3      	mov	fp, sl
 80052a4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052a8:	b298      	uxth	r0, r3
 80052aa:	fb06 a000 	mla	r0, r6, r0, sl
 80052ae:	0c1b      	lsrs	r3, r3, #16
 80052b0:	0c02      	lsrs	r2, r0, #16
 80052b2:	fb06 2303 	mla	r3, r6, r3, r2
 80052b6:	f8de 2000 	ldr.w	r2, [lr]
 80052ba:	b280      	uxth	r0, r0
 80052bc:	b292      	uxth	r2, r2
 80052be:	1a12      	subs	r2, r2, r0
 80052c0:	445a      	add	r2, fp
 80052c2:	f8de 0000 	ldr.w	r0, [lr]
 80052c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80052d0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80052d4:	b292      	uxth	r2, r2
 80052d6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80052da:	45e1      	cmp	r9, ip
 80052dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80052e0:	f84e 2b04 	str.w	r2, [lr], #4
 80052e4:	d2de      	bcs.n	80052a4 <quorem+0x42>
 80052e6:	9b00      	ldr	r3, [sp, #0]
 80052e8:	58eb      	ldr	r3, [r5, r3]
 80052ea:	b92b      	cbnz	r3, 80052f8 <quorem+0x96>
 80052ec:	9b01      	ldr	r3, [sp, #4]
 80052ee:	3b04      	subs	r3, #4
 80052f0:	429d      	cmp	r5, r3
 80052f2:	461a      	mov	r2, r3
 80052f4:	d32f      	bcc.n	8005356 <quorem+0xf4>
 80052f6:	613c      	str	r4, [r7, #16]
 80052f8:	4638      	mov	r0, r7
 80052fa:	f001 f981 	bl	8006600 <__mcmp>
 80052fe:	2800      	cmp	r0, #0
 8005300:	db25      	blt.n	800534e <quorem+0xec>
 8005302:	4629      	mov	r1, r5
 8005304:	2000      	movs	r0, #0
 8005306:	f858 2b04 	ldr.w	r2, [r8], #4
 800530a:	f8d1 c000 	ldr.w	ip, [r1]
 800530e:	fa1f fe82 	uxth.w	lr, r2
 8005312:	fa1f f38c 	uxth.w	r3, ip
 8005316:	eba3 030e 	sub.w	r3, r3, lr
 800531a:	4403      	add	r3, r0
 800531c:	0c12      	lsrs	r2, r2, #16
 800531e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005322:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005326:	b29b      	uxth	r3, r3
 8005328:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800532c:	45c1      	cmp	r9, r8
 800532e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005332:	f841 3b04 	str.w	r3, [r1], #4
 8005336:	d2e6      	bcs.n	8005306 <quorem+0xa4>
 8005338:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800533c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005340:	b922      	cbnz	r2, 800534c <quorem+0xea>
 8005342:	3b04      	subs	r3, #4
 8005344:	429d      	cmp	r5, r3
 8005346:	461a      	mov	r2, r3
 8005348:	d30b      	bcc.n	8005362 <quorem+0x100>
 800534a:	613c      	str	r4, [r7, #16]
 800534c:	3601      	adds	r6, #1
 800534e:	4630      	mov	r0, r6
 8005350:	b003      	add	sp, #12
 8005352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005356:	6812      	ldr	r2, [r2, #0]
 8005358:	3b04      	subs	r3, #4
 800535a:	2a00      	cmp	r2, #0
 800535c:	d1cb      	bne.n	80052f6 <quorem+0x94>
 800535e:	3c01      	subs	r4, #1
 8005360:	e7c6      	b.n	80052f0 <quorem+0x8e>
 8005362:	6812      	ldr	r2, [r2, #0]
 8005364:	3b04      	subs	r3, #4
 8005366:	2a00      	cmp	r2, #0
 8005368:	d1ef      	bne.n	800534a <quorem+0xe8>
 800536a:	3c01      	subs	r4, #1
 800536c:	e7ea      	b.n	8005344 <quorem+0xe2>
 800536e:	2000      	movs	r0, #0
 8005370:	e7ee      	b.n	8005350 <quorem+0xee>
 8005372:	0000      	movs	r0, r0
 8005374:	0000      	movs	r0, r0
	...

08005378 <_dtoa_r>:
 8005378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537c:	4614      	mov	r4, r2
 800537e:	461d      	mov	r5, r3
 8005380:	69c7      	ldr	r7, [r0, #28]
 8005382:	b097      	sub	sp, #92	@ 0x5c
 8005384:	4681      	mov	r9, r0
 8005386:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800538a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800538c:	b97f      	cbnz	r7, 80053ae <_dtoa_r+0x36>
 800538e:	2010      	movs	r0, #16
 8005390:	f000 fe0e 	bl	8005fb0 <malloc>
 8005394:	4602      	mov	r2, r0
 8005396:	f8c9 001c 	str.w	r0, [r9, #28]
 800539a:	b920      	cbnz	r0, 80053a6 <_dtoa_r+0x2e>
 800539c:	21ef      	movs	r1, #239	@ 0xef
 800539e:	4bac      	ldr	r3, [pc, #688]	@ (8005650 <_dtoa_r+0x2d8>)
 80053a0:	48ac      	ldr	r0, [pc, #688]	@ (8005654 <_dtoa_r+0x2dc>)
 80053a2:	f001 fc6d 	bl	8006c80 <__assert_func>
 80053a6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80053aa:	6007      	str	r7, [r0, #0]
 80053ac:	60c7      	str	r7, [r0, #12]
 80053ae:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80053b2:	6819      	ldr	r1, [r3, #0]
 80053b4:	b159      	cbz	r1, 80053ce <_dtoa_r+0x56>
 80053b6:	685a      	ldr	r2, [r3, #4]
 80053b8:	2301      	movs	r3, #1
 80053ba:	4093      	lsls	r3, r2
 80053bc:	604a      	str	r2, [r1, #4]
 80053be:	608b      	str	r3, [r1, #8]
 80053c0:	4648      	mov	r0, r9
 80053c2:	f000 feeb 	bl	800619c <_Bfree>
 80053c6:	2200      	movs	r2, #0
 80053c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80053cc:	601a      	str	r2, [r3, #0]
 80053ce:	1e2b      	subs	r3, r5, #0
 80053d0:	bfaf      	iteee	ge
 80053d2:	2300      	movge	r3, #0
 80053d4:	2201      	movlt	r2, #1
 80053d6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80053da:	9307      	strlt	r3, [sp, #28]
 80053dc:	bfa8      	it	ge
 80053de:	6033      	strge	r3, [r6, #0]
 80053e0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80053e4:	4b9c      	ldr	r3, [pc, #624]	@ (8005658 <_dtoa_r+0x2e0>)
 80053e6:	bfb8      	it	lt
 80053e8:	6032      	strlt	r2, [r6, #0]
 80053ea:	ea33 0308 	bics.w	r3, r3, r8
 80053ee:	d112      	bne.n	8005416 <_dtoa_r+0x9e>
 80053f0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80053f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80053f6:	6013      	str	r3, [r2, #0]
 80053f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80053fc:	4323      	orrs	r3, r4
 80053fe:	f000 855e 	beq.w	8005ebe <_dtoa_r+0xb46>
 8005402:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005404:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800565c <_dtoa_r+0x2e4>
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 8560 	beq.w	8005ece <_dtoa_r+0xb56>
 800540e:	f10a 0303 	add.w	r3, sl, #3
 8005412:	f000 bd5a 	b.w	8005eca <_dtoa_r+0xb52>
 8005416:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800541a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800541e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005422:	2200      	movs	r2, #0
 8005424:	2300      	movs	r3, #0
 8005426:	f7fb fabf 	bl	80009a8 <__aeabi_dcmpeq>
 800542a:	4607      	mov	r7, r0
 800542c:	b158      	cbz	r0, 8005446 <_dtoa_r+0xce>
 800542e:	2301      	movs	r3, #1
 8005430:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005432:	6013      	str	r3, [r2, #0]
 8005434:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005436:	b113      	cbz	r3, 800543e <_dtoa_r+0xc6>
 8005438:	4b89      	ldr	r3, [pc, #548]	@ (8005660 <_dtoa_r+0x2e8>)
 800543a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005664 <_dtoa_r+0x2ec>
 8005442:	f000 bd44 	b.w	8005ece <_dtoa_r+0xb56>
 8005446:	ab14      	add	r3, sp, #80	@ 0x50
 8005448:	9301      	str	r3, [sp, #4]
 800544a:	ab15      	add	r3, sp, #84	@ 0x54
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	4648      	mov	r0, r9
 8005450:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005454:	f001 f984 	bl	8006760 <__d2b>
 8005458:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800545c:	9003      	str	r0, [sp, #12]
 800545e:	2e00      	cmp	r6, #0
 8005460:	d078      	beq.n	8005554 <_dtoa_r+0x1dc>
 8005462:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005466:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005468:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800546c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005470:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005474:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005478:	9712      	str	r7, [sp, #72]	@ 0x48
 800547a:	4619      	mov	r1, r3
 800547c:	2200      	movs	r2, #0
 800547e:	4b7a      	ldr	r3, [pc, #488]	@ (8005668 <_dtoa_r+0x2f0>)
 8005480:	f7fa fe72 	bl	8000168 <__aeabi_dsub>
 8005484:	a36c      	add	r3, pc, #432	@ (adr r3, 8005638 <_dtoa_r+0x2c0>)
 8005486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548a:	f7fb f825 	bl	80004d8 <__aeabi_dmul>
 800548e:	a36c      	add	r3, pc, #432	@ (adr r3, 8005640 <_dtoa_r+0x2c8>)
 8005490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005494:	f7fa fe6a 	bl	800016c <__adddf3>
 8005498:	4604      	mov	r4, r0
 800549a:	4630      	mov	r0, r6
 800549c:	460d      	mov	r5, r1
 800549e:	f7fa ffb1 	bl	8000404 <__aeabi_i2d>
 80054a2:	a369      	add	r3, pc, #420	@ (adr r3, 8005648 <_dtoa_r+0x2d0>)
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054a8:	f7fb f816 	bl	80004d8 <__aeabi_dmul>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	4620      	mov	r0, r4
 80054b2:	4629      	mov	r1, r5
 80054b4:	f7fa fe5a 	bl	800016c <__adddf3>
 80054b8:	4604      	mov	r4, r0
 80054ba:	460d      	mov	r5, r1
 80054bc:	f7fb fabc 	bl	8000a38 <__aeabi_d2iz>
 80054c0:	2200      	movs	r2, #0
 80054c2:	4607      	mov	r7, r0
 80054c4:	2300      	movs	r3, #0
 80054c6:	4620      	mov	r0, r4
 80054c8:	4629      	mov	r1, r5
 80054ca:	f7fb fa77 	bl	80009bc <__aeabi_dcmplt>
 80054ce:	b140      	cbz	r0, 80054e2 <_dtoa_r+0x16a>
 80054d0:	4638      	mov	r0, r7
 80054d2:	f7fa ff97 	bl	8000404 <__aeabi_i2d>
 80054d6:	4622      	mov	r2, r4
 80054d8:	462b      	mov	r3, r5
 80054da:	f7fb fa65 	bl	80009a8 <__aeabi_dcmpeq>
 80054de:	b900      	cbnz	r0, 80054e2 <_dtoa_r+0x16a>
 80054e0:	3f01      	subs	r7, #1
 80054e2:	2f16      	cmp	r7, #22
 80054e4:	d854      	bhi.n	8005590 <_dtoa_r+0x218>
 80054e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054ea:	4b60      	ldr	r3, [pc, #384]	@ (800566c <_dtoa_r+0x2f4>)
 80054ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f4:	f7fb fa62 	bl	80009bc <__aeabi_dcmplt>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d04b      	beq.n	8005594 <_dtoa_r+0x21c>
 80054fc:	2300      	movs	r3, #0
 80054fe:	3f01      	subs	r7, #1
 8005500:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005502:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005504:	1b9b      	subs	r3, r3, r6
 8005506:	1e5a      	subs	r2, r3, #1
 8005508:	bf49      	itett	mi
 800550a:	f1c3 0301 	rsbmi	r3, r3, #1
 800550e:	2300      	movpl	r3, #0
 8005510:	9304      	strmi	r3, [sp, #16]
 8005512:	2300      	movmi	r3, #0
 8005514:	9209      	str	r2, [sp, #36]	@ 0x24
 8005516:	bf54      	ite	pl
 8005518:	9304      	strpl	r3, [sp, #16]
 800551a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800551c:	2f00      	cmp	r7, #0
 800551e:	db3b      	blt.n	8005598 <_dtoa_r+0x220>
 8005520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005522:	970e      	str	r7, [sp, #56]	@ 0x38
 8005524:	443b      	add	r3, r7
 8005526:	9309      	str	r3, [sp, #36]	@ 0x24
 8005528:	2300      	movs	r3, #0
 800552a:	930a      	str	r3, [sp, #40]	@ 0x28
 800552c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800552e:	2b09      	cmp	r3, #9
 8005530:	d865      	bhi.n	80055fe <_dtoa_r+0x286>
 8005532:	2b05      	cmp	r3, #5
 8005534:	bfc4      	itt	gt
 8005536:	3b04      	subgt	r3, #4
 8005538:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800553a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800553c:	bfc8      	it	gt
 800553e:	2400      	movgt	r4, #0
 8005540:	f1a3 0302 	sub.w	r3, r3, #2
 8005544:	bfd8      	it	le
 8005546:	2401      	movle	r4, #1
 8005548:	2b03      	cmp	r3, #3
 800554a:	d864      	bhi.n	8005616 <_dtoa_r+0x29e>
 800554c:	e8df f003 	tbb	[pc, r3]
 8005550:	2c385553 	.word	0x2c385553
 8005554:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005558:	441e      	add	r6, r3
 800555a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800555e:	2b20      	cmp	r3, #32
 8005560:	bfc1      	itttt	gt
 8005562:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005566:	fa08 f803 	lslgt.w	r8, r8, r3
 800556a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800556e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005572:	bfd6      	itet	le
 8005574:	f1c3 0320 	rsble	r3, r3, #32
 8005578:	ea48 0003 	orrgt.w	r0, r8, r3
 800557c:	fa04 f003 	lslle.w	r0, r4, r3
 8005580:	f7fa ff30 	bl	80003e4 <__aeabi_ui2d>
 8005584:	2201      	movs	r2, #1
 8005586:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800558a:	3e01      	subs	r6, #1
 800558c:	9212      	str	r2, [sp, #72]	@ 0x48
 800558e:	e774      	b.n	800547a <_dtoa_r+0x102>
 8005590:	2301      	movs	r3, #1
 8005592:	e7b5      	b.n	8005500 <_dtoa_r+0x188>
 8005594:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005596:	e7b4      	b.n	8005502 <_dtoa_r+0x18a>
 8005598:	9b04      	ldr	r3, [sp, #16]
 800559a:	1bdb      	subs	r3, r3, r7
 800559c:	9304      	str	r3, [sp, #16]
 800559e:	427b      	negs	r3, r7
 80055a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80055a2:	2300      	movs	r3, #0
 80055a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80055a6:	e7c1      	b.n	800552c <_dtoa_r+0x1b4>
 80055a8:	2301      	movs	r3, #1
 80055aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80055ae:	eb07 0b03 	add.w	fp, r7, r3
 80055b2:	f10b 0301 	add.w	r3, fp, #1
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	9308      	str	r3, [sp, #32]
 80055ba:	bfb8      	it	lt
 80055bc:	2301      	movlt	r3, #1
 80055be:	e006      	b.n	80055ce <_dtoa_r+0x256>
 80055c0:	2301      	movs	r3, #1
 80055c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	dd28      	ble.n	800561c <_dtoa_r+0x2a4>
 80055ca:	469b      	mov	fp, r3
 80055cc:	9308      	str	r3, [sp, #32]
 80055ce:	2100      	movs	r1, #0
 80055d0:	2204      	movs	r2, #4
 80055d2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80055d6:	f102 0514 	add.w	r5, r2, #20
 80055da:	429d      	cmp	r5, r3
 80055dc:	d926      	bls.n	800562c <_dtoa_r+0x2b4>
 80055de:	6041      	str	r1, [r0, #4]
 80055e0:	4648      	mov	r0, r9
 80055e2:	f000 fd9b 	bl	800611c <_Balloc>
 80055e6:	4682      	mov	sl, r0
 80055e8:	2800      	cmp	r0, #0
 80055ea:	d143      	bne.n	8005674 <_dtoa_r+0x2fc>
 80055ec:	4602      	mov	r2, r0
 80055ee:	f240 11af 	movw	r1, #431	@ 0x1af
 80055f2:	4b1f      	ldr	r3, [pc, #124]	@ (8005670 <_dtoa_r+0x2f8>)
 80055f4:	e6d4      	b.n	80053a0 <_dtoa_r+0x28>
 80055f6:	2300      	movs	r3, #0
 80055f8:	e7e3      	b.n	80055c2 <_dtoa_r+0x24a>
 80055fa:	2300      	movs	r3, #0
 80055fc:	e7d5      	b.n	80055aa <_dtoa_r+0x232>
 80055fe:	2401      	movs	r4, #1
 8005600:	2300      	movs	r3, #0
 8005602:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005604:	9320      	str	r3, [sp, #128]	@ 0x80
 8005606:	f04f 3bff 	mov.w	fp, #4294967295
 800560a:	2200      	movs	r2, #0
 800560c:	2312      	movs	r3, #18
 800560e:	f8cd b020 	str.w	fp, [sp, #32]
 8005612:	9221      	str	r2, [sp, #132]	@ 0x84
 8005614:	e7db      	b.n	80055ce <_dtoa_r+0x256>
 8005616:	2301      	movs	r3, #1
 8005618:	930b      	str	r3, [sp, #44]	@ 0x2c
 800561a:	e7f4      	b.n	8005606 <_dtoa_r+0x28e>
 800561c:	f04f 0b01 	mov.w	fp, #1
 8005620:	465b      	mov	r3, fp
 8005622:	f8cd b020 	str.w	fp, [sp, #32]
 8005626:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800562a:	e7d0      	b.n	80055ce <_dtoa_r+0x256>
 800562c:	3101      	adds	r1, #1
 800562e:	0052      	lsls	r2, r2, #1
 8005630:	e7d1      	b.n	80055d6 <_dtoa_r+0x25e>
 8005632:	bf00      	nop
 8005634:	f3af 8000 	nop.w
 8005638:	636f4361 	.word	0x636f4361
 800563c:	3fd287a7 	.word	0x3fd287a7
 8005640:	8b60c8b3 	.word	0x8b60c8b3
 8005644:	3fc68a28 	.word	0x3fc68a28
 8005648:	509f79fb 	.word	0x509f79fb
 800564c:	3fd34413 	.word	0x3fd34413
 8005650:	080073f3 	.word	0x080073f3
 8005654:	0800740a 	.word	0x0800740a
 8005658:	7ff00000 	.word	0x7ff00000
 800565c:	080073ef 	.word	0x080073ef
 8005660:	080073c3 	.word	0x080073c3
 8005664:	080073c2 	.word	0x080073c2
 8005668:	3ff80000 	.word	0x3ff80000
 800566c:	08007558 	.word	0x08007558
 8005670:	08007462 	.word	0x08007462
 8005674:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005678:	6018      	str	r0, [r3, #0]
 800567a:	9b08      	ldr	r3, [sp, #32]
 800567c:	2b0e      	cmp	r3, #14
 800567e:	f200 80a1 	bhi.w	80057c4 <_dtoa_r+0x44c>
 8005682:	2c00      	cmp	r4, #0
 8005684:	f000 809e 	beq.w	80057c4 <_dtoa_r+0x44c>
 8005688:	2f00      	cmp	r7, #0
 800568a:	dd33      	ble.n	80056f4 <_dtoa_r+0x37c>
 800568c:	4b9c      	ldr	r3, [pc, #624]	@ (8005900 <_dtoa_r+0x588>)
 800568e:	f007 020f 	and.w	r2, r7, #15
 8005692:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005696:	05f8      	lsls	r0, r7, #23
 8005698:	e9d3 3400 	ldrd	r3, r4, [r3]
 800569c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80056a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80056a4:	d516      	bpl.n	80056d4 <_dtoa_r+0x35c>
 80056a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056aa:	4b96      	ldr	r3, [pc, #600]	@ (8005904 <_dtoa_r+0x58c>)
 80056ac:	2603      	movs	r6, #3
 80056ae:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80056b2:	f7fb f83b 	bl	800072c <__aeabi_ddiv>
 80056b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80056ba:	f004 040f 	and.w	r4, r4, #15
 80056be:	4d91      	ldr	r5, [pc, #580]	@ (8005904 <_dtoa_r+0x58c>)
 80056c0:	b954      	cbnz	r4, 80056d8 <_dtoa_r+0x360>
 80056c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80056c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80056ca:	f7fb f82f 	bl	800072c <__aeabi_ddiv>
 80056ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80056d2:	e028      	b.n	8005726 <_dtoa_r+0x3ae>
 80056d4:	2602      	movs	r6, #2
 80056d6:	e7f2      	b.n	80056be <_dtoa_r+0x346>
 80056d8:	07e1      	lsls	r1, r4, #31
 80056da:	d508      	bpl.n	80056ee <_dtoa_r+0x376>
 80056dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80056e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80056e4:	f7fa fef8 	bl	80004d8 <__aeabi_dmul>
 80056e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80056ec:	3601      	adds	r6, #1
 80056ee:	1064      	asrs	r4, r4, #1
 80056f0:	3508      	adds	r5, #8
 80056f2:	e7e5      	b.n	80056c0 <_dtoa_r+0x348>
 80056f4:	f000 80af 	beq.w	8005856 <_dtoa_r+0x4de>
 80056f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056fc:	427c      	negs	r4, r7
 80056fe:	4b80      	ldr	r3, [pc, #512]	@ (8005900 <_dtoa_r+0x588>)
 8005700:	f004 020f 	and.w	r2, r4, #15
 8005704:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570c:	f7fa fee4 	bl	80004d8 <__aeabi_dmul>
 8005710:	2602      	movs	r6, #2
 8005712:	2300      	movs	r3, #0
 8005714:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005718:	4d7a      	ldr	r5, [pc, #488]	@ (8005904 <_dtoa_r+0x58c>)
 800571a:	1124      	asrs	r4, r4, #4
 800571c:	2c00      	cmp	r4, #0
 800571e:	f040 808f 	bne.w	8005840 <_dtoa_r+0x4c8>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d1d3      	bne.n	80056ce <_dtoa_r+0x356>
 8005726:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800572a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800572c:	2b00      	cmp	r3, #0
 800572e:	f000 8094 	beq.w	800585a <_dtoa_r+0x4e2>
 8005732:	2200      	movs	r2, #0
 8005734:	4620      	mov	r0, r4
 8005736:	4629      	mov	r1, r5
 8005738:	4b73      	ldr	r3, [pc, #460]	@ (8005908 <_dtoa_r+0x590>)
 800573a:	f7fb f93f 	bl	80009bc <__aeabi_dcmplt>
 800573e:	2800      	cmp	r0, #0
 8005740:	f000 808b 	beq.w	800585a <_dtoa_r+0x4e2>
 8005744:	9b08      	ldr	r3, [sp, #32]
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 8087 	beq.w	800585a <_dtoa_r+0x4e2>
 800574c:	f1bb 0f00 	cmp.w	fp, #0
 8005750:	dd34      	ble.n	80057bc <_dtoa_r+0x444>
 8005752:	4620      	mov	r0, r4
 8005754:	2200      	movs	r2, #0
 8005756:	4629      	mov	r1, r5
 8005758:	4b6c      	ldr	r3, [pc, #432]	@ (800590c <_dtoa_r+0x594>)
 800575a:	f7fa febd 	bl	80004d8 <__aeabi_dmul>
 800575e:	465c      	mov	r4, fp
 8005760:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005764:	f107 38ff 	add.w	r8, r7, #4294967295
 8005768:	3601      	adds	r6, #1
 800576a:	4630      	mov	r0, r6
 800576c:	f7fa fe4a 	bl	8000404 <__aeabi_i2d>
 8005770:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005774:	f7fa feb0 	bl	80004d8 <__aeabi_dmul>
 8005778:	2200      	movs	r2, #0
 800577a:	4b65      	ldr	r3, [pc, #404]	@ (8005910 <_dtoa_r+0x598>)
 800577c:	f7fa fcf6 	bl	800016c <__adddf3>
 8005780:	4605      	mov	r5, r0
 8005782:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005786:	2c00      	cmp	r4, #0
 8005788:	d16a      	bne.n	8005860 <_dtoa_r+0x4e8>
 800578a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800578e:	2200      	movs	r2, #0
 8005790:	4b60      	ldr	r3, [pc, #384]	@ (8005914 <_dtoa_r+0x59c>)
 8005792:	f7fa fce9 	bl	8000168 <__aeabi_dsub>
 8005796:	4602      	mov	r2, r0
 8005798:	460b      	mov	r3, r1
 800579a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800579e:	462a      	mov	r2, r5
 80057a0:	4633      	mov	r3, r6
 80057a2:	f7fb f929 	bl	80009f8 <__aeabi_dcmpgt>
 80057a6:	2800      	cmp	r0, #0
 80057a8:	f040 8298 	bne.w	8005cdc <_dtoa_r+0x964>
 80057ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057b0:	462a      	mov	r2, r5
 80057b2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80057b6:	f7fb f901 	bl	80009bc <__aeabi_dcmplt>
 80057ba:	bb38      	cbnz	r0, 800580c <_dtoa_r+0x494>
 80057bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80057c0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80057c4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f2c0 8157 	blt.w	8005a7a <_dtoa_r+0x702>
 80057cc:	2f0e      	cmp	r7, #14
 80057ce:	f300 8154 	bgt.w	8005a7a <_dtoa_r+0x702>
 80057d2:	4b4b      	ldr	r3, [pc, #300]	@ (8005900 <_dtoa_r+0x588>)
 80057d4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80057dc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80057e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f280 80e5 	bge.w	80059b2 <_dtoa_r+0x63a>
 80057e8:	9b08      	ldr	r3, [sp, #32]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	f300 80e1 	bgt.w	80059b2 <_dtoa_r+0x63a>
 80057f0:	d10c      	bne.n	800580c <_dtoa_r+0x494>
 80057f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80057f6:	2200      	movs	r2, #0
 80057f8:	4b46      	ldr	r3, [pc, #280]	@ (8005914 <_dtoa_r+0x59c>)
 80057fa:	f7fa fe6d 	bl	80004d8 <__aeabi_dmul>
 80057fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005802:	f7fb f8ef 	bl	80009e4 <__aeabi_dcmpge>
 8005806:	2800      	cmp	r0, #0
 8005808:	f000 8266 	beq.w	8005cd8 <_dtoa_r+0x960>
 800580c:	2400      	movs	r4, #0
 800580e:	4625      	mov	r5, r4
 8005810:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005812:	4656      	mov	r6, sl
 8005814:	ea6f 0803 	mvn.w	r8, r3
 8005818:	2700      	movs	r7, #0
 800581a:	4621      	mov	r1, r4
 800581c:	4648      	mov	r0, r9
 800581e:	f000 fcbd 	bl	800619c <_Bfree>
 8005822:	2d00      	cmp	r5, #0
 8005824:	f000 80bd 	beq.w	80059a2 <_dtoa_r+0x62a>
 8005828:	b12f      	cbz	r7, 8005836 <_dtoa_r+0x4be>
 800582a:	42af      	cmp	r7, r5
 800582c:	d003      	beq.n	8005836 <_dtoa_r+0x4be>
 800582e:	4639      	mov	r1, r7
 8005830:	4648      	mov	r0, r9
 8005832:	f000 fcb3 	bl	800619c <_Bfree>
 8005836:	4629      	mov	r1, r5
 8005838:	4648      	mov	r0, r9
 800583a:	f000 fcaf 	bl	800619c <_Bfree>
 800583e:	e0b0      	b.n	80059a2 <_dtoa_r+0x62a>
 8005840:	07e2      	lsls	r2, r4, #31
 8005842:	d505      	bpl.n	8005850 <_dtoa_r+0x4d8>
 8005844:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005848:	f7fa fe46 	bl	80004d8 <__aeabi_dmul>
 800584c:	2301      	movs	r3, #1
 800584e:	3601      	adds	r6, #1
 8005850:	1064      	asrs	r4, r4, #1
 8005852:	3508      	adds	r5, #8
 8005854:	e762      	b.n	800571c <_dtoa_r+0x3a4>
 8005856:	2602      	movs	r6, #2
 8005858:	e765      	b.n	8005726 <_dtoa_r+0x3ae>
 800585a:	46b8      	mov	r8, r7
 800585c:	9c08      	ldr	r4, [sp, #32]
 800585e:	e784      	b.n	800576a <_dtoa_r+0x3f2>
 8005860:	4b27      	ldr	r3, [pc, #156]	@ (8005900 <_dtoa_r+0x588>)
 8005862:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005864:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005868:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800586c:	4454      	add	r4, sl
 800586e:	2900      	cmp	r1, #0
 8005870:	d054      	beq.n	800591c <_dtoa_r+0x5a4>
 8005872:	2000      	movs	r0, #0
 8005874:	4928      	ldr	r1, [pc, #160]	@ (8005918 <_dtoa_r+0x5a0>)
 8005876:	f7fa ff59 	bl	800072c <__aeabi_ddiv>
 800587a:	4633      	mov	r3, r6
 800587c:	462a      	mov	r2, r5
 800587e:	f7fa fc73 	bl	8000168 <__aeabi_dsub>
 8005882:	4656      	mov	r6, sl
 8005884:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005888:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800588c:	f7fb f8d4 	bl	8000a38 <__aeabi_d2iz>
 8005890:	4605      	mov	r5, r0
 8005892:	f7fa fdb7 	bl	8000404 <__aeabi_i2d>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800589e:	f7fa fc63 	bl	8000168 <__aeabi_dsub>
 80058a2:	4602      	mov	r2, r0
 80058a4:	460b      	mov	r3, r1
 80058a6:	3530      	adds	r5, #48	@ 0x30
 80058a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80058ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058b0:	f806 5b01 	strb.w	r5, [r6], #1
 80058b4:	f7fb f882 	bl	80009bc <__aeabi_dcmplt>
 80058b8:	2800      	cmp	r0, #0
 80058ba:	d172      	bne.n	80059a2 <_dtoa_r+0x62a>
 80058bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80058c0:	2000      	movs	r0, #0
 80058c2:	4911      	ldr	r1, [pc, #68]	@ (8005908 <_dtoa_r+0x590>)
 80058c4:	f7fa fc50 	bl	8000168 <__aeabi_dsub>
 80058c8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058cc:	f7fb f876 	bl	80009bc <__aeabi_dcmplt>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	f040 80b4 	bne.w	8005a3e <_dtoa_r+0x6c6>
 80058d6:	42a6      	cmp	r6, r4
 80058d8:	f43f af70 	beq.w	80057bc <_dtoa_r+0x444>
 80058dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80058e0:	2200      	movs	r2, #0
 80058e2:	4b0a      	ldr	r3, [pc, #40]	@ (800590c <_dtoa_r+0x594>)
 80058e4:	f7fa fdf8 	bl	80004d8 <__aeabi_dmul>
 80058e8:	2200      	movs	r2, #0
 80058ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80058ee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058f2:	4b06      	ldr	r3, [pc, #24]	@ (800590c <_dtoa_r+0x594>)
 80058f4:	f7fa fdf0 	bl	80004d8 <__aeabi_dmul>
 80058f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058fc:	e7c4      	b.n	8005888 <_dtoa_r+0x510>
 80058fe:	bf00      	nop
 8005900:	08007558 	.word	0x08007558
 8005904:	08007530 	.word	0x08007530
 8005908:	3ff00000 	.word	0x3ff00000
 800590c:	40240000 	.word	0x40240000
 8005910:	401c0000 	.word	0x401c0000
 8005914:	40140000 	.word	0x40140000
 8005918:	3fe00000 	.word	0x3fe00000
 800591c:	4631      	mov	r1, r6
 800591e:	4628      	mov	r0, r5
 8005920:	f7fa fdda 	bl	80004d8 <__aeabi_dmul>
 8005924:	4656      	mov	r6, sl
 8005926:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800592a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800592c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005930:	f7fb f882 	bl	8000a38 <__aeabi_d2iz>
 8005934:	4605      	mov	r5, r0
 8005936:	f7fa fd65 	bl	8000404 <__aeabi_i2d>
 800593a:	4602      	mov	r2, r0
 800593c:	460b      	mov	r3, r1
 800593e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005942:	f7fa fc11 	bl	8000168 <__aeabi_dsub>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	3530      	adds	r5, #48	@ 0x30
 800594c:	f806 5b01 	strb.w	r5, [r6], #1
 8005950:	42a6      	cmp	r6, r4
 8005952:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	d124      	bne.n	80059a6 <_dtoa_r+0x62e>
 800595c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005960:	4bae      	ldr	r3, [pc, #696]	@ (8005c1c <_dtoa_r+0x8a4>)
 8005962:	f7fa fc03 	bl	800016c <__adddf3>
 8005966:	4602      	mov	r2, r0
 8005968:	460b      	mov	r3, r1
 800596a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800596e:	f7fb f843 	bl	80009f8 <__aeabi_dcmpgt>
 8005972:	2800      	cmp	r0, #0
 8005974:	d163      	bne.n	8005a3e <_dtoa_r+0x6c6>
 8005976:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800597a:	2000      	movs	r0, #0
 800597c:	49a7      	ldr	r1, [pc, #668]	@ (8005c1c <_dtoa_r+0x8a4>)
 800597e:	f7fa fbf3 	bl	8000168 <__aeabi_dsub>
 8005982:	4602      	mov	r2, r0
 8005984:	460b      	mov	r3, r1
 8005986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800598a:	f7fb f817 	bl	80009bc <__aeabi_dcmplt>
 800598e:	2800      	cmp	r0, #0
 8005990:	f43f af14 	beq.w	80057bc <_dtoa_r+0x444>
 8005994:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005996:	1e73      	subs	r3, r6, #1
 8005998:	9313      	str	r3, [sp, #76]	@ 0x4c
 800599a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800599e:	2b30      	cmp	r3, #48	@ 0x30
 80059a0:	d0f8      	beq.n	8005994 <_dtoa_r+0x61c>
 80059a2:	4647      	mov	r7, r8
 80059a4:	e03b      	b.n	8005a1e <_dtoa_r+0x6a6>
 80059a6:	4b9e      	ldr	r3, [pc, #632]	@ (8005c20 <_dtoa_r+0x8a8>)
 80059a8:	f7fa fd96 	bl	80004d8 <__aeabi_dmul>
 80059ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80059b0:	e7bc      	b.n	800592c <_dtoa_r+0x5b4>
 80059b2:	4656      	mov	r6, sl
 80059b4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80059b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059bc:	4620      	mov	r0, r4
 80059be:	4629      	mov	r1, r5
 80059c0:	f7fa feb4 	bl	800072c <__aeabi_ddiv>
 80059c4:	f7fb f838 	bl	8000a38 <__aeabi_d2iz>
 80059c8:	4680      	mov	r8, r0
 80059ca:	f7fa fd1b 	bl	8000404 <__aeabi_i2d>
 80059ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059d2:	f7fa fd81 	bl	80004d8 <__aeabi_dmul>
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	4620      	mov	r0, r4
 80059dc:	4629      	mov	r1, r5
 80059de:	f7fa fbc3 	bl	8000168 <__aeabi_dsub>
 80059e2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80059e6:	9d08      	ldr	r5, [sp, #32]
 80059e8:	f806 4b01 	strb.w	r4, [r6], #1
 80059ec:	eba6 040a 	sub.w	r4, r6, sl
 80059f0:	42a5      	cmp	r5, r4
 80059f2:	4602      	mov	r2, r0
 80059f4:	460b      	mov	r3, r1
 80059f6:	d133      	bne.n	8005a60 <_dtoa_r+0x6e8>
 80059f8:	f7fa fbb8 	bl	800016c <__adddf3>
 80059fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a00:	4604      	mov	r4, r0
 8005a02:	460d      	mov	r5, r1
 8005a04:	f7fa fff8 	bl	80009f8 <__aeabi_dcmpgt>
 8005a08:	b9c0      	cbnz	r0, 8005a3c <_dtoa_r+0x6c4>
 8005a0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a0e:	4620      	mov	r0, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	f7fa ffc9 	bl	80009a8 <__aeabi_dcmpeq>
 8005a16:	b110      	cbz	r0, 8005a1e <_dtoa_r+0x6a6>
 8005a18:	f018 0f01 	tst.w	r8, #1
 8005a1c:	d10e      	bne.n	8005a3c <_dtoa_r+0x6c4>
 8005a1e:	4648      	mov	r0, r9
 8005a20:	9903      	ldr	r1, [sp, #12]
 8005a22:	f000 fbbb 	bl	800619c <_Bfree>
 8005a26:	2300      	movs	r3, #0
 8005a28:	7033      	strb	r3, [r6, #0]
 8005a2a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005a2c:	3701      	adds	r7, #1
 8005a2e:	601f      	str	r7, [r3, #0]
 8005a30:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	f000 824b 	beq.w	8005ece <_dtoa_r+0xb56>
 8005a38:	601e      	str	r6, [r3, #0]
 8005a3a:	e248      	b.n	8005ece <_dtoa_r+0xb56>
 8005a3c:	46b8      	mov	r8, r7
 8005a3e:	4633      	mov	r3, r6
 8005a40:	461e      	mov	r6, r3
 8005a42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005a46:	2a39      	cmp	r2, #57	@ 0x39
 8005a48:	d106      	bne.n	8005a58 <_dtoa_r+0x6e0>
 8005a4a:	459a      	cmp	sl, r3
 8005a4c:	d1f8      	bne.n	8005a40 <_dtoa_r+0x6c8>
 8005a4e:	2230      	movs	r2, #48	@ 0x30
 8005a50:	f108 0801 	add.w	r8, r8, #1
 8005a54:	f88a 2000 	strb.w	r2, [sl]
 8005a58:	781a      	ldrb	r2, [r3, #0]
 8005a5a:	3201      	adds	r2, #1
 8005a5c:	701a      	strb	r2, [r3, #0]
 8005a5e:	e7a0      	b.n	80059a2 <_dtoa_r+0x62a>
 8005a60:	2200      	movs	r2, #0
 8005a62:	4b6f      	ldr	r3, [pc, #444]	@ (8005c20 <_dtoa_r+0x8a8>)
 8005a64:	f7fa fd38 	bl	80004d8 <__aeabi_dmul>
 8005a68:	2200      	movs	r2, #0
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	460d      	mov	r5, r1
 8005a70:	f7fa ff9a 	bl	80009a8 <__aeabi_dcmpeq>
 8005a74:	2800      	cmp	r0, #0
 8005a76:	d09f      	beq.n	80059b8 <_dtoa_r+0x640>
 8005a78:	e7d1      	b.n	8005a1e <_dtoa_r+0x6a6>
 8005a7a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005a7c:	2a00      	cmp	r2, #0
 8005a7e:	f000 80ea 	beq.w	8005c56 <_dtoa_r+0x8de>
 8005a82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005a84:	2a01      	cmp	r2, #1
 8005a86:	f300 80cd 	bgt.w	8005c24 <_dtoa_r+0x8ac>
 8005a8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a8c:	2a00      	cmp	r2, #0
 8005a8e:	f000 80c1 	beq.w	8005c14 <_dtoa_r+0x89c>
 8005a92:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005a96:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005a98:	9e04      	ldr	r6, [sp, #16]
 8005a9a:	9a04      	ldr	r2, [sp, #16]
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	441a      	add	r2, r3
 8005aa0:	9204      	str	r2, [sp, #16]
 8005aa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005aa4:	4648      	mov	r0, r9
 8005aa6:	441a      	add	r2, r3
 8005aa8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005aaa:	f000 fc2b 	bl	8006304 <__i2b>
 8005aae:	4605      	mov	r5, r0
 8005ab0:	b166      	cbz	r6, 8005acc <_dtoa_r+0x754>
 8005ab2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	dd09      	ble.n	8005acc <_dtoa_r+0x754>
 8005ab8:	42b3      	cmp	r3, r6
 8005aba:	bfa8      	it	ge
 8005abc:	4633      	movge	r3, r6
 8005abe:	9a04      	ldr	r2, [sp, #16]
 8005ac0:	1af6      	subs	r6, r6, r3
 8005ac2:	1ad2      	subs	r2, r2, r3
 8005ac4:	9204      	str	r2, [sp, #16]
 8005ac6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	9309      	str	r3, [sp, #36]	@ 0x24
 8005acc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ace:	b30b      	cbz	r3, 8005b14 <_dtoa_r+0x79c>
 8005ad0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	f000 80c6 	beq.w	8005c64 <_dtoa_r+0x8ec>
 8005ad8:	2c00      	cmp	r4, #0
 8005ada:	f000 80c0 	beq.w	8005c5e <_dtoa_r+0x8e6>
 8005ade:	4629      	mov	r1, r5
 8005ae0:	4622      	mov	r2, r4
 8005ae2:	4648      	mov	r0, r9
 8005ae4:	f000 fcc6 	bl	8006474 <__pow5mult>
 8005ae8:	9a03      	ldr	r2, [sp, #12]
 8005aea:	4601      	mov	r1, r0
 8005aec:	4605      	mov	r5, r0
 8005aee:	4648      	mov	r0, r9
 8005af0:	f000 fc1e 	bl	8006330 <__multiply>
 8005af4:	9903      	ldr	r1, [sp, #12]
 8005af6:	4680      	mov	r8, r0
 8005af8:	4648      	mov	r0, r9
 8005afa:	f000 fb4f 	bl	800619c <_Bfree>
 8005afe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005b00:	1b1b      	subs	r3, r3, r4
 8005b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b04:	f000 80b1 	beq.w	8005c6a <_dtoa_r+0x8f2>
 8005b08:	4641      	mov	r1, r8
 8005b0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b0c:	4648      	mov	r0, r9
 8005b0e:	f000 fcb1 	bl	8006474 <__pow5mult>
 8005b12:	9003      	str	r0, [sp, #12]
 8005b14:	2101      	movs	r1, #1
 8005b16:	4648      	mov	r0, r9
 8005b18:	f000 fbf4 	bl	8006304 <__i2b>
 8005b1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b1e:	4604      	mov	r4, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 81d8 	beq.w	8005ed6 <_dtoa_r+0xb5e>
 8005b26:	461a      	mov	r2, r3
 8005b28:	4601      	mov	r1, r0
 8005b2a:	4648      	mov	r0, r9
 8005b2c:	f000 fca2 	bl	8006474 <__pow5mult>
 8005b30:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b32:	4604      	mov	r4, r0
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	f300 809f 	bgt.w	8005c78 <_dtoa_r+0x900>
 8005b3a:	9b06      	ldr	r3, [sp, #24]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f040 8097 	bne.w	8005c70 <_dtoa_r+0x8f8>
 8005b42:	9b07      	ldr	r3, [sp, #28]
 8005b44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	f040 8093 	bne.w	8005c74 <_dtoa_r+0x8fc>
 8005b4e:	9b07      	ldr	r3, [sp, #28]
 8005b50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b54:	0d1b      	lsrs	r3, r3, #20
 8005b56:	051b      	lsls	r3, r3, #20
 8005b58:	b133      	cbz	r3, 8005b68 <_dtoa_r+0x7f0>
 8005b5a:	9b04      	ldr	r3, [sp, #16]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	9304      	str	r3, [sp, #16]
 8005b60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b62:	3301      	adds	r3, #1
 8005b64:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b66:	2301      	movs	r3, #1
 8005b68:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 81b8 	beq.w	8005ee2 <_dtoa_r+0xb6a>
 8005b72:	6923      	ldr	r3, [r4, #16]
 8005b74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b78:	6918      	ldr	r0, [r3, #16]
 8005b7a:	f000 fb77 	bl	800626c <__hi0bits>
 8005b7e:	f1c0 0020 	rsb	r0, r0, #32
 8005b82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b84:	4418      	add	r0, r3
 8005b86:	f010 001f 	ands.w	r0, r0, #31
 8005b8a:	f000 8082 	beq.w	8005c92 <_dtoa_r+0x91a>
 8005b8e:	f1c0 0320 	rsb	r3, r0, #32
 8005b92:	2b04      	cmp	r3, #4
 8005b94:	dd73      	ble.n	8005c7e <_dtoa_r+0x906>
 8005b96:	9b04      	ldr	r3, [sp, #16]
 8005b98:	f1c0 001c 	rsb	r0, r0, #28
 8005b9c:	4403      	add	r3, r0
 8005b9e:	9304      	str	r3, [sp, #16]
 8005ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ba2:	4406      	add	r6, r0
 8005ba4:	4403      	add	r3, r0
 8005ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ba8:	9b04      	ldr	r3, [sp, #16]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	dd05      	ble.n	8005bba <_dtoa_r+0x842>
 8005bae:	461a      	mov	r2, r3
 8005bb0:	4648      	mov	r0, r9
 8005bb2:	9903      	ldr	r1, [sp, #12]
 8005bb4:	f000 fcb8 	bl	8006528 <__lshift>
 8005bb8:	9003      	str	r0, [sp, #12]
 8005bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	dd05      	ble.n	8005bcc <_dtoa_r+0x854>
 8005bc0:	4621      	mov	r1, r4
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	4648      	mov	r0, r9
 8005bc6:	f000 fcaf 	bl	8006528 <__lshift>
 8005bca:	4604      	mov	r4, r0
 8005bcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d061      	beq.n	8005c96 <_dtoa_r+0x91e>
 8005bd2:	4621      	mov	r1, r4
 8005bd4:	9803      	ldr	r0, [sp, #12]
 8005bd6:	f000 fd13 	bl	8006600 <__mcmp>
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	da5b      	bge.n	8005c96 <_dtoa_r+0x91e>
 8005bde:	2300      	movs	r3, #0
 8005be0:	220a      	movs	r2, #10
 8005be2:	4648      	mov	r0, r9
 8005be4:	9903      	ldr	r1, [sp, #12]
 8005be6:	f000 fafb 	bl	80061e0 <__multadd>
 8005bea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bec:	f107 38ff 	add.w	r8, r7, #4294967295
 8005bf0:	9003      	str	r0, [sp, #12]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 8177 	beq.w	8005ee6 <_dtoa_r+0xb6e>
 8005bf8:	4629      	mov	r1, r5
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	220a      	movs	r2, #10
 8005bfe:	4648      	mov	r0, r9
 8005c00:	f000 faee 	bl	80061e0 <__multadd>
 8005c04:	f1bb 0f00 	cmp.w	fp, #0
 8005c08:	4605      	mov	r5, r0
 8005c0a:	dc6f      	bgt.n	8005cec <_dtoa_r+0x974>
 8005c0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	dc49      	bgt.n	8005ca6 <_dtoa_r+0x92e>
 8005c12:	e06b      	b.n	8005cec <_dtoa_r+0x974>
 8005c14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005c16:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005c1a:	e73c      	b.n	8005a96 <_dtoa_r+0x71e>
 8005c1c:	3fe00000 	.word	0x3fe00000
 8005c20:	40240000 	.word	0x40240000
 8005c24:	9b08      	ldr	r3, [sp, #32]
 8005c26:	1e5c      	subs	r4, r3, #1
 8005c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c2a:	42a3      	cmp	r3, r4
 8005c2c:	db09      	blt.n	8005c42 <_dtoa_r+0x8ca>
 8005c2e:	1b1c      	subs	r4, r3, r4
 8005c30:	9b08      	ldr	r3, [sp, #32]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f6bf af30 	bge.w	8005a98 <_dtoa_r+0x720>
 8005c38:	9b04      	ldr	r3, [sp, #16]
 8005c3a:	9a08      	ldr	r2, [sp, #32]
 8005c3c:	1a9e      	subs	r6, r3, r2
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e72b      	b.n	8005a9a <_dtoa_r+0x722>
 8005c42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c44:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c46:	1ae3      	subs	r3, r4, r3
 8005c48:	441a      	add	r2, r3
 8005c4a:	940a      	str	r4, [sp, #40]	@ 0x28
 8005c4c:	9e04      	ldr	r6, [sp, #16]
 8005c4e:	2400      	movs	r4, #0
 8005c50:	9b08      	ldr	r3, [sp, #32]
 8005c52:	920e      	str	r2, [sp, #56]	@ 0x38
 8005c54:	e721      	b.n	8005a9a <_dtoa_r+0x722>
 8005c56:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c58:	9e04      	ldr	r6, [sp, #16]
 8005c5a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005c5c:	e728      	b.n	8005ab0 <_dtoa_r+0x738>
 8005c5e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005c62:	e751      	b.n	8005b08 <_dtoa_r+0x790>
 8005c64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c66:	9903      	ldr	r1, [sp, #12]
 8005c68:	e750      	b.n	8005b0c <_dtoa_r+0x794>
 8005c6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005c6e:	e751      	b.n	8005b14 <_dtoa_r+0x79c>
 8005c70:	2300      	movs	r3, #0
 8005c72:	e779      	b.n	8005b68 <_dtoa_r+0x7f0>
 8005c74:	9b06      	ldr	r3, [sp, #24]
 8005c76:	e777      	b.n	8005b68 <_dtoa_r+0x7f0>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c7c:	e779      	b.n	8005b72 <_dtoa_r+0x7fa>
 8005c7e:	d093      	beq.n	8005ba8 <_dtoa_r+0x830>
 8005c80:	9a04      	ldr	r2, [sp, #16]
 8005c82:	331c      	adds	r3, #28
 8005c84:	441a      	add	r2, r3
 8005c86:	9204      	str	r2, [sp, #16]
 8005c88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c8a:	441e      	add	r6, r3
 8005c8c:	441a      	add	r2, r3
 8005c8e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c90:	e78a      	b.n	8005ba8 <_dtoa_r+0x830>
 8005c92:	4603      	mov	r3, r0
 8005c94:	e7f4      	b.n	8005c80 <_dtoa_r+0x908>
 8005c96:	9b08      	ldr	r3, [sp, #32]
 8005c98:	46b8      	mov	r8, r7
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	dc20      	bgt.n	8005ce0 <_dtoa_r+0x968>
 8005c9e:	469b      	mov	fp, r3
 8005ca0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	dd1e      	ble.n	8005ce4 <_dtoa_r+0x96c>
 8005ca6:	f1bb 0f00 	cmp.w	fp, #0
 8005caa:	f47f adb1 	bne.w	8005810 <_dtoa_r+0x498>
 8005cae:	4621      	mov	r1, r4
 8005cb0:	465b      	mov	r3, fp
 8005cb2:	2205      	movs	r2, #5
 8005cb4:	4648      	mov	r0, r9
 8005cb6:	f000 fa93 	bl	80061e0 <__multadd>
 8005cba:	4601      	mov	r1, r0
 8005cbc:	4604      	mov	r4, r0
 8005cbe:	9803      	ldr	r0, [sp, #12]
 8005cc0:	f000 fc9e 	bl	8006600 <__mcmp>
 8005cc4:	2800      	cmp	r0, #0
 8005cc6:	f77f ada3 	ble.w	8005810 <_dtoa_r+0x498>
 8005cca:	4656      	mov	r6, sl
 8005ccc:	2331      	movs	r3, #49	@ 0x31
 8005cce:	f108 0801 	add.w	r8, r8, #1
 8005cd2:	f806 3b01 	strb.w	r3, [r6], #1
 8005cd6:	e59f      	b.n	8005818 <_dtoa_r+0x4a0>
 8005cd8:	46b8      	mov	r8, r7
 8005cda:	9c08      	ldr	r4, [sp, #32]
 8005cdc:	4625      	mov	r5, r4
 8005cde:	e7f4      	b.n	8005cca <_dtoa_r+0x952>
 8005ce0:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005ce4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f000 8101 	beq.w	8005eee <_dtoa_r+0xb76>
 8005cec:	2e00      	cmp	r6, #0
 8005cee:	dd05      	ble.n	8005cfc <_dtoa_r+0x984>
 8005cf0:	4629      	mov	r1, r5
 8005cf2:	4632      	mov	r2, r6
 8005cf4:	4648      	mov	r0, r9
 8005cf6:	f000 fc17 	bl	8006528 <__lshift>
 8005cfa:	4605      	mov	r5, r0
 8005cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d05c      	beq.n	8005dbc <_dtoa_r+0xa44>
 8005d02:	4648      	mov	r0, r9
 8005d04:	6869      	ldr	r1, [r5, #4]
 8005d06:	f000 fa09 	bl	800611c <_Balloc>
 8005d0a:	4606      	mov	r6, r0
 8005d0c:	b928      	cbnz	r0, 8005d1a <_dtoa_r+0x9a2>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005d14:	4b80      	ldr	r3, [pc, #512]	@ (8005f18 <_dtoa_r+0xba0>)
 8005d16:	f7ff bb43 	b.w	80053a0 <_dtoa_r+0x28>
 8005d1a:	692a      	ldr	r2, [r5, #16]
 8005d1c:	f105 010c 	add.w	r1, r5, #12
 8005d20:	3202      	adds	r2, #2
 8005d22:	0092      	lsls	r2, r2, #2
 8005d24:	300c      	adds	r0, #12
 8005d26:	f000 ff9d 	bl	8006c64 <memcpy>
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4648      	mov	r0, r9
 8005d30:	f000 fbfa 	bl	8006528 <__lshift>
 8005d34:	462f      	mov	r7, r5
 8005d36:	4605      	mov	r5, r0
 8005d38:	f10a 0301 	add.w	r3, sl, #1
 8005d3c:	9304      	str	r3, [sp, #16]
 8005d3e:	eb0a 030b 	add.w	r3, sl, fp
 8005d42:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d44:	9b06      	ldr	r3, [sp, #24]
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d4c:	9b04      	ldr	r3, [sp, #16]
 8005d4e:	4621      	mov	r1, r4
 8005d50:	9803      	ldr	r0, [sp, #12]
 8005d52:	f103 3bff 	add.w	fp, r3, #4294967295
 8005d56:	f7ff fa84 	bl	8005262 <quorem>
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	4639      	mov	r1, r7
 8005d5e:	3330      	adds	r3, #48	@ 0x30
 8005d60:	9006      	str	r0, [sp, #24]
 8005d62:	9803      	ldr	r0, [sp, #12]
 8005d64:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d66:	f000 fc4b 	bl	8006600 <__mcmp>
 8005d6a:	462a      	mov	r2, r5
 8005d6c:	9008      	str	r0, [sp, #32]
 8005d6e:	4621      	mov	r1, r4
 8005d70:	4648      	mov	r0, r9
 8005d72:	f000 fc61 	bl	8006638 <__mdiff>
 8005d76:	68c2      	ldr	r2, [r0, #12]
 8005d78:	4606      	mov	r6, r0
 8005d7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d7c:	bb02      	cbnz	r2, 8005dc0 <_dtoa_r+0xa48>
 8005d7e:	4601      	mov	r1, r0
 8005d80:	9803      	ldr	r0, [sp, #12]
 8005d82:	f000 fc3d 	bl	8006600 <__mcmp>
 8005d86:	4602      	mov	r2, r0
 8005d88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d8a:	4631      	mov	r1, r6
 8005d8c:	4648      	mov	r0, r9
 8005d8e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8005d92:	f000 fa03 	bl	800619c <_Bfree>
 8005d96:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d98:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005d9a:	9e04      	ldr	r6, [sp, #16]
 8005d9c:	ea42 0103 	orr.w	r1, r2, r3
 8005da0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005da2:	4319      	orrs	r1, r3
 8005da4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005da6:	d10d      	bne.n	8005dc4 <_dtoa_r+0xa4c>
 8005da8:	2b39      	cmp	r3, #57	@ 0x39
 8005daa:	d027      	beq.n	8005dfc <_dtoa_r+0xa84>
 8005dac:	9a08      	ldr	r2, [sp, #32]
 8005dae:	2a00      	cmp	r2, #0
 8005db0:	dd01      	ble.n	8005db6 <_dtoa_r+0xa3e>
 8005db2:	9b06      	ldr	r3, [sp, #24]
 8005db4:	3331      	adds	r3, #49	@ 0x31
 8005db6:	f88b 3000 	strb.w	r3, [fp]
 8005dba:	e52e      	b.n	800581a <_dtoa_r+0x4a2>
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	e7b9      	b.n	8005d34 <_dtoa_r+0x9bc>
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	e7e2      	b.n	8005d8a <_dtoa_r+0xa12>
 8005dc4:	9908      	ldr	r1, [sp, #32]
 8005dc6:	2900      	cmp	r1, #0
 8005dc8:	db04      	blt.n	8005dd4 <_dtoa_r+0xa5c>
 8005dca:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005dcc:	4301      	orrs	r1, r0
 8005dce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005dd0:	4301      	orrs	r1, r0
 8005dd2:	d120      	bne.n	8005e16 <_dtoa_r+0xa9e>
 8005dd4:	2a00      	cmp	r2, #0
 8005dd6:	ddee      	ble.n	8005db6 <_dtoa_r+0xa3e>
 8005dd8:	2201      	movs	r2, #1
 8005dda:	9903      	ldr	r1, [sp, #12]
 8005ddc:	4648      	mov	r0, r9
 8005dde:	9304      	str	r3, [sp, #16]
 8005de0:	f000 fba2 	bl	8006528 <__lshift>
 8005de4:	4621      	mov	r1, r4
 8005de6:	9003      	str	r0, [sp, #12]
 8005de8:	f000 fc0a 	bl	8006600 <__mcmp>
 8005dec:	2800      	cmp	r0, #0
 8005dee:	9b04      	ldr	r3, [sp, #16]
 8005df0:	dc02      	bgt.n	8005df8 <_dtoa_r+0xa80>
 8005df2:	d1e0      	bne.n	8005db6 <_dtoa_r+0xa3e>
 8005df4:	07da      	lsls	r2, r3, #31
 8005df6:	d5de      	bpl.n	8005db6 <_dtoa_r+0xa3e>
 8005df8:	2b39      	cmp	r3, #57	@ 0x39
 8005dfa:	d1da      	bne.n	8005db2 <_dtoa_r+0xa3a>
 8005dfc:	2339      	movs	r3, #57	@ 0x39
 8005dfe:	f88b 3000 	strb.w	r3, [fp]
 8005e02:	4633      	mov	r3, r6
 8005e04:	461e      	mov	r6, r3
 8005e06:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	2a39      	cmp	r2, #57	@ 0x39
 8005e0e:	d04e      	beq.n	8005eae <_dtoa_r+0xb36>
 8005e10:	3201      	adds	r2, #1
 8005e12:	701a      	strb	r2, [r3, #0]
 8005e14:	e501      	b.n	800581a <_dtoa_r+0x4a2>
 8005e16:	2a00      	cmp	r2, #0
 8005e18:	dd03      	ble.n	8005e22 <_dtoa_r+0xaaa>
 8005e1a:	2b39      	cmp	r3, #57	@ 0x39
 8005e1c:	d0ee      	beq.n	8005dfc <_dtoa_r+0xa84>
 8005e1e:	3301      	adds	r3, #1
 8005e20:	e7c9      	b.n	8005db6 <_dtoa_r+0xa3e>
 8005e22:	9a04      	ldr	r2, [sp, #16]
 8005e24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e26:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005e2a:	428a      	cmp	r2, r1
 8005e2c:	d028      	beq.n	8005e80 <_dtoa_r+0xb08>
 8005e2e:	2300      	movs	r3, #0
 8005e30:	220a      	movs	r2, #10
 8005e32:	9903      	ldr	r1, [sp, #12]
 8005e34:	4648      	mov	r0, r9
 8005e36:	f000 f9d3 	bl	80061e0 <__multadd>
 8005e3a:	42af      	cmp	r7, r5
 8005e3c:	9003      	str	r0, [sp, #12]
 8005e3e:	f04f 0300 	mov.w	r3, #0
 8005e42:	f04f 020a 	mov.w	r2, #10
 8005e46:	4639      	mov	r1, r7
 8005e48:	4648      	mov	r0, r9
 8005e4a:	d107      	bne.n	8005e5c <_dtoa_r+0xae4>
 8005e4c:	f000 f9c8 	bl	80061e0 <__multadd>
 8005e50:	4607      	mov	r7, r0
 8005e52:	4605      	mov	r5, r0
 8005e54:	9b04      	ldr	r3, [sp, #16]
 8005e56:	3301      	adds	r3, #1
 8005e58:	9304      	str	r3, [sp, #16]
 8005e5a:	e777      	b.n	8005d4c <_dtoa_r+0x9d4>
 8005e5c:	f000 f9c0 	bl	80061e0 <__multadd>
 8005e60:	4629      	mov	r1, r5
 8005e62:	4607      	mov	r7, r0
 8005e64:	2300      	movs	r3, #0
 8005e66:	220a      	movs	r2, #10
 8005e68:	4648      	mov	r0, r9
 8005e6a:	f000 f9b9 	bl	80061e0 <__multadd>
 8005e6e:	4605      	mov	r5, r0
 8005e70:	e7f0      	b.n	8005e54 <_dtoa_r+0xadc>
 8005e72:	f1bb 0f00 	cmp.w	fp, #0
 8005e76:	bfcc      	ite	gt
 8005e78:	465e      	movgt	r6, fp
 8005e7a:	2601      	movle	r6, #1
 8005e7c:	2700      	movs	r7, #0
 8005e7e:	4456      	add	r6, sl
 8005e80:	2201      	movs	r2, #1
 8005e82:	9903      	ldr	r1, [sp, #12]
 8005e84:	4648      	mov	r0, r9
 8005e86:	9304      	str	r3, [sp, #16]
 8005e88:	f000 fb4e 	bl	8006528 <__lshift>
 8005e8c:	4621      	mov	r1, r4
 8005e8e:	9003      	str	r0, [sp, #12]
 8005e90:	f000 fbb6 	bl	8006600 <__mcmp>
 8005e94:	2800      	cmp	r0, #0
 8005e96:	dcb4      	bgt.n	8005e02 <_dtoa_r+0xa8a>
 8005e98:	d102      	bne.n	8005ea0 <_dtoa_r+0xb28>
 8005e9a:	9b04      	ldr	r3, [sp, #16]
 8005e9c:	07db      	lsls	r3, r3, #31
 8005e9e:	d4b0      	bmi.n	8005e02 <_dtoa_r+0xa8a>
 8005ea0:	4633      	mov	r3, r6
 8005ea2:	461e      	mov	r6, r3
 8005ea4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ea8:	2a30      	cmp	r2, #48	@ 0x30
 8005eaa:	d0fa      	beq.n	8005ea2 <_dtoa_r+0xb2a>
 8005eac:	e4b5      	b.n	800581a <_dtoa_r+0x4a2>
 8005eae:	459a      	cmp	sl, r3
 8005eb0:	d1a8      	bne.n	8005e04 <_dtoa_r+0xa8c>
 8005eb2:	2331      	movs	r3, #49	@ 0x31
 8005eb4:	f108 0801 	add.w	r8, r8, #1
 8005eb8:	f88a 3000 	strb.w	r3, [sl]
 8005ebc:	e4ad      	b.n	800581a <_dtoa_r+0x4a2>
 8005ebe:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ec0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005f1c <_dtoa_r+0xba4>
 8005ec4:	b11b      	cbz	r3, 8005ece <_dtoa_r+0xb56>
 8005ec6:	f10a 0308 	add.w	r3, sl, #8
 8005eca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ecc:	6013      	str	r3, [r2, #0]
 8005ece:	4650      	mov	r0, sl
 8005ed0:	b017      	add	sp, #92	@ 0x5c
 8005ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	f77f ae2e 	ble.w	8005b3a <_dtoa_r+0x7c2>
 8005ede:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ee0:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ee2:	2001      	movs	r0, #1
 8005ee4:	e64d      	b.n	8005b82 <_dtoa_r+0x80a>
 8005ee6:	f1bb 0f00 	cmp.w	fp, #0
 8005eea:	f77f aed9 	ble.w	8005ca0 <_dtoa_r+0x928>
 8005eee:	4656      	mov	r6, sl
 8005ef0:	4621      	mov	r1, r4
 8005ef2:	9803      	ldr	r0, [sp, #12]
 8005ef4:	f7ff f9b5 	bl	8005262 <quorem>
 8005ef8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005efc:	f806 3b01 	strb.w	r3, [r6], #1
 8005f00:	eba6 020a 	sub.w	r2, r6, sl
 8005f04:	4593      	cmp	fp, r2
 8005f06:	ddb4      	ble.n	8005e72 <_dtoa_r+0xafa>
 8005f08:	2300      	movs	r3, #0
 8005f0a:	220a      	movs	r2, #10
 8005f0c:	4648      	mov	r0, r9
 8005f0e:	9903      	ldr	r1, [sp, #12]
 8005f10:	f000 f966 	bl	80061e0 <__multadd>
 8005f14:	9003      	str	r0, [sp, #12]
 8005f16:	e7eb      	b.n	8005ef0 <_dtoa_r+0xb78>
 8005f18:	08007462 	.word	0x08007462
 8005f1c:	080073e6 	.word	0x080073e6

08005f20 <_free_r>:
 8005f20:	b538      	push	{r3, r4, r5, lr}
 8005f22:	4605      	mov	r5, r0
 8005f24:	2900      	cmp	r1, #0
 8005f26:	d040      	beq.n	8005faa <_free_r+0x8a>
 8005f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f2c:	1f0c      	subs	r4, r1, #4
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	bfb8      	it	lt
 8005f32:	18e4      	addlt	r4, r4, r3
 8005f34:	f000 f8e6 	bl	8006104 <__malloc_lock>
 8005f38:	4a1c      	ldr	r2, [pc, #112]	@ (8005fac <_free_r+0x8c>)
 8005f3a:	6813      	ldr	r3, [r2, #0]
 8005f3c:	b933      	cbnz	r3, 8005f4c <_free_r+0x2c>
 8005f3e:	6063      	str	r3, [r4, #4]
 8005f40:	6014      	str	r4, [r2, #0]
 8005f42:	4628      	mov	r0, r5
 8005f44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f48:	f000 b8e2 	b.w	8006110 <__malloc_unlock>
 8005f4c:	42a3      	cmp	r3, r4
 8005f4e:	d908      	bls.n	8005f62 <_free_r+0x42>
 8005f50:	6820      	ldr	r0, [r4, #0]
 8005f52:	1821      	adds	r1, r4, r0
 8005f54:	428b      	cmp	r3, r1
 8005f56:	bf01      	itttt	eq
 8005f58:	6819      	ldreq	r1, [r3, #0]
 8005f5a:	685b      	ldreq	r3, [r3, #4]
 8005f5c:	1809      	addeq	r1, r1, r0
 8005f5e:	6021      	streq	r1, [r4, #0]
 8005f60:	e7ed      	b.n	8005f3e <_free_r+0x1e>
 8005f62:	461a      	mov	r2, r3
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	b10b      	cbz	r3, 8005f6c <_free_r+0x4c>
 8005f68:	42a3      	cmp	r3, r4
 8005f6a:	d9fa      	bls.n	8005f62 <_free_r+0x42>
 8005f6c:	6811      	ldr	r1, [r2, #0]
 8005f6e:	1850      	adds	r0, r2, r1
 8005f70:	42a0      	cmp	r0, r4
 8005f72:	d10b      	bne.n	8005f8c <_free_r+0x6c>
 8005f74:	6820      	ldr	r0, [r4, #0]
 8005f76:	4401      	add	r1, r0
 8005f78:	1850      	adds	r0, r2, r1
 8005f7a:	4283      	cmp	r3, r0
 8005f7c:	6011      	str	r1, [r2, #0]
 8005f7e:	d1e0      	bne.n	8005f42 <_free_r+0x22>
 8005f80:	6818      	ldr	r0, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	4408      	add	r0, r1
 8005f86:	6010      	str	r0, [r2, #0]
 8005f88:	6053      	str	r3, [r2, #4]
 8005f8a:	e7da      	b.n	8005f42 <_free_r+0x22>
 8005f8c:	d902      	bls.n	8005f94 <_free_r+0x74>
 8005f8e:	230c      	movs	r3, #12
 8005f90:	602b      	str	r3, [r5, #0]
 8005f92:	e7d6      	b.n	8005f42 <_free_r+0x22>
 8005f94:	6820      	ldr	r0, [r4, #0]
 8005f96:	1821      	adds	r1, r4, r0
 8005f98:	428b      	cmp	r3, r1
 8005f9a:	bf01      	itttt	eq
 8005f9c:	6819      	ldreq	r1, [r3, #0]
 8005f9e:	685b      	ldreq	r3, [r3, #4]
 8005fa0:	1809      	addeq	r1, r1, r0
 8005fa2:	6021      	streq	r1, [r4, #0]
 8005fa4:	6063      	str	r3, [r4, #4]
 8005fa6:	6054      	str	r4, [r2, #4]
 8005fa8:	e7cb      	b.n	8005f42 <_free_r+0x22>
 8005faa:	bd38      	pop	{r3, r4, r5, pc}
 8005fac:	20000410 	.word	0x20000410

08005fb0 <malloc>:
 8005fb0:	4b02      	ldr	r3, [pc, #8]	@ (8005fbc <malloc+0xc>)
 8005fb2:	4601      	mov	r1, r0
 8005fb4:	6818      	ldr	r0, [r3, #0]
 8005fb6:	f000 b825 	b.w	8006004 <_malloc_r>
 8005fba:	bf00      	nop
 8005fbc:	20000018 	.word	0x20000018

08005fc0 <sbrk_aligned>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	4e0f      	ldr	r6, [pc, #60]	@ (8006000 <sbrk_aligned+0x40>)
 8005fc4:	460c      	mov	r4, r1
 8005fc6:	6831      	ldr	r1, [r6, #0]
 8005fc8:	4605      	mov	r5, r0
 8005fca:	b911      	cbnz	r1, 8005fd2 <sbrk_aligned+0x12>
 8005fcc:	f000 fe3a 	bl	8006c44 <_sbrk_r>
 8005fd0:	6030      	str	r0, [r6, #0]
 8005fd2:	4621      	mov	r1, r4
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	f000 fe35 	bl	8006c44 <_sbrk_r>
 8005fda:	1c43      	adds	r3, r0, #1
 8005fdc:	d103      	bne.n	8005fe6 <sbrk_aligned+0x26>
 8005fde:	f04f 34ff 	mov.w	r4, #4294967295
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	bd70      	pop	{r4, r5, r6, pc}
 8005fe6:	1cc4      	adds	r4, r0, #3
 8005fe8:	f024 0403 	bic.w	r4, r4, #3
 8005fec:	42a0      	cmp	r0, r4
 8005fee:	d0f8      	beq.n	8005fe2 <sbrk_aligned+0x22>
 8005ff0:	1a21      	subs	r1, r4, r0
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	f000 fe26 	bl	8006c44 <_sbrk_r>
 8005ff8:	3001      	adds	r0, #1
 8005ffa:	d1f2      	bne.n	8005fe2 <sbrk_aligned+0x22>
 8005ffc:	e7ef      	b.n	8005fde <sbrk_aligned+0x1e>
 8005ffe:	bf00      	nop
 8006000:	2000040c 	.word	0x2000040c

08006004 <_malloc_r>:
 8006004:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006008:	1ccd      	adds	r5, r1, #3
 800600a:	f025 0503 	bic.w	r5, r5, #3
 800600e:	3508      	adds	r5, #8
 8006010:	2d0c      	cmp	r5, #12
 8006012:	bf38      	it	cc
 8006014:	250c      	movcc	r5, #12
 8006016:	2d00      	cmp	r5, #0
 8006018:	4606      	mov	r6, r0
 800601a:	db01      	blt.n	8006020 <_malloc_r+0x1c>
 800601c:	42a9      	cmp	r1, r5
 800601e:	d904      	bls.n	800602a <_malloc_r+0x26>
 8006020:	230c      	movs	r3, #12
 8006022:	6033      	str	r3, [r6, #0]
 8006024:	2000      	movs	r0, #0
 8006026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800602a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006100 <_malloc_r+0xfc>
 800602e:	f000 f869 	bl	8006104 <__malloc_lock>
 8006032:	f8d8 3000 	ldr.w	r3, [r8]
 8006036:	461c      	mov	r4, r3
 8006038:	bb44      	cbnz	r4, 800608c <_malloc_r+0x88>
 800603a:	4629      	mov	r1, r5
 800603c:	4630      	mov	r0, r6
 800603e:	f7ff ffbf 	bl	8005fc0 <sbrk_aligned>
 8006042:	1c43      	adds	r3, r0, #1
 8006044:	4604      	mov	r4, r0
 8006046:	d158      	bne.n	80060fa <_malloc_r+0xf6>
 8006048:	f8d8 4000 	ldr.w	r4, [r8]
 800604c:	4627      	mov	r7, r4
 800604e:	2f00      	cmp	r7, #0
 8006050:	d143      	bne.n	80060da <_malloc_r+0xd6>
 8006052:	2c00      	cmp	r4, #0
 8006054:	d04b      	beq.n	80060ee <_malloc_r+0xea>
 8006056:	6823      	ldr	r3, [r4, #0]
 8006058:	4639      	mov	r1, r7
 800605a:	4630      	mov	r0, r6
 800605c:	eb04 0903 	add.w	r9, r4, r3
 8006060:	f000 fdf0 	bl	8006c44 <_sbrk_r>
 8006064:	4581      	cmp	r9, r0
 8006066:	d142      	bne.n	80060ee <_malloc_r+0xea>
 8006068:	6821      	ldr	r1, [r4, #0]
 800606a:	4630      	mov	r0, r6
 800606c:	1a6d      	subs	r5, r5, r1
 800606e:	4629      	mov	r1, r5
 8006070:	f7ff ffa6 	bl	8005fc0 <sbrk_aligned>
 8006074:	3001      	adds	r0, #1
 8006076:	d03a      	beq.n	80060ee <_malloc_r+0xea>
 8006078:	6823      	ldr	r3, [r4, #0]
 800607a:	442b      	add	r3, r5
 800607c:	6023      	str	r3, [r4, #0]
 800607e:	f8d8 3000 	ldr.w	r3, [r8]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	bb62      	cbnz	r2, 80060e0 <_malloc_r+0xdc>
 8006086:	f8c8 7000 	str.w	r7, [r8]
 800608a:	e00f      	b.n	80060ac <_malloc_r+0xa8>
 800608c:	6822      	ldr	r2, [r4, #0]
 800608e:	1b52      	subs	r2, r2, r5
 8006090:	d420      	bmi.n	80060d4 <_malloc_r+0xd0>
 8006092:	2a0b      	cmp	r2, #11
 8006094:	d917      	bls.n	80060c6 <_malloc_r+0xc2>
 8006096:	1961      	adds	r1, r4, r5
 8006098:	42a3      	cmp	r3, r4
 800609a:	6025      	str	r5, [r4, #0]
 800609c:	bf18      	it	ne
 800609e:	6059      	strne	r1, [r3, #4]
 80060a0:	6863      	ldr	r3, [r4, #4]
 80060a2:	bf08      	it	eq
 80060a4:	f8c8 1000 	streq.w	r1, [r8]
 80060a8:	5162      	str	r2, [r4, r5]
 80060aa:	604b      	str	r3, [r1, #4]
 80060ac:	4630      	mov	r0, r6
 80060ae:	f000 f82f 	bl	8006110 <__malloc_unlock>
 80060b2:	f104 000b 	add.w	r0, r4, #11
 80060b6:	1d23      	adds	r3, r4, #4
 80060b8:	f020 0007 	bic.w	r0, r0, #7
 80060bc:	1ac2      	subs	r2, r0, r3
 80060be:	bf1c      	itt	ne
 80060c0:	1a1b      	subne	r3, r3, r0
 80060c2:	50a3      	strne	r3, [r4, r2]
 80060c4:	e7af      	b.n	8006026 <_malloc_r+0x22>
 80060c6:	6862      	ldr	r2, [r4, #4]
 80060c8:	42a3      	cmp	r3, r4
 80060ca:	bf0c      	ite	eq
 80060cc:	f8c8 2000 	streq.w	r2, [r8]
 80060d0:	605a      	strne	r2, [r3, #4]
 80060d2:	e7eb      	b.n	80060ac <_malloc_r+0xa8>
 80060d4:	4623      	mov	r3, r4
 80060d6:	6864      	ldr	r4, [r4, #4]
 80060d8:	e7ae      	b.n	8006038 <_malloc_r+0x34>
 80060da:	463c      	mov	r4, r7
 80060dc:	687f      	ldr	r7, [r7, #4]
 80060de:	e7b6      	b.n	800604e <_malloc_r+0x4a>
 80060e0:	461a      	mov	r2, r3
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	42a3      	cmp	r3, r4
 80060e6:	d1fb      	bne.n	80060e0 <_malloc_r+0xdc>
 80060e8:	2300      	movs	r3, #0
 80060ea:	6053      	str	r3, [r2, #4]
 80060ec:	e7de      	b.n	80060ac <_malloc_r+0xa8>
 80060ee:	230c      	movs	r3, #12
 80060f0:	4630      	mov	r0, r6
 80060f2:	6033      	str	r3, [r6, #0]
 80060f4:	f000 f80c 	bl	8006110 <__malloc_unlock>
 80060f8:	e794      	b.n	8006024 <_malloc_r+0x20>
 80060fa:	6005      	str	r5, [r0, #0]
 80060fc:	e7d6      	b.n	80060ac <_malloc_r+0xa8>
 80060fe:	bf00      	nop
 8006100:	20000410 	.word	0x20000410

08006104 <__malloc_lock>:
 8006104:	4801      	ldr	r0, [pc, #4]	@ (800610c <__malloc_lock+0x8>)
 8006106:	f7ff b89c 	b.w	8005242 <__retarget_lock_acquire_recursive>
 800610a:	bf00      	nop
 800610c:	20000408 	.word	0x20000408

08006110 <__malloc_unlock>:
 8006110:	4801      	ldr	r0, [pc, #4]	@ (8006118 <__malloc_unlock+0x8>)
 8006112:	f7ff b897 	b.w	8005244 <__retarget_lock_release_recursive>
 8006116:	bf00      	nop
 8006118:	20000408 	.word	0x20000408

0800611c <_Balloc>:
 800611c:	b570      	push	{r4, r5, r6, lr}
 800611e:	69c6      	ldr	r6, [r0, #28]
 8006120:	4604      	mov	r4, r0
 8006122:	460d      	mov	r5, r1
 8006124:	b976      	cbnz	r6, 8006144 <_Balloc+0x28>
 8006126:	2010      	movs	r0, #16
 8006128:	f7ff ff42 	bl	8005fb0 <malloc>
 800612c:	4602      	mov	r2, r0
 800612e:	61e0      	str	r0, [r4, #28]
 8006130:	b920      	cbnz	r0, 800613c <_Balloc+0x20>
 8006132:	216b      	movs	r1, #107	@ 0x6b
 8006134:	4b17      	ldr	r3, [pc, #92]	@ (8006194 <_Balloc+0x78>)
 8006136:	4818      	ldr	r0, [pc, #96]	@ (8006198 <_Balloc+0x7c>)
 8006138:	f000 fda2 	bl	8006c80 <__assert_func>
 800613c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006140:	6006      	str	r6, [r0, #0]
 8006142:	60c6      	str	r6, [r0, #12]
 8006144:	69e6      	ldr	r6, [r4, #28]
 8006146:	68f3      	ldr	r3, [r6, #12]
 8006148:	b183      	cbz	r3, 800616c <_Balloc+0x50>
 800614a:	69e3      	ldr	r3, [r4, #28]
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006152:	b9b8      	cbnz	r0, 8006184 <_Balloc+0x68>
 8006154:	2101      	movs	r1, #1
 8006156:	fa01 f605 	lsl.w	r6, r1, r5
 800615a:	1d72      	adds	r2, r6, #5
 800615c:	4620      	mov	r0, r4
 800615e:	0092      	lsls	r2, r2, #2
 8006160:	f000 fdac 	bl	8006cbc <_calloc_r>
 8006164:	b160      	cbz	r0, 8006180 <_Balloc+0x64>
 8006166:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800616a:	e00e      	b.n	800618a <_Balloc+0x6e>
 800616c:	2221      	movs	r2, #33	@ 0x21
 800616e:	2104      	movs	r1, #4
 8006170:	4620      	mov	r0, r4
 8006172:	f000 fda3 	bl	8006cbc <_calloc_r>
 8006176:	69e3      	ldr	r3, [r4, #28]
 8006178:	60f0      	str	r0, [r6, #12]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d1e4      	bne.n	800614a <_Balloc+0x2e>
 8006180:	2000      	movs	r0, #0
 8006182:	bd70      	pop	{r4, r5, r6, pc}
 8006184:	6802      	ldr	r2, [r0, #0]
 8006186:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800618a:	2300      	movs	r3, #0
 800618c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006190:	e7f7      	b.n	8006182 <_Balloc+0x66>
 8006192:	bf00      	nop
 8006194:	080073f3 	.word	0x080073f3
 8006198:	08007473 	.word	0x08007473

0800619c <_Bfree>:
 800619c:	b570      	push	{r4, r5, r6, lr}
 800619e:	69c6      	ldr	r6, [r0, #28]
 80061a0:	4605      	mov	r5, r0
 80061a2:	460c      	mov	r4, r1
 80061a4:	b976      	cbnz	r6, 80061c4 <_Bfree+0x28>
 80061a6:	2010      	movs	r0, #16
 80061a8:	f7ff ff02 	bl	8005fb0 <malloc>
 80061ac:	4602      	mov	r2, r0
 80061ae:	61e8      	str	r0, [r5, #28]
 80061b0:	b920      	cbnz	r0, 80061bc <_Bfree+0x20>
 80061b2:	218f      	movs	r1, #143	@ 0x8f
 80061b4:	4b08      	ldr	r3, [pc, #32]	@ (80061d8 <_Bfree+0x3c>)
 80061b6:	4809      	ldr	r0, [pc, #36]	@ (80061dc <_Bfree+0x40>)
 80061b8:	f000 fd62 	bl	8006c80 <__assert_func>
 80061bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061c0:	6006      	str	r6, [r0, #0]
 80061c2:	60c6      	str	r6, [r0, #12]
 80061c4:	b13c      	cbz	r4, 80061d6 <_Bfree+0x3a>
 80061c6:	69eb      	ldr	r3, [r5, #28]
 80061c8:	6862      	ldr	r2, [r4, #4]
 80061ca:	68db      	ldr	r3, [r3, #12]
 80061cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061d0:	6021      	str	r1, [r4, #0]
 80061d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061d6:	bd70      	pop	{r4, r5, r6, pc}
 80061d8:	080073f3 	.word	0x080073f3
 80061dc:	08007473 	.word	0x08007473

080061e0 <__multadd>:
 80061e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e4:	4607      	mov	r7, r0
 80061e6:	460c      	mov	r4, r1
 80061e8:	461e      	mov	r6, r3
 80061ea:	2000      	movs	r0, #0
 80061ec:	690d      	ldr	r5, [r1, #16]
 80061ee:	f101 0c14 	add.w	ip, r1, #20
 80061f2:	f8dc 3000 	ldr.w	r3, [ip]
 80061f6:	3001      	adds	r0, #1
 80061f8:	b299      	uxth	r1, r3
 80061fa:	fb02 6101 	mla	r1, r2, r1, r6
 80061fe:	0c1e      	lsrs	r6, r3, #16
 8006200:	0c0b      	lsrs	r3, r1, #16
 8006202:	fb02 3306 	mla	r3, r2, r6, r3
 8006206:	b289      	uxth	r1, r1
 8006208:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800620c:	4285      	cmp	r5, r0
 800620e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006212:	f84c 1b04 	str.w	r1, [ip], #4
 8006216:	dcec      	bgt.n	80061f2 <__multadd+0x12>
 8006218:	b30e      	cbz	r6, 800625e <__multadd+0x7e>
 800621a:	68a3      	ldr	r3, [r4, #8]
 800621c:	42ab      	cmp	r3, r5
 800621e:	dc19      	bgt.n	8006254 <__multadd+0x74>
 8006220:	6861      	ldr	r1, [r4, #4]
 8006222:	4638      	mov	r0, r7
 8006224:	3101      	adds	r1, #1
 8006226:	f7ff ff79 	bl	800611c <_Balloc>
 800622a:	4680      	mov	r8, r0
 800622c:	b928      	cbnz	r0, 800623a <__multadd+0x5a>
 800622e:	4602      	mov	r2, r0
 8006230:	21ba      	movs	r1, #186	@ 0xba
 8006232:	4b0c      	ldr	r3, [pc, #48]	@ (8006264 <__multadd+0x84>)
 8006234:	480c      	ldr	r0, [pc, #48]	@ (8006268 <__multadd+0x88>)
 8006236:	f000 fd23 	bl	8006c80 <__assert_func>
 800623a:	6922      	ldr	r2, [r4, #16]
 800623c:	f104 010c 	add.w	r1, r4, #12
 8006240:	3202      	adds	r2, #2
 8006242:	0092      	lsls	r2, r2, #2
 8006244:	300c      	adds	r0, #12
 8006246:	f000 fd0d 	bl	8006c64 <memcpy>
 800624a:	4621      	mov	r1, r4
 800624c:	4638      	mov	r0, r7
 800624e:	f7ff ffa5 	bl	800619c <_Bfree>
 8006252:	4644      	mov	r4, r8
 8006254:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006258:	3501      	adds	r5, #1
 800625a:	615e      	str	r6, [r3, #20]
 800625c:	6125      	str	r5, [r4, #16]
 800625e:	4620      	mov	r0, r4
 8006260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006264:	08007462 	.word	0x08007462
 8006268:	08007473 	.word	0x08007473

0800626c <__hi0bits>:
 800626c:	4603      	mov	r3, r0
 800626e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006272:	bf3a      	itte	cc
 8006274:	0403      	lslcc	r3, r0, #16
 8006276:	2010      	movcc	r0, #16
 8006278:	2000      	movcs	r0, #0
 800627a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800627e:	bf3c      	itt	cc
 8006280:	021b      	lslcc	r3, r3, #8
 8006282:	3008      	addcc	r0, #8
 8006284:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006288:	bf3c      	itt	cc
 800628a:	011b      	lslcc	r3, r3, #4
 800628c:	3004      	addcc	r0, #4
 800628e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006292:	bf3c      	itt	cc
 8006294:	009b      	lslcc	r3, r3, #2
 8006296:	3002      	addcc	r0, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	db05      	blt.n	80062a8 <__hi0bits+0x3c>
 800629c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80062a0:	f100 0001 	add.w	r0, r0, #1
 80062a4:	bf08      	it	eq
 80062a6:	2020      	moveq	r0, #32
 80062a8:	4770      	bx	lr

080062aa <__lo0bits>:
 80062aa:	6803      	ldr	r3, [r0, #0]
 80062ac:	4602      	mov	r2, r0
 80062ae:	f013 0007 	ands.w	r0, r3, #7
 80062b2:	d00b      	beq.n	80062cc <__lo0bits+0x22>
 80062b4:	07d9      	lsls	r1, r3, #31
 80062b6:	d421      	bmi.n	80062fc <__lo0bits+0x52>
 80062b8:	0798      	lsls	r0, r3, #30
 80062ba:	bf49      	itett	mi
 80062bc:	085b      	lsrmi	r3, r3, #1
 80062be:	089b      	lsrpl	r3, r3, #2
 80062c0:	2001      	movmi	r0, #1
 80062c2:	6013      	strmi	r3, [r2, #0]
 80062c4:	bf5c      	itt	pl
 80062c6:	2002      	movpl	r0, #2
 80062c8:	6013      	strpl	r3, [r2, #0]
 80062ca:	4770      	bx	lr
 80062cc:	b299      	uxth	r1, r3
 80062ce:	b909      	cbnz	r1, 80062d4 <__lo0bits+0x2a>
 80062d0:	2010      	movs	r0, #16
 80062d2:	0c1b      	lsrs	r3, r3, #16
 80062d4:	b2d9      	uxtb	r1, r3
 80062d6:	b909      	cbnz	r1, 80062dc <__lo0bits+0x32>
 80062d8:	3008      	adds	r0, #8
 80062da:	0a1b      	lsrs	r3, r3, #8
 80062dc:	0719      	lsls	r1, r3, #28
 80062de:	bf04      	itt	eq
 80062e0:	091b      	lsreq	r3, r3, #4
 80062e2:	3004      	addeq	r0, #4
 80062e4:	0799      	lsls	r1, r3, #30
 80062e6:	bf04      	itt	eq
 80062e8:	089b      	lsreq	r3, r3, #2
 80062ea:	3002      	addeq	r0, #2
 80062ec:	07d9      	lsls	r1, r3, #31
 80062ee:	d403      	bmi.n	80062f8 <__lo0bits+0x4e>
 80062f0:	085b      	lsrs	r3, r3, #1
 80062f2:	f100 0001 	add.w	r0, r0, #1
 80062f6:	d003      	beq.n	8006300 <__lo0bits+0x56>
 80062f8:	6013      	str	r3, [r2, #0]
 80062fa:	4770      	bx	lr
 80062fc:	2000      	movs	r0, #0
 80062fe:	4770      	bx	lr
 8006300:	2020      	movs	r0, #32
 8006302:	4770      	bx	lr

08006304 <__i2b>:
 8006304:	b510      	push	{r4, lr}
 8006306:	460c      	mov	r4, r1
 8006308:	2101      	movs	r1, #1
 800630a:	f7ff ff07 	bl	800611c <_Balloc>
 800630e:	4602      	mov	r2, r0
 8006310:	b928      	cbnz	r0, 800631e <__i2b+0x1a>
 8006312:	f240 1145 	movw	r1, #325	@ 0x145
 8006316:	4b04      	ldr	r3, [pc, #16]	@ (8006328 <__i2b+0x24>)
 8006318:	4804      	ldr	r0, [pc, #16]	@ (800632c <__i2b+0x28>)
 800631a:	f000 fcb1 	bl	8006c80 <__assert_func>
 800631e:	2301      	movs	r3, #1
 8006320:	6144      	str	r4, [r0, #20]
 8006322:	6103      	str	r3, [r0, #16]
 8006324:	bd10      	pop	{r4, pc}
 8006326:	bf00      	nop
 8006328:	08007462 	.word	0x08007462
 800632c:	08007473 	.word	0x08007473

08006330 <__multiply>:
 8006330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006334:	4617      	mov	r7, r2
 8006336:	690a      	ldr	r2, [r1, #16]
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	4689      	mov	r9, r1
 800633c:	429a      	cmp	r2, r3
 800633e:	bfa2      	ittt	ge
 8006340:	463b      	movge	r3, r7
 8006342:	460f      	movge	r7, r1
 8006344:	4699      	movge	r9, r3
 8006346:	693d      	ldr	r5, [r7, #16]
 8006348:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	6879      	ldr	r1, [r7, #4]
 8006350:	eb05 060a 	add.w	r6, r5, sl
 8006354:	42b3      	cmp	r3, r6
 8006356:	b085      	sub	sp, #20
 8006358:	bfb8      	it	lt
 800635a:	3101      	addlt	r1, #1
 800635c:	f7ff fede 	bl	800611c <_Balloc>
 8006360:	b930      	cbnz	r0, 8006370 <__multiply+0x40>
 8006362:	4602      	mov	r2, r0
 8006364:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006368:	4b40      	ldr	r3, [pc, #256]	@ (800646c <__multiply+0x13c>)
 800636a:	4841      	ldr	r0, [pc, #260]	@ (8006470 <__multiply+0x140>)
 800636c:	f000 fc88 	bl	8006c80 <__assert_func>
 8006370:	f100 0414 	add.w	r4, r0, #20
 8006374:	4623      	mov	r3, r4
 8006376:	2200      	movs	r2, #0
 8006378:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800637c:	4573      	cmp	r3, lr
 800637e:	d320      	bcc.n	80063c2 <__multiply+0x92>
 8006380:	f107 0814 	add.w	r8, r7, #20
 8006384:	f109 0114 	add.w	r1, r9, #20
 8006388:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800638c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006390:	9302      	str	r3, [sp, #8]
 8006392:	1beb      	subs	r3, r5, r7
 8006394:	3b15      	subs	r3, #21
 8006396:	f023 0303 	bic.w	r3, r3, #3
 800639a:	3304      	adds	r3, #4
 800639c:	3715      	adds	r7, #21
 800639e:	42bd      	cmp	r5, r7
 80063a0:	bf38      	it	cc
 80063a2:	2304      	movcc	r3, #4
 80063a4:	9301      	str	r3, [sp, #4]
 80063a6:	9b02      	ldr	r3, [sp, #8]
 80063a8:	9103      	str	r1, [sp, #12]
 80063aa:	428b      	cmp	r3, r1
 80063ac:	d80c      	bhi.n	80063c8 <__multiply+0x98>
 80063ae:	2e00      	cmp	r6, #0
 80063b0:	dd03      	ble.n	80063ba <__multiply+0x8a>
 80063b2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d055      	beq.n	8006466 <__multiply+0x136>
 80063ba:	6106      	str	r6, [r0, #16]
 80063bc:	b005      	add	sp, #20
 80063be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c2:	f843 2b04 	str.w	r2, [r3], #4
 80063c6:	e7d9      	b.n	800637c <__multiply+0x4c>
 80063c8:	f8b1 a000 	ldrh.w	sl, [r1]
 80063cc:	f1ba 0f00 	cmp.w	sl, #0
 80063d0:	d01f      	beq.n	8006412 <__multiply+0xe2>
 80063d2:	46c4      	mov	ip, r8
 80063d4:	46a1      	mov	r9, r4
 80063d6:	2700      	movs	r7, #0
 80063d8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80063dc:	f8d9 3000 	ldr.w	r3, [r9]
 80063e0:	fa1f fb82 	uxth.w	fp, r2
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	fb0a 330b 	mla	r3, sl, fp, r3
 80063ea:	443b      	add	r3, r7
 80063ec:	f8d9 7000 	ldr.w	r7, [r9]
 80063f0:	0c12      	lsrs	r2, r2, #16
 80063f2:	0c3f      	lsrs	r7, r7, #16
 80063f4:	fb0a 7202 	mla	r2, sl, r2, r7
 80063f8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006402:	4565      	cmp	r5, ip
 8006404:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006408:	f849 3b04 	str.w	r3, [r9], #4
 800640c:	d8e4      	bhi.n	80063d8 <__multiply+0xa8>
 800640e:	9b01      	ldr	r3, [sp, #4]
 8006410:	50e7      	str	r7, [r4, r3]
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	3104      	adds	r1, #4
 8006416:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800641a:	f1b9 0f00 	cmp.w	r9, #0
 800641e:	d020      	beq.n	8006462 <__multiply+0x132>
 8006420:	4647      	mov	r7, r8
 8006422:	46a4      	mov	ip, r4
 8006424:	f04f 0a00 	mov.w	sl, #0
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	f8b7 b000 	ldrh.w	fp, [r7]
 800642e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006432:	b29b      	uxth	r3, r3
 8006434:	fb09 220b 	mla	r2, r9, fp, r2
 8006438:	4452      	add	r2, sl
 800643a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800643e:	f84c 3b04 	str.w	r3, [ip], #4
 8006442:	f857 3b04 	ldr.w	r3, [r7], #4
 8006446:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800644a:	f8bc 3000 	ldrh.w	r3, [ip]
 800644e:	42bd      	cmp	r5, r7
 8006450:	fb09 330a 	mla	r3, r9, sl, r3
 8006454:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006458:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800645c:	d8e5      	bhi.n	800642a <__multiply+0xfa>
 800645e:	9a01      	ldr	r2, [sp, #4]
 8006460:	50a3      	str	r3, [r4, r2]
 8006462:	3404      	adds	r4, #4
 8006464:	e79f      	b.n	80063a6 <__multiply+0x76>
 8006466:	3e01      	subs	r6, #1
 8006468:	e7a1      	b.n	80063ae <__multiply+0x7e>
 800646a:	bf00      	nop
 800646c:	08007462 	.word	0x08007462
 8006470:	08007473 	.word	0x08007473

08006474 <__pow5mult>:
 8006474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006478:	4615      	mov	r5, r2
 800647a:	f012 0203 	ands.w	r2, r2, #3
 800647e:	4607      	mov	r7, r0
 8006480:	460e      	mov	r6, r1
 8006482:	d007      	beq.n	8006494 <__pow5mult+0x20>
 8006484:	4c25      	ldr	r4, [pc, #148]	@ (800651c <__pow5mult+0xa8>)
 8006486:	3a01      	subs	r2, #1
 8006488:	2300      	movs	r3, #0
 800648a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800648e:	f7ff fea7 	bl	80061e0 <__multadd>
 8006492:	4606      	mov	r6, r0
 8006494:	10ad      	asrs	r5, r5, #2
 8006496:	d03d      	beq.n	8006514 <__pow5mult+0xa0>
 8006498:	69fc      	ldr	r4, [r7, #28]
 800649a:	b97c      	cbnz	r4, 80064bc <__pow5mult+0x48>
 800649c:	2010      	movs	r0, #16
 800649e:	f7ff fd87 	bl	8005fb0 <malloc>
 80064a2:	4602      	mov	r2, r0
 80064a4:	61f8      	str	r0, [r7, #28]
 80064a6:	b928      	cbnz	r0, 80064b4 <__pow5mult+0x40>
 80064a8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80064ac:	4b1c      	ldr	r3, [pc, #112]	@ (8006520 <__pow5mult+0xac>)
 80064ae:	481d      	ldr	r0, [pc, #116]	@ (8006524 <__pow5mult+0xb0>)
 80064b0:	f000 fbe6 	bl	8006c80 <__assert_func>
 80064b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064b8:	6004      	str	r4, [r0, #0]
 80064ba:	60c4      	str	r4, [r0, #12]
 80064bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80064c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80064c4:	b94c      	cbnz	r4, 80064da <__pow5mult+0x66>
 80064c6:	f240 2171 	movw	r1, #625	@ 0x271
 80064ca:	4638      	mov	r0, r7
 80064cc:	f7ff ff1a 	bl	8006304 <__i2b>
 80064d0:	2300      	movs	r3, #0
 80064d2:	4604      	mov	r4, r0
 80064d4:	f8c8 0008 	str.w	r0, [r8, #8]
 80064d8:	6003      	str	r3, [r0, #0]
 80064da:	f04f 0900 	mov.w	r9, #0
 80064de:	07eb      	lsls	r3, r5, #31
 80064e0:	d50a      	bpl.n	80064f8 <__pow5mult+0x84>
 80064e2:	4631      	mov	r1, r6
 80064e4:	4622      	mov	r2, r4
 80064e6:	4638      	mov	r0, r7
 80064e8:	f7ff ff22 	bl	8006330 <__multiply>
 80064ec:	4680      	mov	r8, r0
 80064ee:	4631      	mov	r1, r6
 80064f0:	4638      	mov	r0, r7
 80064f2:	f7ff fe53 	bl	800619c <_Bfree>
 80064f6:	4646      	mov	r6, r8
 80064f8:	106d      	asrs	r5, r5, #1
 80064fa:	d00b      	beq.n	8006514 <__pow5mult+0xa0>
 80064fc:	6820      	ldr	r0, [r4, #0]
 80064fe:	b938      	cbnz	r0, 8006510 <__pow5mult+0x9c>
 8006500:	4622      	mov	r2, r4
 8006502:	4621      	mov	r1, r4
 8006504:	4638      	mov	r0, r7
 8006506:	f7ff ff13 	bl	8006330 <__multiply>
 800650a:	6020      	str	r0, [r4, #0]
 800650c:	f8c0 9000 	str.w	r9, [r0]
 8006510:	4604      	mov	r4, r0
 8006512:	e7e4      	b.n	80064de <__pow5mult+0x6a>
 8006514:	4630      	mov	r0, r6
 8006516:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800651a:	bf00      	nop
 800651c:	08007524 	.word	0x08007524
 8006520:	080073f3 	.word	0x080073f3
 8006524:	08007473 	.word	0x08007473

08006528 <__lshift>:
 8006528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800652c:	460c      	mov	r4, r1
 800652e:	4607      	mov	r7, r0
 8006530:	4691      	mov	r9, r2
 8006532:	6923      	ldr	r3, [r4, #16]
 8006534:	6849      	ldr	r1, [r1, #4]
 8006536:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800653a:	68a3      	ldr	r3, [r4, #8]
 800653c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006540:	f108 0601 	add.w	r6, r8, #1
 8006544:	42b3      	cmp	r3, r6
 8006546:	db0b      	blt.n	8006560 <__lshift+0x38>
 8006548:	4638      	mov	r0, r7
 800654a:	f7ff fde7 	bl	800611c <_Balloc>
 800654e:	4605      	mov	r5, r0
 8006550:	b948      	cbnz	r0, 8006566 <__lshift+0x3e>
 8006552:	4602      	mov	r2, r0
 8006554:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006558:	4b27      	ldr	r3, [pc, #156]	@ (80065f8 <__lshift+0xd0>)
 800655a:	4828      	ldr	r0, [pc, #160]	@ (80065fc <__lshift+0xd4>)
 800655c:	f000 fb90 	bl	8006c80 <__assert_func>
 8006560:	3101      	adds	r1, #1
 8006562:	005b      	lsls	r3, r3, #1
 8006564:	e7ee      	b.n	8006544 <__lshift+0x1c>
 8006566:	2300      	movs	r3, #0
 8006568:	f100 0114 	add.w	r1, r0, #20
 800656c:	f100 0210 	add.w	r2, r0, #16
 8006570:	4618      	mov	r0, r3
 8006572:	4553      	cmp	r3, sl
 8006574:	db33      	blt.n	80065de <__lshift+0xb6>
 8006576:	6920      	ldr	r0, [r4, #16]
 8006578:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800657c:	f104 0314 	add.w	r3, r4, #20
 8006580:	f019 091f 	ands.w	r9, r9, #31
 8006584:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006588:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800658c:	d02b      	beq.n	80065e6 <__lshift+0xbe>
 800658e:	468a      	mov	sl, r1
 8006590:	2200      	movs	r2, #0
 8006592:	f1c9 0e20 	rsb	lr, r9, #32
 8006596:	6818      	ldr	r0, [r3, #0]
 8006598:	fa00 f009 	lsl.w	r0, r0, r9
 800659c:	4310      	orrs	r0, r2
 800659e:	f84a 0b04 	str.w	r0, [sl], #4
 80065a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80065a6:	459c      	cmp	ip, r3
 80065a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80065ac:	d8f3      	bhi.n	8006596 <__lshift+0x6e>
 80065ae:	ebac 0304 	sub.w	r3, ip, r4
 80065b2:	3b15      	subs	r3, #21
 80065b4:	f023 0303 	bic.w	r3, r3, #3
 80065b8:	3304      	adds	r3, #4
 80065ba:	f104 0015 	add.w	r0, r4, #21
 80065be:	4560      	cmp	r0, ip
 80065c0:	bf88      	it	hi
 80065c2:	2304      	movhi	r3, #4
 80065c4:	50ca      	str	r2, [r1, r3]
 80065c6:	b10a      	cbz	r2, 80065cc <__lshift+0xa4>
 80065c8:	f108 0602 	add.w	r6, r8, #2
 80065cc:	3e01      	subs	r6, #1
 80065ce:	4638      	mov	r0, r7
 80065d0:	4621      	mov	r1, r4
 80065d2:	612e      	str	r6, [r5, #16]
 80065d4:	f7ff fde2 	bl	800619c <_Bfree>
 80065d8:	4628      	mov	r0, r5
 80065da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065de:	f842 0f04 	str.w	r0, [r2, #4]!
 80065e2:	3301      	adds	r3, #1
 80065e4:	e7c5      	b.n	8006572 <__lshift+0x4a>
 80065e6:	3904      	subs	r1, #4
 80065e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80065ec:	459c      	cmp	ip, r3
 80065ee:	f841 2f04 	str.w	r2, [r1, #4]!
 80065f2:	d8f9      	bhi.n	80065e8 <__lshift+0xc0>
 80065f4:	e7ea      	b.n	80065cc <__lshift+0xa4>
 80065f6:	bf00      	nop
 80065f8:	08007462 	.word	0x08007462
 80065fc:	08007473 	.word	0x08007473

08006600 <__mcmp>:
 8006600:	4603      	mov	r3, r0
 8006602:	690a      	ldr	r2, [r1, #16]
 8006604:	6900      	ldr	r0, [r0, #16]
 8006606:	b530      	push	{r4, r5, lr}
 8006608:	1a80      	subs	r0, r0, r2
 800660a:	d10e      	bne.n	800662a <__mcmp+0x2a>
 800660c:	3314      	adds	r3, #20
 800660e:	3114      	adds	r1, #20
 8006610:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006614:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006618:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800661c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006620:	4295      	cmp	r5, r2
 8006622:	d003      	beq.n	800662c <__mcmp+0x2c>
 8006624:	d205      	bcs.n	8006632 <__mcmp+0x32>
 8006626:	f04f 30ff 	mov.w	r0, #4294967295
 800662a:	bd30      	pop	{r4, r5, pc}
 800662c:	42a3      	cmp	r3, r4
 800662e:	d3f3      	bcc.n	8006618 <__mcmp+0x18>
 8006630:	e7fb      	b.n	800662a <__mcmp+0x2a>
 8006632:	2001      	movs	r0, #1
 8006634:	e7f9      	b.n	800662a <__mcmp+0x2a>
	...

08006638 <__mdiff>:
 8006638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663c:	4689      	mov	r9, r1
 800663e:	4606      	mov	r6, r0
 8006640:	4611      	mov	r1, r2
 8006642:	4648      	mov	r0, r9
 8006644:	4614      	mov	r4, r2
 8006646:	f7ff ffdb 	bl	8006600 <__mcmp>
 800664a:	1e05      	subs	r5, r0, #0
 800664c:	d112      	bne.n	8006674 <__mdiff+0x3c>
 800664e:	4629      	mov	r1, r5
 8006650:	4630      	mov	r0, r6
 8006652:	f7ff fd63 	bl	800611c <_Balloc>
 8006656:	4602      	mov	r2, r0
 8006658:	b928      	cbnz	r0, 8006666 <__mdiff+0x2e>
 800665a:	f240 2137 	movw	r1, #567	@ 0x237
 800665e:	4b3e      	ldr	r3, [pc, #248]	@ (8006758 <__mdiff+0x120>)
 8006660:	483e      	ldr	r0, [pc, #248]	@ (800675c <__mdiff+0x124>)
 8006662:	f000 fb0d 	bl	8006c80 <__assert_func>
 8006666:	2301      	movs	r3, #1
 8006668:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800666c:	4610      	mov	r0, r2
 800666e:	b003      	add	sp, #12
 8006670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006674:	bfbc      	itt	lt
 8006676:	464b      	movlt	r3, r9
 8006678:	46a1      	movlt	r9, r4
 800667a:	4630      	mov	r0, r6
 800667c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006680:	bfba      	itte	lt
 8006682:	461c      	movlt	r4, r3
 8006684:	2501      	movlt	r5, #1
 8006686:	2500      	movge	r5, #0
 8006688:	f7ff fd48 	bl	800611c <_Balloc>
 800668c:	4602      	mov	r2, r0
 800668e:	b918      	cbnz	r0, 8006698 <__mdiff+0x60>
 8006690:	f240 2145 	movw	r1, #581	@ 0x245
 8006694:	4b30      	ldr	r3, [pc, #192]	@ (8006758 <__mdiff+0x120>)
 8006696:	e7e3      	b.n	8006660 <__mdiff+0x28>
 8006698:	f100 0b14 	add.w	fp, r0, #20
 800669c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80066a0:	f109 0310 	add.w	r3, r9, #16
 80066a4:	60c5      	str	r5, [r0, #12]
 80066a6:	f04f 0c00 	mov.w	ip, #0
 80066aa:	f109 0514 	add.w	r5, r9, #20
 80066ae:	46d9      	mov	r9, fp
 80066b0:	6926      	ldr	r6, [r4, #16]
 80066b2:	f104 0e14 	add.w	lr, r4, #20
 80066b6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80066ba:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80066be:	9301      	str	r3, [sp, #4]
 80066c0:	9b01      	ldr	r3, [sp, #4]
 80066c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80066c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80066ca:	b281      	uxth	r1, r0
 80066cc:	9301      	str	r3, [sp, #4]
 80066ce:	fa1f f38a 	uxth.w	r3, sl
 80066d2:	1a5b      	subs	r3, r3, r1
 80066d4:	0c00      	lsrs	r0, r0, #16
 80066d6:	4463      	add	r3, ip
 80066d8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80066dc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80066e6:	4576      	cmp	r6, lr
 80066e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80066ec:	f849 3b04 	str.w	r3, [r9], #4
 80066f0:	d8e6      	bhi.n	80066c0 <__mdiff+0x88>
 80066f2:	1b33      	subs	r3, r6, r4
 80066f4:	3b15      	subs	r3, #21
 80066f6:	f023 0303 	bic.w	r3, r3, #3
 80066fa:	3415      	adds	r4, #21
 80066fc:	3304      	adds	r3, #4
 80066fe:	42a6      	cmp	r6, r4
 8006700:	bf38      	it	cc
 8006702:	2304      	movcc	r3, #4
 8006704:	441d      	add	r5, r3
 8006706:	445b      	add	r3, fp
 8006708:	461e      	mov	r6, r3
 800670a:	462c      	mov	r4, r5
 800670c:	4544      	cmp	r4, r8
 800670e:	d30e      	bcc.n	800672e <__mdiff+0xf6>
 8006710:	f108 0103 	add.w	r1, r8, #3
 8006714:	1b49      	subs	r1, r1, r5
 8006716:	f021 0103 	bic.w	r1, r1, #3
 800671a:	3d03      	subs	r5, #3
 800671c:	45a8      	cmp	r8, r5
 800671e:	bf38      	it	cc
 8006720:	2100      	movcc	r1, #0
 8006722:	440b      	add	r3, r1
 8006724:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006728:	b199      	cbz	r1, 8006752 <__mdiff+0x11a>
 800672a:	6117      	str	r7, [r2, #16]
 800672c:	e79e      	b.n	800666c <__mdiff+0x34>
 800672e:	46e6      	mov	lr, ip
 8006730:	f854 1b04 	ldr.w	r1, [r4], #4
 8006734:	fa1f fc81 	uxth.w	ip, r1
 8006738:	44f4      	add	ip, lr
 800673a:	0c08      	lsrs	r0, r1, #16
 800673c:	4471      	add	r1, lr
 800673e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006742:	b289      	uxth	r1, r1
 8006744:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006748:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800674c:	f846 1b04 	str.w	r1, [r6], #4
 8006750:	e7dc      	b.n	800670c <__mdiff+0xd4>
 8006752:	3f01      	subs	r7, #1
 8006754:	e7e6      	b.n	8006724 <__mdiff+0xec>
 8006756:	bf00      	nop
 8006758:	08007462 	.word	0x08007462
 800675c:	08007473 	.word	0x08007473

08006760 <__d2b>:
 8006760:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006764:	2101      	movs	r1, #1
 8006766:	4690      	mov	r8, r2
 8006768:	4699      	mov	r9, r3
 800676a:	9e08      	ldr	r6, [sp, #32]
 800676c:	f7ff fcd6 	bl	800611c <_Balloc>
 8006770:	4604      	mov	r4, r0
 8006772:	b930      	cbnz	r0, 8006782 <__d2b+0x22>
 8006774:	4602      	mov	r2, r0
 8006776:	f240 310f 	movw	r1, #783	@ 0x30f
 800677a:	4b23      	ldr	r3, [pc, #140]	@ (8006808 <__d2b+0xa8>)
 800677c:	4823      	ldr	r0, [pc, #140]	@ (800680c <__d2b+0xac>)
 800677e:	f000 fa7f 	bl	8006c80 <__assert_func>
 8006782:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006786:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800678a:	b10d      	cbz	r5, 8006790 <__d2b+0x30>
 800678c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	f1b8 0300 	subs.w	r3, r8, #0
 8006796:	d024      	beq.n	80067e2 <__d2b+0x82>
 8006798:	4668      	mov	r0, sp
 800679a:	9300      	str	r3, [sp, #0]
 800679c:	f7ff fd85 	bl	80062aa <__lo0bits>
 80067a0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80067a4:	b1d8      	cbz	r0, 80067de <__d2b+0x7e>
 80067a6:	f1c0 0320 	rsb	r3, r0, #32
 80067aa:	fa02 f303 	lsl.w	r3, r2, r3
 80067ae:	430b      	orrs	r3, r1
 80067b0:	40c2      	lsrs	r2, r0
 80067b2:	6163      	str	r3, [r4, #20]
 80067b4:	9201      	str	r2, [sp, #4]
 80067b6:	9b01      	ldr	r3, [sp, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	bf0c      	ite	eq
 80067bc:	2201      	moveq	r2, #1
 80067be:	2202      	movne	r2, #2
 80067c0:	61a3      	str	r3, [r4, #24]
 80067c2:	6122      	str	r2, [r4, #16]
 80067c4:	b1ad      	cbz	r5, 80067f2 <__d2b+0x92>
 80067c6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80067ca:	4405      	add	r5, r0
 80067cc:	6035      	str	r5, [r6, #0]
 80067ce:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80067d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067d4:	6018      	str	r0, [r3, #0]
 80067d6:	4620      	mov	r0, r4
 80067d8:	b002      	add	sp, #8
 80067da:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80067de:	6161      	str	r1, [r4, #20]
 80067e0:	e7e9      	b.n	80067b6 <__d2b+0x56>
 80067e2:	a801      	add	r0, sp, #4
 80067e4:	f7ff fd61 	bl	80062aa <__lo0bits>
 80067e8:	9b01      	ldr	r3, [sp, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	6163      	str	r3, [r4, #20]
 80067ee:	3020      	adds	r0, #32
 80067f0:	e7e7      	b.n	80067c2 <__d2b+0x62>
 80067f2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80067f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80067fa:	6030      	str	r0, [r6, #0]
 80067fc:	6918      	ldr	r0, [r3, #16]
 80067fe:	f7ff fd35 	bl	800626c <__hi0bits>
 8006802:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006806:	e7e4      	b.n	80067d2 <__d2b+0x72>
 8006808:	08007462 	.word	0x08007462
 800680c:	08007473 	.word	0x08007473

08006810 <__ssputs_r>:
 8006810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006814:	461f      	mov	r7, r3
 8006816:	688e      	ldr	r6, [r1, #8]
 8006818:	4682      	mov	sl, r0
 800681a:	42be      	cmp	r6, r7
 800681c:	460c      	mov	r4, r1
 800681e:	4690      	mov	r8, r2
 8006820:	680b      	ldr	r3, [r1, #0]
 8006822:	d82d      	bhi.n	8006880 <__ssputs_r+0x70>
 8006824:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006828:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800682c:	d026      	beq.n	800687c <__ssputs_r+0x6c>
 800682e:	6965      	ldr	r5, [r4, #20]
 8006830:	6909      	ldr	r1, [r1, #16]
 8006832:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006836:	eba3 0901 	sub.w	r9, r3, r1
 800683a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800683e:	1c7b      	adds	r3, r7, #1
 8006840:	444b      	add	r3, r9
 8006842:	106d      	asrs	r5, r5, #1
 8006844:	429d      	cmp	r5, r3
 8006846:	bf38      	it	cc
 8006848:	461d      	movcc	r5, r3
 800684a:	0553      	lsls	r3, r2, #21
 800684c:	d527      	bpl.n	800689e <__ssputs_r+0x8e>
 800684e:	4629      	mov	r1, r5
 8006850:	f7ff fbd8 	bl	8006004 <_malloc_r>
 8006854:	4606      	mov	r6, r0
 8006856:	b360      	cbz	r0, 80068b2 <__ssputs_r+0xa2>
 8006858:	464a      	mov	r2, r9
 800685a:	6921      	ldr	r1, [r4, #16]
 800685c:	f000 fa02 	bl	8006c64 <memcpy>
 8006860:	89a3      	ldrh	r3, [r4, #12]
 8006862:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006866:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800686a:	81a3      	strh	r3, [r4, #12]
 800686c:	6126      	str	r6, [r4, #16]
 800686e:	444e      	add	r6, r9
 8006870:	6026      	str	r6, [r4, #0]
 8006872:	463e      	mov	r6, r7
 8006874:	6165      	str	r5, [r4, #20]
 8006876:	eba5 0509 	sub.w	r5, r5, r9
 800687a:	60a5      	str	r5, [r4, #8]
 800687c:	42be      	cmp	r6, r7
 800687e:	d900      	bls.n	8006882 <__ssputs_r+0x72>
 8006880:	463e      	mov	r6, r7
 8006882:	4632      	mov	r2, r6
 8006884:	4641      	mov	r1, r8
 8006886:	6820      	ldr	r0, [r4, #0]
 8006888:	f000 f9c2 	bl	8006c10 <memmove>
 800688c:	2000      	movs	r0, #0
 800688e:	68a3      	ldr	r3, [r4, #8]
 8006890:	1b9b      	subs	r3, r3, r6
 8006892:	60a3      	str	r3, [r4, #8]
 8006894:	6823      	ldr	r3, [r4, #0]
 8006896:	4433      	add	r3, r6
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800689e:	462a      	mov	r2, r5
 80068a0:	f000 fa32 	bl	8006d08 <_realloc_r>
 80068a4:	4606      	mov	r6, r0
 80068a6:	2800      	cmp	r0, #0
 80068a8:	d1e0      	bne.n	800686c <__ssputs_r+0x5c>
 80068aa:	4650      	mov	r0, sl
 80068ac:	6921      	ldr	r1, [r4, #16]
 80068ae:	f7ff fb37 	bl	8005f20 <_free_r>
 80068b2:	230c      	movs	r3, #12
 80068b4:	f8ca 3000 	str.w	r3, [sl]
 80068b8:	89a3      	ldrh	r3, [r4, #12]
 80068ba:	f04f 30ff 	mov.w	r0, #4294967295
 80068be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068c2:	81a3      	strh	r3, [r4, #12]
 80068c4:	e7e9      	b.n	800689a <__ssputs_r+0x8a>
	...

080068c8 <_svfiprintf_r>:
 80068c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068cc:	4698      	mov	r8, r3
 80068ce:	898b      	ldrh	r3, [r1, #12]
 80068d0:	4607      	mov	r7, r0
 80068d2:	061b      	lsls	r3, r3, #24
 80068d4:	460d      	mov	r5, r1
 80068d6:	4614      	mov	r4, r2
 80068d8:	b09d      	sub	sp, #116	@ 0x74
 80068da:	d510      	bpl.n	80068fe <_svfiprintf_r+0x36>
 80068dc:	690b      	ldr	r3, [r1, #16]
 80068de:	b973      	cbnz	r3, 80068fe <_svfiprintf_r+0x36>
 80068e0:	2140      	movs	r1, #64	@ 0x40
 80068e2:	f7ff fb8f 	bl	8006004 <_malloc_r>
 80068e6:	6028      	str	r0, [r5, #0]
 80068e8:	6128      	str	r0, [r5, #16]
 80068ea:	b930      	cbnz	r0, 80068fa <_svfiprintf_r+0x32>
 80068ec:	230c      	movs	r3, #12
 80068ee:	603b      	str	r3, [r7, #0]
 80068f0:	f04f 30ff 	mov.w	r0, #4294967295
 80068f4:	b01d      	add	sp, #116	@ 0x74
 80068f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068fa:	2340      	movs	r3, #64	@ 0x40
 80068fc:	616b      	str	r3, [r5, #20]
 80068fe:	2300      	movs	r3, #0
 8006900:	9309      	str	r3, [sp, #36]	@ 0x24
 8006902:	2320      	movs	r3, #32
 8006904:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006908:	2330      	movs	r3, #48	@ 0x30
 800690a:	f04f 0901 	mov.w	r9, #1
 800690e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006912:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006aac <_svfiprintf_r+0x1e4>
 8006916:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800691a:	4623      	mov	r3, r4
 800691c:	469a      	mov	sl, r3
 800691e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006922:	b10a      	cbz	r2, 8006928 <_svfiprintf_r+0x60>
 8006924:	2a25      	cmp	r2, #37	@ 0x25
 8006926:	d1f9      	bne.n	800691c <_svfiprintf_r+0x54>
 8006928:	ebba 0b04 	subs.w	fp, sl, r4
 800692c:	d00b      	beq.n	8006946 <_svfiprintf_r+0x7e>
 800692e:	465b      	mov	r3, fp
 8006930:	4622      	mov	r2, r4
 8006932:	4629      	mov	r1, r5
 8006934:	4638      	mov	r0, r7
 8006936:	f7ff ff6b 	bl	8006810 <__ssputs_r>
 800693a:	3001      	adds	r0, #1
 800693c:	f000 80a7 	beq.w	8006a8e <_svfiprintf_r+0x1c6>
 8006940:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006942:	445a      	add	r2, fp
 8006944:	9209      	str	r2, [sp, #36]	@ 0x24
 8006946:	f89a 3000 	ldrb.w	r3, [sl]
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 809f 	beq.w	8006a8e <_svfiprintf_r+0x1c6>
 8006950:	2300      	movs	r3, #0
 8006952:	f04f 32ff 	mov.w	r2, #4294967295
 8006956:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800695a:	f10a 0a01 	add.w	sl, sl, #1
 800695e:	9304      	str	r3, [sp, #16]
 8006960:	9307      	str	r3, [sp, #28]
 8006962:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006966:	931a      	str	r3, [sp, #104]	@ 0x68
 8006968:	4654      	mov	r4, sl
 800696a:	2205      	movs	r2, #5
 800696c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006970:	484e      	ldr	r0, [pc, #312]	@ (8006aac <_svfiprintf_r+0x1e4>)
 8006972:	f7fe fc68 	bl	8005246 <memchr>
 8006976:	9a04      	ldr	r2, [sp, #16]
 8006978:	b9d8      	cbnz	r0, 80069b2 <_svfiprintf_r+0xea>
 800697a:	06d0      	lsls	r0, r2, #27
 800697c:	bf44      	itt	mi
 800697e:	2320      	movmi	r3, #32
 8006980:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006984:	0711      	lsls	r1, r2, #28
 8006986:	bf44      	itt	mi
 8006988:	232b      	movmi	r3, #43	@ 0x2b
 800698a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800698e:	f89a 3000 	ldrb.w	r3, [sl]
 8006992:	2b2a      	cmp	r3, #42	@ 0x2a
 8006994:	d015      	beq.n	80069c2 <_svfiprintf_r+0xfa>
 8006996:	4654      	mov	r4, sl
 8006998:	2000      	movs	r0, #0
 800699a:	f04f 0c0a 	mov.w	ip, #10
 800699e:	9a07      	ldr	r2, [sp, #28]
 80069a0:	4621      	mov	r1, r4
 80069a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069a6:	3b30      	subs	r3, #48	@ 0x30
 80069a8:	2b09      	cmp	r3, #9
 80069aa:	d94b      	bls.n	8006a44 <_svfiprintf_r+0x17c>
 80069ac:	b1b0      	cbz	r0, 80069dc <_svfiprintf_r+0x114>
 80069ae:	9207      	str	r2, [sp, #28]
 80069b0:	e014      	b.n	80069dc <_svfiprintf_r+0x114>
 80069b2:	eba0 0308 	sub.w	r3, r0, r8
 80069b6:	fa09 f303 	lsl.w	r3, r9, r3
 80069ba:	4313      	orrs	r3, r2
 80069bc:	46a2      	mov	sl, r4
 80069be:	9304      	str	r3, [sp, #16]
 80069c0:	e7d2      	b.n	8006968 <_svfiprintf_r+0xa0>
 80069c2:	9b03      	ldr	r3, [sp, #12]
 80069c4:	1d19      	adds	r1, r3, #4
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	9103      	str	r1, [sp, #12]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	bfbb      	ittet	lt
 80069ce:	425b      	neglt	r3, r3
 80069d0:	f042 0202 	orrlt.w	r2, r2, #2
 80069d4:	9307      	strge	r3, [sp, #28]
 80069d6:	9307      	strlt	r3, [sp, #28]
 80069d8:	bfb8      	it	lt
 80069da:	9204      	strlt	r2, [sp, #16]
 80069dc:	7823      	ldrb	r3, [r4, #0]
 80069de:	2b2e      	cmp	r3, #46	@ 0x2e
 80069e0:	d10a      	bne.n	80069f8 <_svfiprintf_r+0x130>
 80069e2:	7863      	ldrb	r3, [r4, #1]
 80069e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80069e6:	d132      	bne.n	8006a4e <_svfiprintf_r+0x186>
 80069e8:	9b03      	ldr	r3, [sp, #12]
 80069ea:	3402      	adds	r4, #2
 80069ec:	1d1a      	adds	r2, r3, #4
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	9203      	str	r2, [sp, #12]
 80069f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069f6:	9305      	str	r3, [sp, #20]
 80069f8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006ab0 <_svfiprintf_r+0x1e8>
 80069fc:	2203      	movs	r2, #3
 80069fe:	4650      	mov	r0, sl
 8006a00:	7821      	ldrb	r1, [r4, #0]
 8006a02:	f7fe fc20 	bl	8005246 <memchr>
 8006a06:	b138      	cbz	r0, 8006a18 <_svfiprintf_r+0x150>
 8006a08:	2240      	movs	r2, #64	@ 0x40
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	eba0 000a 	sub.w	r0, r0, sl
 8006a10:	4082      	lsls	r2, r0
 8006a12:	4313      	orrs	r3, r2
 8006a14:	3401      	adds	r4, #1
 8006a16:	9304      	str	r3, [sp, #16]
 8006a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a1c:	2206      	movs	r2, #6
 8006a1e:	4825      	ldr	r0, [pc, #148]	@ (8006ab4 <_svfiprintf_r+0x1ec>)
 8006a20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a24:	f7fe fc0f 	bl	8005246 <memchr>
 8006a28:	2800      	cmp	r0, #0
 8006a2a:	d036      	beq.n	8006a9a <_svfiprintf_r+0x1d2>
 8006a2c:	4b22      	ldr	r3, [pc, #136]	@ (8006ab8 <_svfiprintf_r+0x1f0>)
 8006a2e:	bb1b      	cbnz	r3, 8006a78 <_svfiprintf_r+0x1b0>
 8006a30:	9b03      	ldr	r3, [sp, #12]
 8006a32:	3307      	adds	r3, #7
 8006a34:	f023 0307 	bic.w	r3, r3, #7
 8006a38:	3308      	adds	r3, #8
 8006a3a:	9303      	str	r3, [sp, #12]
 8006a3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a3e:	4433      	add	r3, r6
 8006a40:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a42:	e76a      	b.n	800691a <_svfiprintf_r+0x52>
 8006a44:	460c      	mov	r4, r1
 8006a46:	2001      	movs	r0, #1
 8006a48:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a4c:	e7a8      	b.n	80069a0 <_svfiprintf_r+0xd8>
 8006a4e:	2300      	movs	r3, #0
 8006a50:	f04f 0c0a 	mov.w	ip, #10
 8006a54:	4619      	mov	r1, r3
 8006a56:	3401      	adds	r4, #1
 8006a58:	9305      	str	r3, [sp, #20]
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a60:	3a30      	subs	r2, #48	@ 0x30
 8006a62:	2a09      	cmp	r2, #9
 8006a64:	d903      	bls.n	8006a6e <_svfiprintf_r+0x1a6>
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d0c6      	beq.n	80069f8 <_svfiprintf_r+0x130>
 8006a6a:	9105      	str	r1, [sp, #20]
 8006a6c:	e7c4      	b.n	80069f8 <_svfiprintf_r+0x130>
 8006a6e:	4604      	mov	r4, r0
 8006a70:	2301      	movs	r3, #1
 8006a72:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a76:	e7f0      	b.n	8006a5a <_svfiprintf_r+0x192>
 8006a78:	ab03      	add	r3, sp, #12
 8006a7a:	9300      	str	r3, [sp, #0]
 8006a7c:	462a      	mov	r2, r5
 8006a7e:	4638      	mov	r0, r7
 8006a80:	4b0e      	ldr	r3, [pc, #56]	@ (8006abc <_svfiprintf_r+0x1f4>)
 8006a82:	a904      	add	r1, sp, #16
 8006a84:	f7fd fe68 	bl	8004758 <_printf_float>
 8006a88:	1c42      	adds	r2, r0, #1
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	d1d6      	bne.n	8006a3c <_svfiprintf_r+0x174>
 8006a8e:	89ab      	ldrh	r3, [r5, #12]
 8006a90:	065b      	lsls	r3, r3, #25
 8006a92:	f53f af2d 	bmi.w	80068f0 <_svfiprintf_r+0x28>
 8006a96:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a98:	e72c      	b.n	80068f4 <_svfiprintf_r+0x2c>
 8006a9a:	ab03      	add	r3, sp, #12
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	462a      	mov	r2, r5
 8006aa0:	4638      	mov	r0, r7
 8006aa2:	4b06      	ldr	r3, [pc, #24]	@ (8006abc <_svfiprintf_r+0x1f4>)
 8006aa4:	a904      	add	r1, sp, #16
 8006aa6:	f7fe f8f5 	bl	8004c94 <_printf_i>
 8006aaa:	e7ed      	b.n	8006a88 <_svfiprintf_r+0x1c0>
 8006aac:	080074cc 	.word	0x080074cc
 8006ab0:	080074d2 	.word	0x080074d2
 8006ab4:	080074d6 	.word	0x080074d6
 8006ab8:	08004759 	.word	0x08004759
 8006abc:	08006811 	.word	0x08006811

08006ac0 <__sflush_r>:
 8006ac0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ac6:	0716      	lsls	r6, r2, #28
 8006ac8:	4605      	mov	r5, r0
 8006aca:	460c      	mov	r4, r1
 8006acc:	d454      	bmi.n	8006b78 <__sflush_r+0xb8>
 8006ace:	684b      	ldr	r3, [r1, #4]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	dc02      	bgt.n	8006ada <__sflush_r+0x1a>
 8006ad4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	dd48      	ble.n	8006b6c <__sflush_r+0xac>
 8006ada:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006adc:	2e00      	cmp	r6, #0
 8006ade:	d045      	beq.n	8006b6c <__sflush_r+0xac>
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ae6:	682f      	ldr	r7, [r5, #0]
 8006ae8:	6a21      	ldr	r1, [r4, #32]
 8006aea:	602b      	str	r3, [r5, #0]
 8006aec:	d030      	beq.n	8006b50 <__sflush_r+0x90>
 8006aee:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006af0:	89a3      	ldrh	r3, [r4, #12]
 8006af2:	0759      	lsls	r1, r3, #29
 8006af4:	d505      	bpl.n	8006b02 <__sflush_r+0x42>
 8006af6:	6863      	ldr	r3, [r4, #4]
 8006af8:	1ad2      	subs	r2, r2, r3
 8006afa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006afc:	b10b      	cbz	r3, 8006b02 <__sflush_r+0x42>
 8006afe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b00:	1ad2      	subs	r2, r2, r3
 8006b02:	2300      	movs	r3, #0
 8006b04:	4628      	mov	r0, r5
 8006b06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b08:	6a21      	ldr	r1, [r4, #32]
 8006b0a:	47b0      	blx	r6
 8006b0c:	1c43      	adds	r3, r0, #1
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	d106      	bne.n	8006b20 <__sflush_r+0x60>
 8006b12:	6829      	ldr	r1, [r5, #0]
 8006b14:	291d      	cmp	r1, #29
 8006b16:	d82b      	bhi.n	8006b70 <__sflush_r+0xb0>
 8006b18:	4a28      	ldr	r2, [pc, #160]	@ (8006bbc <__sflush_r+0xfc>)
 8006b1a:	40ca      	lsrs	r2, r1
 8006b1c:	07d6      	lsls	r6, r2, #31
 8006b1e:	d527      	bpl.n	8006b70 <__sflush_r+0xb0>
 8006b20:	2200      	movs	r2, #0
 8006b22:	6062      	str	r2, [r4, #4]
 8006b24:	6922      	ldr	r2, [r4, #16]
 8006b26:	04d9      	lsls	r1, r3, #19
 8006b28:	6022      	str	r2, [r4, #0]
 8006b2a:	d504      	bpl.n	8006b36 <__sflush_r+0x76>
 8006b2c:	1c42      	adds	r2, r0, #1
 8006b2e:	d101      	bne.n	8006b34 <__sflush_r+0x74>
 8006b30:	682b      	ldr	r3, [r5, #0]
 8006b32:	b903      	cbnz	r3, 8006b36 <__sflush_r+0x76>
 8006b34:	6560      	str	r0, [r4, #84]	@ 0x54
 8006b36:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b38:	602f      	str	r7, [r5, #0]
 8006b3a:	b1b9      	cbz	r1, 8006b6c <__sflush_r+0xac>
 8006b3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b40:	4299      	cmp	r1, r3
 8006b42:	d002      	beq.n	8006b4a <__sflush_r+0x8a>
 8006b44:	4628      	mov	r0, r5
 8006b46:	f7ff f9eb 	bl	8005f20 <_free_r>
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b4e:	e00d      	b.n	8006b6c <__sflush_r+0xac>
 8006b50:	2301      	movs	r3, #1
 8006b52:	4628      	mov	r0, r5
 8006b54:	47b0      	blx	r6
 8006b56:	4602      	mov	r2, r0
 8006b58:	1c50      	adds	r0, r2, #1
 8006b5a:	d1c9      	bne.n	8006af0 <__sflush_r+0x30>
 8006b5c:	682b      	ldr	r3, [r5, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d0c6      	beq.n	8006af0 <__sflush_r+0x30>
 8006b62:	2b1d      	cmp	r3, #29
 8006b64:	d001      	beq.n	8006b6a <__sflush_r+0xaa>
 8006b66:	2b16      	cmp	r3, #22
 8006b68:	d11d      	bne.n	8006ba6 <__sflush_r+0xe6>
 8006b6a:	602f      	str	r7, [r5, #0]
 8006b6c:	2000      	movs	r0, #0
 8006b6e:	e021      	b.n	8006bb4 <__sflush_r+0xf4>
 8006b70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b74:	b21b      	sxth	r3, r3
 8006b76:	e01a      	b.n	8006bae <__sflush_r+0xee>
 8006b78:	690f      	ldr	r7, [r1, #16]
 8006b7a:	2f00      	cmp	r7, #0
 8006b7c:	d0f6      	beq.n	8006b6c <__sflush_r+0xac>
 8006b7e:	0793      	lsls	r3, r2, #30
 8006b80:	bf18      	it	ne
 8006b82:	2300      	movne	r3, #0
 8006b84:	680e      	ldr	r6, [r1, #0]
 8006b86:	bf08      	it	eq
 8006b88:	694b      	ldreq	r3, [r1, #20]
 8006b8a:	1bf6      	subs	r6, r6, r7
 8006b8c:	600f      	str	r7, [r1, #0]
 8006b8e:	608b      	str	r3, [r1, #8]
 8006b90:	2e00      	cmp	r6, #0
 8006b92:	ddeb      	ble.n	8006b6c <__sflush_r+0xac>
 8006b94:	4633      	mov	r3, r6
 8006b96:	463a      	mov	r2, r7
 8006b98:	4628      	mov	r0, r5
 8006b9a:	6a21      	ldr	r1, [r4, #32]
 8006b9c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006ba0:	47e0      	blx	ip
 8006ba2:	2800      	cmp	r0, #0
 8006ba4:	dc07      	bgt.n	8006bb6 <__sflush_r+0xf6>
 8006ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bae:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb2:	81a3      	strh	r3, [r4, #12]
 8006bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bb6:	4407      	add	r7, r0
 8006bb8:	1a36      	subs	r6, r6, r0
 8006bba:	e7e9      	b.n	8006b90 <__sflush_r+0xd0>
 8006bbc:	20400001 	.word	0x20400001

08006bc0 <_fflush_r>:
 8006bc0:	b538      	push	{r3, r4, r5, lr}
 8006bc2:	690b      	ldr	r3, [r1, #16]
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	460c      	mov	r4, r1
 8006bc8:	b913      	cbnz	r3, 8006bd0 <_fflush_r+0x10>
 8006bca:	2500      	movs	r5, #0
 8006bcc:	4628      	mov	r0, r5
 8006bce:	bd38      	pop	{r3, r4, r5, pc}
 8006bd0:	b118      	cbz	r0, 8006bda <_fflush_r+0x1a>
 8006bd2:	6a03      	ldr	r3, [r0, #32]
 8006bd4:	b90b      	cbnz	r3, 8006bda <_fflush_r+0x1a>
 8006bd6:	f7fe fa07 	bl	8004fe8 <__sinit>
 8006bda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d0f3      	beq.n	8006bca <_fflush_r+0xa>
 8006be2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006be4:	07d0      	lsls	r0, r2, #31
 8006be6:	d404      	bmi.n	8006bf2 <_fflush_r+0x32>
 8006be8:	0599      	lsls	r1, r3, #22
 8006bea:	d402      	bmi.n	8006bf2 <_fflush_r+0x32>
 8006bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bee:	f7fe fb28 	bl	8005242 <__retarget_lock_acquire_recursive>
 8006bf2:	4628      	mov	r0, r5
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	f7ff ff63 	bl	8006ac0 <__sflush_r>
 8006bfa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bfc:	4605      	mov	r5, r0
 8006bfe:	07da      	lsls	r2, r3, #31
 8006c00:	d4e4      	bmi.n	8006bcc <_fflush_r+0xc>
 8006c02:	89a3      	ldrh	r3, [r4, #12]
 8006c04:	059b      	lsls	r3, r3, #22
 8006c06:	d4e1      	bmi.n	8006bcc <_fflush_r+0xc>
 8006c08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c0a:	f7fe fb1b 	bl	8005244 <__retarget_lock_release_recursive>
 8006c0e:	e7dd      	b.n	8006bcc <_fflush_r+0xc>

08006c10 <memmove>:
 8006c10:	4288      	cmp	r0, r1
 8006c12:	b510      	push	{r4, lr}
 8006c14:	eb01 0402 	add.w	r4, r1, r2
 8006c18:	d902      	bls.n	8006c20 <memmove+0x10>
 8006c1a:	4284      	cmp	r4, r0
 8006c1c:	4623      	mov	r3, r4
 8006c1e:	d807      	bhi.n	8006c30 <memmove+0x20>
 8006c20:	1e43      	subs	r3, r0, #1
 8006c22:	42a1      	cmp	r1, r4
 8006c24:	d008      	beq.n	8006c38 <memmove+0x28>
 8006c26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c2e:	e7f8      	b.n	8006c22 <memmove+0x12>
 8006c30:	4601      	mov	r1, r0
 8006c32:	4402      	add	r2, r0
 8006c34:	428a      	cmp	r2, r1
 8006c36:	d100      	bne.n	8006c3a <memmove+0x2a>
 8006c38:	bd10      	pop	{r4, pc}
 8006c3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c42:	e7f7      	b.n	8006c34 <memmove+0x24>

08006c44 <_sbrk_r>:
 8006c44:	b538      	push	{r3, r4, r5, lr}
 8006c46:	2300      	movs	r3, #0
 8006c48:	4d05      	ldr	r5, [pc, #20]	@ (8006c60 <_sbrk_r+0x1c>)
 8006c4a:	4604      	mov	r4, r0
 8006c4c:	4608      	mov	r0, r1
 8006c4e:	602b      	str	r3, [r5, #0]
 8006c50:	f7fa ff2c 	bl	8001aac <_sbrk>
 8006c54:	1c43      	adds	r3, r0, #1
 8006c56:	d102      	bne.n	8006c5e <_sbrk_r+0x1a>
 8006c58:	682b      	ldr	r3, [r5, #0]
 8006c5a:	b103      	cbz	r3, 8006c5e <_sbrk_r+0x1a>
 8006c5c:	6023      	str	r3, [r4, #0]
 8006c5e:	bd38      	pop	{r3, r4, r5, pc}
 8006c60:	20000404 	.word	0x20000404

08006c64 <memcpy>:
 8006c64:	440a      	add	r2, r1
 8006c66:	4291      	cmp	r1, r2
 8006c68:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c6c:	d100      	bne.n	8006c70 <memcpy+0xc>
 8006c6e:	4770      	bx	lr
 8006c70:	b510      	push	{r4, lr}
 8006c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c76:	4291      	cmp	r1, r2
 8006c78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c7c:	d1f9      	bne.n	8006c72 <memcpy+0xe>
 8006c7e:	bd10      	pop	{r4, pc}

08006c80 <__assert_func>:
 8006c80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c82:	4614      	mov	r4, r2
 8006c84:	461a      	mov	r2, r3
 8006c86:	4b09      	ldr	r3, [pc, #36]	@ (8006cac <__assert_func+0x2c>)
 8006c88:	4605      	mov	r5, r0
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68d8      	ldr	r0, [r3, #12]
 8006c8e:	b14c      	cbz	r4, 8006ca4 <__assert_func+0x24>
 8006c90:	4b07      	ldr	r3, [pc, #28]	@ (8006cb0 <__assert_func+0x30>)
 8006c92:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006c96:	9100      	str	r1, [sp, #0]
 8006c98:	462b      	mov	r3, r5
 8006c9a:	4906      	ldr	r1, [pc, #24]	@ (8006cb4 <__assert_func+0x34>)
 8006c9c:	f000 f870 	bl	8006d80 <fiprintf>
 8006ca0:	f000 f880 	bl	8006da4 <abort>
 8006ca4:	4b04      	ldr	r3, [pc, #16]	@ (8006cb8 <__assert_func+0x38>)
 8006ca6:	461c      	mov	r4, r3
 8006ca8:	e7f3      	b.n	8006c92 <__assert_func+0x12>
 8006caa:	bf00      	nop
 8006cac:	20000018 	.word	0x20000018
 8006cb0:	080074e7 	.word	0x080074e7
 8006cb4:	080074f4 	.word	0x080074f4
 8006cb8:	08007522 	.word	0x08007522

08006cbc <_calloc_r>:
 8006cbc:	b570      	push	{r4, r5, r6, lr}
 8006cbe:	fba1 5402 	umull	r5, r4, r1, r2
 8006cc2:	b934      	cbnz	r4, 8006cd2 <_calloc_r+0x16>
 8006cc4:	4629      	mov	r1, r5
 8006cc6:	f7ff f99d 	bl	8006004 <_malloc_r>
 8006cca:	4606      	mov	r6, r0
 8006ccc:	b928      	cbnz	r0, 8006cda <_calloc_r+0x1e>
 8006cce:	4630      	mov	r0, r6
 8006cd0:	bd70      	pop	{r4, r5, r6, pc}
 8006cd2:	220c      	movs	r2, #12
 8006cd4:	2600      	movs	r6, #0
 8006cd6:	6002      	str	r2, [r0, #0]
 8006cd8:	e7f9      	b.n	8006cce <_calloc_r+0x12>
 8006cda:	462a      	mov	r2, r5
 8006cdc:	4621      	mov	r1, r4
 8006cde:	f7fe fa32 	bl	8005146 <memset>
 8006ce2:	e7f4      	b.n	8006cce <_calloc_r+0x12>

08006ce4 <__ascii_mbtowc>:
 8006ce4:	b082      	sub	sp, #8
 8006ce6:	b901      	cbnz	r1, 8006cea <__ascii_mbtowc+0x6>
 8006ce8:	a901      	add	r1, sp, #4
 8006cea:	b142      	cbz	r2, 8006cfe <__ascii_mbtowc+0x1a>
 8006cec:	b14b      	cbz	r3, 8006d02 <__ascii_mbtowc+0x1e>
 8006cee:	7813      	ldrb	r3, [r2, #0]
 8006cf0:	600b      	str	r3, [r1, #0]
 8006cf2:	7812      	ldrb	r2, [r2, #0]
 8006cf4:	1e10      	subs	r0, r2, #0
 8006cf6:	bf18      	it	ne
 8006cf8:	2001      	movne	r0, #1
 8006cfa:	b002      	add	sp, #8
 8006cfc:	4770      	bx	lr
 8006cfe:	4610      	mov	r0, r2
 8006d00:	e7fb      	b.n	8006cfa <__ascii_mbtowc+0x16>
 8006d02:	f06f 0001 	mvn.w	r0, #1
 8006d06:	e7f8      	b.n	8006cfa <__ascii_mbtowc+0x16>

08006d08 <_realloc_r>:
 8006d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d0c:	4607      	mov	r7, r0
 8006d0e:	4614      	mov	r4, r2
 8006d10:	460d      	mov	r5, r1
 8006d12:	b921      	cbnz	r1, 8006d1e <_realloc_r+0x16>
 8006d14:	4611      	mov	r1, r2
 8006d16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006d1a:	f7ff b973 	b.w	8006004 <_malloc_r>
 8006d1e:	b92a      	cbnz	r2, 8006d2c <_realloc_r+0x24>
 8006d20:	f7ff f8fe 	bl	8005f20 <_free_r>
 8006d24:	4625      	mov	r5, r4
 8006d26:	4628      	mov	r0, r5
 8006d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d2c:	f000 f841 	bl	8006db2 <_malloc_usable_size_r>
 8006d30:	4284      	cmp	r4, r0
 8006d32:	4606      	mov	r6, r0
 8006d34:	d802      	bhi.n	8006d3c <_realloc_r+0x34>
 8006d36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006d3a:	d8f4      	bhi.n	8006d26 <_realloc_r+0x1e>
 8006d3c:	4621      	mov	r1, r4
 8006d3e:	4638      	mov	r0, r7
 8006d40:	f7ff f960 	bl	8006004 <_malloc_r>
 8006d44:	4680      	mov	r8, r0
 8006d46:	b908      	cbnz	r0, 8006d4c <_realloc_r+0x44>
 8006d48:	4645      	mov	r5, r8
 8006d4a:	e7ec      	b.n	8006d26 <_realloc_r+0x1e>
 8006d4c:	42b4      	cmp	r4, r6
 8006d4e:	4622      	mov	r2, r4
 8006d50:	4629      	mov	r1, r5
 8006d52:	bf28      	it	cs
 8006d54:	4632      	movcs	r2, r6
 8006d56:	f7ff ff85 	bl	8006c64 <memcpy>
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	4638      	mov	r0, r7
 8006d5e:	f7ff f8df 	bl	8005f20 <_free_r>
 8006d62:	e7f1      	b.n	8006d48 <_realloc_r+0x40>

08006d64 <__ascii_wctomb>:
 8006d64:	4603      	mov	r3, r0
 8006d66:	4608      	mov	r0, r1
 8006d68:	b141      	cbz	r1, 8006d7c <__ascii_wctomb+0x18>
 8006d6a:	2aff      	cmp	r2, #255	@ 0xff
 8006d6c:	d904      	bls.n	8006d78 <__ascii_wctomb+0x14>
 8006d6e:	228a      	movs	r2, #138	@ 0x8a
 8006d70:	f04f 30ff 	mov.w	r0, #4294967295
 8006d74:	601a      	str	r2, [r3, #0]
 8006d76:	4770      	bx	lr
 8006d78:	2001      	movs	r0, #1
 8006d7a:	700a      	strb	r2, [r1, #0]
 8006d7c:	4770      	bx	lr
	...

08006d80 <fiprintf>:
 8006d80:	b40e      	push	{r1, r2, r3}
 8006d82:	b503      	push	{r0, r1, lr}
 8006d84:	4601      	mov	r1, r0
 8006d86:	ab03      	add	r3, sp, #12
 8006d88:	4805      	ldr	r0, [pc, #20]	@ (8006da0 <fiprintf+0x20>)
 8006d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d8e:	6800      	ldr	r0, [r0, #0]
 8006d90:	9301      	str	r3, [sp, #4]
 8006d92:	f000 f83d 	bl	8006e10 <_vfiprintf_r>
 8006d96:	b002      	add	sp, #8
 8006d98:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d9c:	b003      	add	sp, #12
 8006d9e:	4770      	bx	lr
 8006da0:	20000018 	.word	0x20000018

08006da4 <abort>:
 8006da4:	2006      	movs	r0, #6
 8006da6:	b508      	push	{r3, lr}
 8006da8:	f000 fa06 	bl	80071b8 <raise>
 8006dac:	2001      	movs	r0, #1
 8006dae:	f7fa fe08 	bl	80019c2 <_exit>

08006db2 <_malloc_usable_size_r>:
 8006db2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006db6:	1f18      	subs	r0, r3, #4
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	bfbc      	itt	lt
 8006dbc:	580b      	ldrlt	r3, [r1, r0]
 8006dbe:	18c0      	addlt	r0, r0, r3
 8006dc0:	4770      	bx	lr

08006dc2 <__sfputc_r>:
 8006dc2:	6893      	ldr	r3, [r2, #8]
 8006dc4:	b410      	push	{r4}
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	6093      	str	r3, [r2, #8]
 8006dcc:	da07      	bge.n	8006dde <__sfputc_r+0x1c>
 8006dce:	6994      	ldr	r4, [r2, #24]
 8006dd0:	42a3      	cmp	r3, r4
 8006dd2:	db01      	blt.n	8006dd8 <__sfputc_r+0x16>
 8006dd4:	290a      	cmp	r1, #10
 8006dd6:	d102      	bne.n	8006dde <__sfputc_r+0x1c>
 8006dd8:	bc10      	pop	{r4}
 8006dda:	f000 b931 	b.w	8007040 <__swbuf_r>
 8006dde:	6813      	ldr	r3, [r2, #0]
 8006de0:	1c58      	adds	r0, r3, #1
 8006de2:	6010      	str	r0, [r2, #0]
 8006de4:	7019      	strb	r1, [r3, #0]
 8006de6:	4608      	mov	r0, r1
 8006de8:	bc10      	pop	{r4}
 8006dea:	4770      	bx	lr

08006dec <__sfputs_r>:
 8006dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dee:	4606      	mov	r6, r0
 8006df0:	460f      	mov	r7, r1
 8006df2:	4614      	mov	r4, r2
 8006df4:	18d5      	adds	r5, r2, r3
 8006df6:	42ac      	cmp	r4, r5
 8006df8:	d101      	bne.n	8006dfe <__sfputs_r+0x12>
 8006dfa:	2000      	movs	r0, #0
 8006dfc:	e007      	b.n	8006e0e <__sfputs_r+0x22>
 8006dfe:	463a      	mov	r2, r7
 8006e00:	4630      	mov	r0, r6
 8006e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e06:	f7ff ffdc 	bl	8006dc2 <__sfputc_r>
 8006e0a:	1c43      	adds	r3, r0, #1
 8006e0c:	d1f3      	bne.n	8006df6 <__sfputs_r+0xa>
 8006e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e10 <_vfiprintf_r>:
 8006e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e14:	460d      	mov	r5, r1
 8006e16:	4614      	mov	r4, r2
 8006e18:	4698      	mov	r8, r3
 8006e1a:	4606      	mov	r6, r0
 8006e1c:	b09d      	sub	sp, #116	@ 0x74
 8006e1e:	b118      	cbz	r0, 8006e28 <_vfiprintf_r+0x18>
 8006e20:	6a03      	ldr	r3, [r0, #32]
 8006e22:	b90b      	cbnz	r3, 8006e28 <_vfiprintf_r+0x18>
 8006e24:	f7fe f8e0 	bl	8004fe8 <__sinit>
 8006e28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e2a:	07d9      	lsls	r1, r3, #31
 8006e2c:	d405      	bmi.n	8006e3a <_vfiprintf_r+0x2a>
 8006e2e:	89ab      	ldrh	r3, [r5, #12]
 8006e30:	059a      	lsls	r2, r3, #22
 8006e32:	d402      	bmi.n	8006e3a <_vfiprintf_r+0x2a>
 8006e34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e36:	f7fe fa04 	bl	8005242 <__retarget_lock_acquire_recursive>
 8006e3a:	89ab      	ldrh	r3, [r5, #12]
 8006e3c:	071b      	lsls	r3, r3, #28
 8006e3e:	d501      	bpl.n	8006e44 <_vfiprintf_r+0x34>
 8006e40:	692b      	ldr	r3, [r5, #16]
 8006e42:	b99b      	cbnz	r3, 8006e6c <_vfiprintf_r+0x5c>
 8006e44:	4629      	mov	r1, r5
 8006e46:	4630      	mov	r0, r6
 8006e48:	f000 f938 	bl	80070bc <__swsetup_r>
 8006e4c:	b170      	cbz	r0, 8006e6c <_vfiprintf_r+0x5c>
 8006e4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e50:	07dc      	lsls	r4, r3, #31
 8006e52:	d504      	bpl.n	8006e5e <_vfiprintf_r+0x4e>
 8006e54:	f04f 30ff 	mov.w	r0, #4294967295
 8006e58:	b01d      	add	sp, #116	@ 0x74
 8006e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e5e:	89ab      	ldrh	r3, [r5, #12]
 8006e60:	0598      	lsls	r0, r3, #22
 8006e62:	d4f7      	bmi.n	8006e54 <_vfiprintf_r+0x44>
 8006e64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e66:	f7fe f9ed 	bl	8005244 <__retarget_lock_release_recursive>
 8006e6a:	e7f3      	b.n	8006e54 <_vfiprintf_r+0x44>
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e70:	2320      	movs	r3, #32
 8006e72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e76:	2330      	movs	r3, #48	@ 0x30
 8006e78:	f04f 0901 	mov.w	r9, #1
 8006e7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e80:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800702c <_vfiprintf_r+0x21c>
 8006e84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e88:	4623      	mov	r3, r4
 8006e8a:	469a      	mov	sl, r3
 8006e8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e90:	b10a      	cbz	r2, 8006e96 <_vfiprintf_r+0x86>
 8006e92:	2a25      	cmp	r2, #37	@ 0x25
 8006e94:	d1f9      	bne.n	8006e8a <_vfiprintf_r+0x7a>
 8006e96:	ebba 0b04 	subs.w	fp, sl, r4
 8006e9a:	d00b      	beq.n	8006eb4 <_vfiprintf_r+0xa4>
 8006e9c:	465b      	mov	r3, fp
 8006e9e:	4622      	mov	r2, r4
 8006ea0:	4629      	mov	r1, r5
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f7ff ffa2 	bl	8006dec <__sfputs_r>
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	f000 80a7 	beq.w	8006ffc <_vfiprintf_r+0x1ec>
 8006eae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006eb0:	445a      	add	r2, fp
 8006eb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8006eb4:	f89a 3000 	ldrb.w	r3, [sl]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 809f 	beq.w	8006ffc <_vfiprintf_r+0x1ec>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ec8:	f10a 0a01 	add.w	sl, sl, #1
 8006ecc:	9304      	str	r3, [sp, #16]
 8006ece:	9307      	str	r3, [sp, #28]
 8006ed0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006ed4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006ed6:	4654      	mov	r4, sl
 8006ed8:	2205      	movs	r2, #5
 8006eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ede:	4853      	ldr	r0, [pc, #332]	@ (800702c <_vfiprintf_r+0x21c>)
 8006ee0:	f7fe f9b1 	bl	8005246 <memchr>
 8006ee4:	9a04      	ldr	r2, [sp, #16]
 8006ee6:	b9d8      	cbnz	r0, 8006f20 <_vfiprintf_r+0x110>
 8006ee8:	06d1      	lsls	r1, r2, #27
 8006eea:	bf44      	itt	mi
 8006eec:	2320      	movmi	r3, #32
 8006eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ef2:	0713      	lsls	r3, r2, #28
 8006ef4:	bf44      	itt	mi
 8006ef6:	232b      	movmi	r3, #43	@ 0x2b
 8006ef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006efc:	f89a 3000 	ldrb.w	r3, [sl]
 8006f00:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f02:	d015      	beq.n	8006f30 <_vfiprintf_r+0x120>
 8006f04:	4654      	mov	r4, sl
 8006f06:	2000      	movs	r0, #0
 8006f08:	f04f 0c0a 	mov.w	ip, #10
 8006f0c:	9a07      	ldr	r2, [sp, #28]
 8006f0e:	4621      	mov	r1, r4
 8006f10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f14:	3b30      	subs	r3, #48	@ 0x30
 8006f16:	2b09      	cmp	r3, #9
 8006f18:	d94b      	bls.n	8006fb2 <_vfiprintf_r+0x1a2>
 8006f1a:	b1b0      	cbz	r0, 8006f4a <_vfiprintf_r+0x13a>
 8006f1c:	9207      	str	r2, [sp, #28]
 8006f1e:	e014      	b.n	8006f4a <_vfiprintf_r+0x13a>
 8006f20:	eba0 0308 	sub.w	r3, r0, r8
 8006f24:	fa09 f303 	lsl.w	r3, r9, r3
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	46a2      	mov	sl, r4
 8006f2c:	9304      	str	r3, [sp, #16]
 8006f2e:	e7d2      	b.n	8006ed6 <_vfiprintf_r+0xc6>
 8006f30:	9b03      	ldr	r3, [sp, #12]
 8006f32:	1d19      	adds	r1, r3, #4
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	9103      	str	r1, [sp, #12]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	bfbb      	ittet	lt
 8006f3c:	425b      	neglt	r3, r3
 8006f3e:	f042 0202 	orrlt.w	r2, r2, #2
 8006f42:	9307      	strge	r3, [sp, #28]
 8006f44:	9307      	strlt	r3, [sp, #28]
 8006f46:	bfb8      	it	lt
 8006f48:	9204      	strlt	r2, [sp, #16]
 8006f4a:	7823      	ldrb	r3, [r4, #0]
 8006f4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f4e:	d10a      	bne.n	8006f66 <_vfiprintf_r+0x156>
 8006f50:	7863      	ldrb	r3, [r4, #1]
 8006f52:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f54:	d132      	bne.n	8006fbc <_vfiprintf_r+0x1ac>
 8006f56:	9b03      	ldr	r3, [sp, #12]
 8006f58:	3402      	adds	r4, #2
 8006f5a:	1d1a      	adds	r2, r3, #4
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	9203      	str	r2, [sp, #12]
 8006f60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f64:	9305      	str	r3, [sp, #20]
 8006f66:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007030 <_vfiprintf_r+0x220>
 8006f6a:	2203      	movs	r2, #3
 8006f6c:	4650      	mov	r0, sl
 8006f6e:	7821      	ldrb	r1, [r4, #0]
 8006f70:	f7fe f969 	bl	8005246 <memchr>
 8006f74:	b138      	cbz	r0, 8006f86 <_vfiprintf_r+0x176>
 8006f76:	2240      	movs	r2, #64	@ 0x40
 8006f78:	9b04      	ldr	r3, [sp, #16]
 8006f7a:	eba0 000a 	sub.w	r0, r0, sl
 8006f7e:	4082      	lsls	r2, r0
 8006f80:	4313      	orrs	r3, r2
 8006f82:	3401      	adds	r4, #1
 8006f84:	9304      	str	r3, [sp, #16]
 8006f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f8a:	2206      	movs	r2, #6
 8006f8c:	4829      	ldr	r0, [pc, #164]	@ (8007034 <_vfiprintf_r+0x224>)
 8006f8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f92:	f7fe f958 	bl	8005246 <memchr>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d03f      	beq.n	800701a <_vfiprintf_r+0x20a>
 8006f9a:	4b27      	ldr	r3, [pc, #156]	@ (8007038 <_vfiprintf_r+0x228>)
 8006f9c:	bb1b      	cbnz	r3, 8006fe6 <_vfiprintf_r+0x1d6>
 8006f9e:	9b03      	ldr	r3, [sp, #12]
 8006fa0:	3307      	adds	r3, #7
 8006fa2:	f023 0307 	bic.w	r3, r3, #7
 8006fa6:	3308      	adds	r3, #8
 8006fa8:	9303      	str	r3, [sp, #12]
 8006faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fac:	443b      	add	r3, r7
 8006fae:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fb0:	e76a      	b.n	8006e88 <_vfiprintf_r+0x78>
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	2001      	movs	r0, #1
 8006fb6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fba:	e7a8      	b.n	8006f0e <_vfiprintf_r+0xfe>
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	f04f 0c0a 	mov.w	ip, #10
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	3401      	adds	r4, #1
 8006fc6:	9305      	str	r3, [sp, #20]
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fce:	3a30      	subs	r2, #48	@ 0x30
 8006fd0:	2a09      	cmp	r2, #9
 8006fd2:	d903      	bls.n	8006fdc <_vfiprintf_r+0x1cc>
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0c6      	beq.n	8006f66 <_vfiprintf_r+0x156>
 8006fd8:	9105      	str	r1, [sp, #20]
 8006fda:	e7c4      	b.n	8006f66 <_vfiprintf_r+0x156>
 8006fdc:	4604      	mov	r4, r0
 8006fde:	2301      	movs	r3, #1
 8006fe0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fe4:	e7f0      	b.n	8006fc8 <_vfiprintf_r+0x1b8>
 8006fe6:	ab03      	add	r3, sp, #12
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	462a      	mov	r2, r5
 8006fec:	4630      	mov	r0, r6
 8006fee:	4b13      	ldr	r3, [pc, #76]	@ (800703c <_vfiprintf_r+0x22c>)
 8006ff0:	a904      	add	r1, sp, #16
 8006ff2:	f7fd fbb1 	bl	8004758 <_printf_float>
 8006ff6:	4607      	mov	r7, r0
 8006ff8:	1c78      	adds	r0, r7, #1
 8006ffa:	d1d6      	bne.n	8006faa <_vfiprintf_r+0x19a>
 8006ffc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ffe:	07d9      	lsls	r1, r3, #31
 8007000:	d405      	bmi.n	800700e <_vfiprintf_r+0x1fe>
 8007002:	89ab      	ldrh	r3, [r5, #12]
 8007004:	059a      	lsls	r2, r3, #22
 8007006:	d402      	bmi.n	800700e <_vfiprintf_r+0x1fe>
 8007008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800700a:	f7fe f91b 	bl	8005244 <__retarget_lock_release_recursive>
 800700e:	89ab      	ldrh	r3, [r5, #12]
 8007010:	065b      	lsls	r3, r3, #25
 8007012:	f53f af1f 	bmi.w	8006e54 <_vfiprintf_r+0x44>
 8007016:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007018:	e71e      	b.n	8006e58 <_vfiprintf_r+0x48>
 800701a:	ab03      	add	r3, sp, #12
 800701c:	9300      	str	r3, [sp, #0]
 800701e:	462a      	mov	r2, r5
 8007020:	4630      	mov	r0, r6
 8007022:	4b06      	ldr	r3, [pc, #24]	@ (800703c <_vfiprintf_r+0x22c>)
 8007024:	a904      	add	r1, sp, #16
 8007026:	f7fd fe35 	bl	8004c94 <_printf_i>
 800702a:	e7e4      	b.n	8006ff6 <_vfiprintf_r+0x1e6>
 800702c:	080074cc 	.word	0x080074cc
 8007030:	080074d2 	.word	0x080074d2
 8007034:	080074d6 	.word	0x080074d6
 8007038:	08004759 	.word	0x08004759
 800703c:	08006ded 	.word	0x08006ded

08007040 <__swbuf_r>:
 8007040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007042:	460e      	mov	r6, r1
 8007044:	4614      	mov	r4, r2
 8007046:	4605      	mov	r5, r0
 8007048:	b118      	cbz	r0, 8007052 <__swbuf_r+0x12>
 800704a:	6a03      	ldr	r3, [r0, #32]
 800704c:	b90b      	cbnz	r3, 8007052 <__swbuf_r+0x12>
 800704e:	f7fd ffcb 	bl	8004fe8 <__sinit>
 8007052:	69a3      	ldr	r3, [r4, #24]
 8007054:	60a3      	str	r3, [r4, #8]
 8007056:	89a3      	ldrh	r3, [r4, #12]
 8007058:	071a      	lsls	r2, r3, #28
 800705a:	d501      	bpl.n	8007060 <__swbuf_r+0x20>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	b943      	cbnz	r3, 8007072 <__swbuf_r+0x32>
 8007060:	4621      	mov	r1, r4
 8007062:	4628      	mov	r0, r5
 8007064:	f000 f82a 	bl	80070bc <__swsetup_r>
 8007068:	b118      	cbz	r0, 8007072 <__swbuf_r+0x32>
 800706a:	f04f 37ff 	mov.w	r7, #4294967295
 800706e:	4638      	mov	r0, r7
 8007070:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007072:	6823      	ldr	r3, [r4, #0]
 8007074:	6922      	ldr	r2, [r4, #16]
 8007076:	b2f6      	uxtb	r6, r6
 8007078:	1a98      	subs	r0, r3, r2
 800707a:	6963      	ldr	r3, [r4, #20]
 800707c:	4637      	mov	r7, r6
 800707e:	4283      	cmp	r3, r0
 8007080:	dc05      	bgt.n	800708e <__swbuf_r+0x4e>
 8007082:	4621      	mov	r1, r4
 8007084:	4628      	mov	r0, r5
 8007086:	f7ff fd9b 	bl	8006bc0 <_fflush_r>
 800708a:	2800      	cmp	r0, #0
 800708c:	d1ed      	bne.n	800706a <__swbuf_r+0x2a>
 800708e:	68a3      	ldr	r3, [r4, #8]
 8007090:	3b01      	subs	r3, #1
 8007092:	60a3      	str	r3, [r4, #8]
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	1c5a      	adds	r2, r3, #1
 8007098:	6022      	str	r2, [r4, #0]
 800709a:	701e      	strb	r6, [r3, #0]
 800709c:	6962      	ldr	r2, [r4, #20]
 800709e:	1c43      	adds	r3, r0, #1
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d004      	beq.n	80070ae <__swbuf_r+0x6e>
 80070a4:	89a3      	ldrh	r3, [r4, #12]
 80070a6:	07db      	lsls	r3, r3, #31
 80070a8:	d5e1      	bpl.n	800706e <__swbuf_r+0x2e>
 80070aa:	2e0a      	cmp	r6, #10
 80070ac:	d1df      	bne.n	800706e <__swbuf_r+0x2e>
 80070ae:	4621      	mov	r1, r4
 80070b0:	4628      	mov	r0, r5
 80070b2:	f7ff fd85 	bl	8006bc0 <_fflush_r>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	d0d9      	beq.n	800706e <__swbuf_r+0x2e>
 80070ba:	e7d6      	b.n	800706a <__swbuf_r+0x2a>

080070bc <__swsetup_r>:
 80070bc:	b538      	push	{r3, r4, r5, lr}
 80070be:	4b29      	ldr	r3, [pc, #164]	@ (8007164 <__swsetup_r+0xa8>)
 80070c0:	4605      	mov	r5, r0
 80070c2:	6818      	ldr	r0, [r3, #0]
 80070c4:	460c      	mov	r4, r1
 80070c6:	b118      	cbz	r0, 80070d0 <__swsetup_r+0x14>
 80070c8:	6a03      	ldr	r3, [r0, #32]
 80070ca:	b90b      	cbnz	r3, 80070d0 <__swsetup_r+0x14>
 80070cc:	f7fd ff8c 	bl	8004fe8 <__sinit>
 80070d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070d4:	0719      	lsls	r1, r3, #28
 80070d6:	d422      	bmi.n	800711e <__swsetup_r+0x62>
 80070d8:	06da      	lsls	r2, r3, #27
 80070da:	d407      	bmi.n	80070ec <__swsetup_r+0x30>
 80070dc:	2209      	movs	r2, #9
 80070de:	602a      	str	r2, [r5, #0]
 80070e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070e4:	f04f 30ff 	mov.w	r0, #4294967295
 80070e8:	81a3      	strh	r3, [r4, #12]
 80070ea:	e033      	b.n	8007154 <__swsetup_r+0x98>
 80070ec:	0758      	lsls	r0, r3, #29
 80070ee:	d512      	bpl.n	8007116 <__swsetup_r+0x5a>
 80070f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070f2:	b141      	cbz	r1, 8007106 <__swsetup_r+0x4a>
 80070f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070f8:	4299      	cmp	r1, r3
 80070fa:	d002      	beq.n	8007102 <__swsetup_r+0x46>
 80070fc:	4628      	mov	r0, r5
 80070fe:	f7fe ff0f 	bl	8005f20 <_free_r>
 8007102:	2300      	movs	r3, #0
 8007104:	6363      	str	r3, [r4, #52]	@ 0x34
 8007106:	89a3      	ldrh	r3, [r4, #12]
 8007108:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800710c:	81a3      	strh	r3, [r4, #12]
 800710e:	2300      	movs	r3, #0
 8007110:	6063      	str	r3, [r4, #4]
 8007112:	6923      	ldr	r3, [r4, #16]
 8007114:	6023      	str	r3, [r4, #0]
 8007116:	89a3      	ldrh	r3, [r4, #12]
 8007118:	f043 0308 	orr.w	r3, r3, #8
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	6923      	ldr	r3, [r4, #16]
 8007120:	b94b      	cbnz	r3, 8007136 <__swsetup_r+0x7a>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800712c:	d003      	beq.n	8007136 <__swsetup_r+0x7a>
 800712e:	4621      	mov	r1, r4
 8007130:	4628      	mov	r0, r5
 8007132:	f000 f882 	bl	800723a <__smakebuf_r>
 8007136:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800713a:	f013 0201 	ands.w	r2, r3, #1
 800713e:	d00a      	beq.n	8007156 <__swsetup_r+0x9a>
 8007140:	2200      	movs	r2, #0
 8007142:	60a2      	str	r2, [r4, #8]
 8007144:	6962      	ldr	r2, [r4, #20]
 8007146:	4252      	negs	r2, r2
 8007148:	61a2      	str	r2, [r4, #24]
 800714a:	6922      	ldr	r2, [r4, #16]
 800714c:	b942      	cbnz	r2, 8007160 <__swsetup_r+0xa4>
 800714e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007152:	d1c5      	bne.n	80070e0 <__swsetup_r+0x24>
 8007154:	bd38      	pop	{r3, r4, r5, pc}
 8007156:	0799      	lsls	r1, r3, #30
 8007158:	bf58      	it	pl
 800715a:	6962      	ldrpl	r2, [r4, #20]
 800715c:	60a2      	str	r2, [r4, #8]
 800715e:	e7f4      	b.n	800714a <__swsetup_r+0x8e>
 8007160:	2000      	movs	r0, #0
 8007162:	e7f7      	b.n	8007154 <__swsetup_r+0x98>
 8007164:	20000018 	.word	0x20000018

08007168 <_raise_r>:
 8007168:	291f      	cmp	r1, #31
 800716a:	b538      	push	{r3, r4, r5, lr}
 800716c:	4605      	mov	r5, r0
 800716e:	460c      	mov	r4, r1
 8007170:	d904      	bls.n	800717c <_raise_r+0x14>
 8007172:	2316      	movs	r3, #22
 8007174:	6003      	str	r3, [r0, #0]
 8007176:	f04f 30ff 	mov.w	r0, #4294967295
 800717a:	bd38      	pop	{r3, r4, r5, pc}
 800717c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800717e:	b112      	cbz	r2, 8007186 <_raise_r+0x1e>
 8007180:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007184:	b94b      	cbnz	r3, 800719a <_raise_r+0x32>
 8007186:	4628      	mov	r0, r5
 8007188:	f000 f830 	bl	80071ec <_getpid_r>
 800718c:	4622      	mov	r2, r4
 800718e:	4601      	mov	r1, r0
 8007190:	4628      	mov	r0, r5
 8007192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007196:	f000 b817 	b.w	80071c8 <_kill_r>
 800719a:	2b01      	cmp	r3, #1
 800719c:	d00a      	beq.n	80071b4 <_raise_r+0x4c>
 800719e:	1c59      	adds	r1, r3, #1
 80071a0:	d103      	bne.n	80071aa <_raise_r+0x42>
 80071a2:	2316      	movs	r3, #22
 80071a4:	6003      	str	r3, [r0, #0]
 80071a6:	2001      	movs	r0, #1
 80071a8:	e7e7      	b.n	800717a <_raise_r+0x12>
 80071aa:	2100      	movs	r1, #0
 80071ac:	4620      	mov	r0, r4
 80071ae:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071b2:	4798      	blx	r3
 80071b4:	2000      	movs	r0, #0
 80071b6:	e7e0      	b.n	800717a <_raise_r+0x12>

080071b8 <raise>:
 80071b8:	4b02      	ldr	r3, [pc, #8]	@ (80071c4 <raise+0xc>)
 80071ba:	4601      	mov	r1, r0
 80071bc:	6818      	ldr	r0, [r3, #0]
 80071be:	f7ff bfd3 	b.w	8007168 <_raise_r>
 80071c2:	bf00      	nop
 80071c4:	20000018 	.word	0x20000018

080071c8 <_kill_r>:
 80071c8:	b538      	push	{r3, r4, r5, lr}
 80071ca:	2300      	movs	r3, #0
 80071cc:	4d06      	ldr	r5, [pc, #24]	@ (80071e8 <_kill_r+0x20>)
 80071ce:	4604      	mov	r4, r0
 80071d0:	4608      	mov	r0, r1
 80071d2:	4611      	mov	r1, r2
 80071d4:	602b      	str	r3, [r5, #0]
 80071d6:	f7fa fbe4 	bl	80019a2 <_kill>
 80071da:	1c43      	adds	r3, r0, #1
 80071dc:	d102      	bne.n	80071e4 <_kill_r+0x1c>
 80071de:	682b      	ldr	r3, [r5, #0]
 80071e0:	b103      	cbz	r3, 80071e4 <_kill_r+0x1c>
 80071e2:	6023      	str	r3, [r4, #0]
 80071e4:	bd38      	pop	{r3, r4, r5, pc}
 80071e6:	bf00      	nop
 80071e8:	20000404 	.word	0x20000404

080071ec <_getpid_r>:
 80071ec:	f7fa bbd2 	b.w	8001994 <_getpid>

080071f0 <__swhatbuf_r>:
 80071f0:	b570      	push	{r4, r5, r6, lr}
 80071f2:	460c      	mov	r4, r1
 80071f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f8:	4615      	mov	r5, r2
 80071fa:	2900      	cmp	r1, #0
 80071fc:	461e      	mov	r6, r3
 80071fe:	b096      	sub	sp, #88	@ 0x58
 8007200:	da0c      	bge.n	800721c <__swhatbuf_r+0x2c>
 8007202:	89a3      	ldrh	r3, [r4, #12]
 8007204:	2100      	movs	r1, #0
 8007206:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800720a:	bf14      	ite	ne
 800720c:	2340      	movne	r3, #64	@ 0x40
 800720e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007212:	2000      	movs	r0, #0
 8007214:	6031      	str	r1, [r6, #0]
 8007216:	602b      	str	r3, [r5, #0]
 8007218:	b016      	add	sp, #88	@ 0x58
 800721a:	bd70      	pop	{r4, r5, r6, pc}
 800721c:	466a      	mov	r2, sp
 800721e:	f000 f849 	bl	80072b4 <_fstat_r>
 8007222:	2800      	cmp	r0, #0
 8007224:	dbed      	blt.n	8007202 <__swhatbuf_r+0x12>
 8007226:	9901      	ldr	r1, [sp, #4]
 8007228:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800722c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007230:	4259      	negs	r1, r3
 8007232:	4159      	adcs	r1, r3
 8007234:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007238:	e7eb      	b.n	8007212 <__swhatbuf_r+0x22>

0800723a <__smakebuf_r>:
 800723a:	898b      	ldrh	r3, [r1, #12]
 800723c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800723e:	079d      	lsls	r5, r3, #30
 8007240:	4606      	mov	r6, r0
 8007242:	460c      	mov	r4, r1
 8007244:	d507      	bpl.n	8007256 <__smakebuf_r+0x1c>
 8007246:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800724a:	6023      	str	r3, [r4, #0]
 800724c:	6123      	str	r3, [r4, #16]
 800724e:	2301      	movs	r3, #1
 8007250:	6163      	str	r3, [r4, #20]
 8007252:	b003      	add	sp, #12
 8007254:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007256:	466a      	mov	r2, sp
 8007258:	ab01      	add	r3, sp, #4
 800725a:	f7ff ffc9 	bl	80071f0 <__swhatbuf_r>
 800725e:	9f00      	ldr	r7, [sp, #0]
 8007260:	4605      	mov	r5, r0
 8007262:	4639      	mov	r1, r7
 8007264:	4630      	mov	r0, r6
 8007266:	f7fe fecd 	bl	8006004 <_malloc_r>
 800726a:	b948      	cbnz	r0, 8007280 <__smakebuf_r+0x46>
 800726c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007270:	059a      	lsls	r2, r3, #22
 8007272:	d4ee      	bmi.n	8007252 <__smakebuf_r+0x18>
 8007274:	f023 0303 	bic.w	r3, r3, #3
 8007278:	f043 0302 	orr.w	r3, r3, #2
 800727c:	81a3      	strh	r3, [r4, #12]
 800727e:	e7e2      	b.n	8007246 <__smakebuf_r+0xc>
 8007280:	89a3      	ldrh	r3, [r4, #12]
 8007282:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800728a:	81a3      	strh	r3, [r4, #12]
 800728c:	9b01      	ldr	r3, [sp, #4]
 800728e:	6020      	str	r0, [r4, #0]
 8007290:	b15b      	cbz	r3, 80072aa <__smakebuf_r+0x70>
 8007292:	4630      	mov	r0, r6
 8007294:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007298:	f000 f81e 	bl	80072d8 <_isatty_r>
 800729c:	b128      	cbz	r0, 80072aa <__smakebuf_r+0x70>
 800729e:	89a3      	ldrh	r3, [r4, #12]
 80072a0:	f023 0303 	bic.w	r3, r3, #3
 80072a4:	f043 0301 	orr.w	r3, r3, #1
 80072a8:	81a3      	strh	r3, [r4, #12]
 80072aa:	89a3      	ldrh	r3, [r4, #12]
 80072ac:	431d      	orrs	r5, r3
 80072ae:	81a5      	strh	r5, [r4, #12]
 80072b0:	e7cf      	b.n	8007252 <__smakebuf_r+0x18>
	...

080072b4 <_fstat_r>:
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	2300      	movs	r3, #0
 80072b8:	4d06      	ldr	r5, [pc, #24]	@ (80072d4 <_fstat_r+0x20>)
 80072ba:	4604      	mov	r4, r0
 80072bc:	4608      	mov	r0, r1
 80072be:	4611      	mov	r1, r2
 80072c0:	602b      	str	r3, [r5, #0]
 80072c2:	f7fa fbcd 	bl	8001a60 <_fstat>
 80072c6:	1c43      	adds	r3, r0, #1
 80072c8:	d102      	bne.n	80072d0 <_fstat_r+0x1c>
 80072ca:	682b      	ldr	r3, [r5, #0]
 80072cc:	b103      	cbz	r3, 80072d0 <_fstat_r+0x1c>
 80072ce:	6023      	str	r3, [r4, #0]
 80072d0:	bd38      	pop	{r3, r4, r5, pc}
 80072d2:	bf00      	nop
 80072d4:	20000404 	.word	0x20000404

080072d8 <_isatty_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	2300      	movs	r3, #0
 80072dc:	4d05      	ldr	r5, [pc, #20]	@ (80072f4 <_isatty_r+0x1c>)
 80072de:	4604      	mov	r4, r0
 80072e0:	4608      	mov	r0, r1
 80072e2:	602b      	str	r3, [r5, #0]
 80072e4:	f7fa fbcb 	bl	8001a7e <_isatty>
 80072e8:	1c43      	adds	r3, r0, #1
 80072ea:	d102      	bne.n	80072f2 <_isatty_r+0x1a>
 80072ec:	682b      	ldr	r3, [r5, #0]
 80072ee:	b103      	cbz	r3, 80072f2 <_isatty_r+0x1a>
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	20000404 	.word	0x20000404

080072f8 <_init>:
 80072f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072fa:	bf00      	nop
 80072fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072fe:	bc08      	pop	{r3}
 8007300:	469e      	mov	lr, r3
 8007302:	4770      	bx	lr

08007304 <_fini>:
 8007304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007306:	bf00      	nop
 8007308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800730a:	bc08      	pop	{r3}
 800730c:	469e      	mov	lr, r3
 800730e:	4770      	bx	lr
