// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="blockmatmul_blockmatmul,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.912000,HLS_SYN_LAT=180,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4925,HLS_SYN_LUT=8249,HLS_VERSION=2022_1}" *)

module blockmatmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Arows_dout,
        Arows_empty_n,
        Arows_read,
        Bcols_dout,
        Bcols_empty_n,
        Bcols_read,
        ABpartial_i,
        ABpartial_o,
        ABpartial_o_ap_vld,
        it
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] Arows_dout;
input   Arows_empty_n;
output   Arows_read;
input  [127:0] Bcols_dout;
input   Bcols_empty_n;
output   Bcols_read;
input  [511:0] ABpartial_i;
output  [511:0] ABpartial_o;
output   ABpartial_o_ap_vld;
input  [31:0] it;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Arows_read;
reg Bcols_read;
reg ABpartial_o_ap_vld;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] A_0_address0;
reg    A_0_ce0;
reg    A_0_we0;
wire   [31:0] A_0_q0;
reg   [2:0] A_1_address0;
reg    A_1_ce0;
reg    A_1_we0;
wire   [31:0] A_1_q0;
reg   [2:0] A_2_address0;
reg    A_2_ce0;
reg    A_2_we0;
wire   [31:0] A_2_q0;
reg   [2:0] A_3_address0;
reg    A_3_ce0;
reg    A_3_we0;
wire   [31:0] A_3_q0;
wire   [0:0] trunc_ln5_fu_122_p1;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
reg   [3:0] AB_address0;
reg    AB_ce0;
reg    AB_we0;
reg   [31:0] AB_d0;
wire   [31:0] AB_q0;
reg    AB_ce1;
reg    AB_we1;
wire   [31:0] AB_q1;
wire    grp_blockmatmul_Pipeline_1_fu_79_ap_start;
wire    grp_blockmatmul_Pipeline_1_fu_79_ap_done;
wire    grp_blockmatmul_Pipeline_1_fu_79_ap_idle;
wire    grp_blockmatmul_Pipeline_1_fu_79_ap_ready;
wire   [3:0] grp_blockmatmul_Pipeline_1_fu_79_AB_address0;
wire    grp_blockmatmul_Pipeline_1_fu_79_AB_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_79_AB_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_79_AB_d0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_ap_start;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_ap_done;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_ap_idle;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_ap_ready;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_Arows_read;
wire   [2:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_0_address0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_0_ce0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_0_we0;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_0_d0;
wire   [2:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_1_address0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_1_ce0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_1_we0;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_1_d0;
wire   [2:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_2_address0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_2_ce0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_2_we0;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_2_d0;
wire   [2:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_3_address0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_3_ce0;
wire    grp_blockmatmul_Pipeline_loadA_fu_85_A_3_we0;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_85_A_3_d0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_ap_done;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_ap_idle;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_ap_ready;
wire   [3:0] grp_blockmatmul_Pipeline_partialsum_fu_99_AB_address0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_AB_ce0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_AB_we0;
wire   [31:0] grp_blockmatmul_Pipeline_partialsum_fu_99_AB_d0;
wire   [3:0] grp_blockmatmul_Pipeline_partialsum_fu_99_AB_address1;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_AB_ce1;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_AB_we1;
wire   [31:0] grp_blockmatmul_Pipeline_partialsum_fu_99_AB_d1;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_Bcols_read;
wire   [2:0] grp_blockmatmul_Pipeline_partialsum_fu_99_A_0_address0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_A_0_ce0;
wire   [2:0] grp_blockmatmul_Pipeline_partialsum_fu_99_A_1_address0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_A_1_ce0;
wire   [2:0] grp_blockmatmul_Pipeline_partialsum_fu_99_A_2_address0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_A_2_ce0;
wire   [2:0] grp_blockmatmul_Pipeline_partialsum_fu_99_A_3_address0;
wire    grp_blockmatmul_Pipeline_partialsum_fu_99_A_3_ce0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_done;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_idle;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_ready;
wire   [3:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_AB_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_AB_ce0;
wire   [511:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_p_out;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_p_out_ap_vld;
reg    grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg;
reg    grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg = 1'b0;
end

blockmatmul_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_0_address0),
    .ce0(A_0_ce0),
    .we0(A_0_we0),
    .d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_0_d0),
    .q0(A_0_q0)
);

blockmatmul_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_1_address0),
    .ce0(A_1_ce0),
    .we0(A_1_we0),
    .d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_1_d0),
    .q0(A_1_q0)
);

blockmatmul_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_2_address0),
    .ce0(A_2_ce0),
    .we0(A_2_we0),
    .d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_2_d0),
    .q0(A_2_q0)
);

blockmatmul_A_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
A_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_3_address0),
    .ce0(A_3_ce0),
    .we0(A_3_we0),
    .d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_3_d0),
    .q0(A_3_q0)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
AB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_address0),
    .ce0(AB_ce0),
    .we0(AB_we0),
    .d0(AB_d0),
    .q0(AB_q0),
    .address1(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_address1),
    .ce1(AB_ce1),
    .we1(AB_we1),
    .d1(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_d1),
    .q1(AB_q1)
);

blockmatmul_blockmatmul_Pipeline_1 grp_blockmatmul_Pipeline_1_fu_79(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_1_fu_79_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_1_fu_79_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_1_fu_79_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_1_fu_79_ap_ready),
    .AB_address0(grp_blockmatmul_Pipeline_1_fu_79_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_1_fu_79_AB_ce0),
    .AB_we0(grp_blockmatmul_Pipeline_1_fu_79_AB_we0),
    .AB_d0(grp_blockmatmul_Pipeline_1_fu_79_AB_d0)
);

blockmatmul_blockmatmul_Pipeline_loadA grp_blockmatmul_Pipeline_loadA_fu_85(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_loadA_fu_85_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_loadA_fu_85_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_loadA_fu_85_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_loadA_fu_85_ap_ready),
    .Arows_dout(Arows_dout),
    .Arows_empty_n(Arows_empty_n),
    .Arows_read(grp_blockmatmul_Pipeline_loadA_fu_85_Arows_read),
    .A_0_address0(grp_blockmatmul_Pipeline_loadA_fu_85_A_0_address0),
    .A_0_ce0(grp_blockmatmul_Pipeline_loadA_fu_85_A_0_ce0),
    .A_0_we0(grp_blockmatmul_Pipeline_loadA_fu_85_A_0_we0),
    .A_0_d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_0_d0),
    .A_1_address0(grp_blockmatmul_Pipeline_loadA_fu_85_A_1_address0),
    .A_1_ce0(grp_blockmatmul_Pipeline_loadA_fu_85_A_1_ce0),
    .A_1_we0(grp_blockmatmul_Pipeline_loadA_fu_85_A_1_we0),
    .A_1_d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_1_d0),
    .A_2_address0(grp_blockmatmul_Pipeline_loadA_fu_85_A_2_address0),
    .A_2_ce0(grp_blockmatmul_Pipeline_loadA_fu_85_A_2_ce0),
    .A_2_we0(grp_blockmatmul_Pipeline_loadA_fu_85_A_2_we0),
    .A_2_d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_2_d0),
    .A_3_address0(grp_blockmatmul_Pipeline_loadA_fu_85_A_3_address0),
    .A_3_ce0(grp_blockmatmul_Pipeline_loadA_fu_85_A_3_ce0),
    .A_3_we0(grp_blockmatmul_Pipeline_loadA_fu_85_A_3_we0),
    .A_3_d0(grp_blockmatmul_Pipeline_loadA_fu_85_A_3_d0)
);

blockmatmul_blockmatmul_Pipeline_partialsum grp_blockmatmul_Pipeline_partialsum_fu_99(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_partialsum_fu_99_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_partialsum_fu_99_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_partialsum_fu_99_ap_ready),
    .AB_address0(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_ce0),
    .AB_we0(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_we0),
    .AB_d0(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_d0),
    .AB_q0(AB_q0),
    .AB_address1(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_address1),
    .AB_ce1(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_ce1),
    .AB_we1(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_we1),
    .AB_d1(grp_blockmatmul_Pipeline_partialsum_fu_99_AB_d1),
    .AB_q1(AB_q1),
    .Bcols_dout(Bcols_dout),
    .Bcols_empty_n(Bcols_empty_n),
    .Bcols_read(grp_blockmatmul_Pipeline_partialsum_fu_99_Bcols_read),
    .A_0_address0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_0_address0),
    .A_0_ce0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_1_address0),
    .A_1_ce0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_2_address0),
    .A_2_ce0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_3_address0),
    .A_3_ce0(grp_blockmatmul_Pipeline_partialsum_fu_99_A_3_ce0),
    .A_3_q0(A_3_q0)
);

blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_ready),
    .ABpartial_load(ABpartial_i),
    .AB_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_AB_ce0),
    .AB_q0(AB_q0),
    .p_out(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_p_out),
    .p_out_ap_vld(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_p_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_1_fu_79_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg <= 1'b0;
    end else begin
        if (((trunc_ln5_fu_122_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_blockmatmul_Pipeline_1_fu_79_ap_done == 1'b1))) begin
            grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_loadA_fu_85_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_partialsum_fu_99_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_AB_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        AB_address0 = grp_blockmatmul_Pipeline_partialsum_fu_99_AB_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_address0 = grp_blockmatmul_Pipeline_1_fu_79_AB_address0;
    end else begin
        AB_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_AB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_partialsum_fu_99_AB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_1_fu_79_AB_ce0;
    end else begin
        AB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        AB_ce1 = grp_blockmatmul_Pipeline_partialsum_fu_99_AB_ce1;
    end else begin
        AB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        AB_d0 = grp_blockmatmul_Pipeline_partialsum_fu_99_AB_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_d0 = grp_blockmatmul_Pipeline_1_fu_79_AB_d0;
    end else begin
        AB_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        AB_we0 = grp_blockmatmul_Pipeline_partialsum_fu_99_AB_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_we0 = grp_blockmatmul_Pipeline_1_fu_79_AB_we0;
    end else begin
        AB_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        AB_we1 = grp_blockmatmul_Pipeline_partialsum_fu_99_AB_we1;
    end else begin
        AB_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ABpartial_o_ap_vld = 1'b1;
    end else begin
        ABpartial_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_0_address0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_address0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_0_address0;
    end else begin
        A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_0_ce0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_ce0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_0_ce0;
    end else begin
        A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_we0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_0_we0;
    end else begin
        A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_1_address0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_address0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_1_address0;
    end else begin
        A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_1_ce0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_ce0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_1_ce0;
    end else begin
        A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_we0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_1_we0;
    end else begin
        A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_2_address0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_address0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_2_address0;
    end else begin
        A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_2_ce0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_ce0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_2_ce0;
    end else begin
        A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_we0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_2_we0;
    end else begin
        A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_3_address0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_address0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_3_address0;
    end else begin
        A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_3_ce0 = grp_blockmatmul_Pipeline_partialsum_fu_99_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_ce0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_3_ce0;
    end else begin
        A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_we0 = grp_blockmatmul_Pipeline_loadA_fu_85_A_3_we0;
    end else begin
        A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Arows_read = grp_blockmatmul_Pipeline_loadA_fu_85_Arows_read;
    end else begin
        Arows_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Bcols_read = grp_blockmatmul_Pipeline_partialsum_fu_99_Bcols_read;
    end else begin
        Bcols_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_1_fu_79_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_loadA_fu_85_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_partialsum_fu_99_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((trunc_ln5_fu_122_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_blockmatmul_Pipeline_1_fu_79_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((trunc_ln5_fu_122_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_blockmatmul_Pipeline_1_fu_79_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_blockmatmul_Pipeline_loadA_fu_85_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_blockmatmul_Pipeline_partialsum_fu_99_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ABpartial_o = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_p_out;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_blockmatmul_Pipeline_1_fu_79_ap_start = grp_blockmatmul_Pipeline_1_fu_79_ap_start_reg;

assign grp_blockmatmul_Pipeline_loadA_fu_85_ap_start = grp_blockmatmul_Pipeline_loadA_fu_85_ap_start_reg;

assign grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start = grp_blockmatmul_Pipeline_partialsum_fu_99_ap_start_reg;

assign grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_114_ap_start_reg;

assign trunc_ln5_fu_122_p1 = it[0:0];

endmodule //blockmatmul
