INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-91] s is not declared [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-283] actual of formal out port s cannot be an expression [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-91] s is not declared [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-283] actual of formal out port s cannot be an expression [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-91] s is not declared [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-283] actual of formal out port s cannot be an expression [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
ERROR: [VRFC 10-91] s is not declared [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-283] actual of formal out port s cannot be an expression [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd:43]
INFO: [VRFC 10-240] VHDL file /home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp2.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp3/Tp3.srcs/sources_1/new/add1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp3/Tp3.srcs/sources_1/imports/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/m1/radi/Documents/aeo/Tp2/Tp3/Tp3.srcs/sources_1/new/Count1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Count1
