<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">utils/cmsis/same70/include/component/spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="utils_2cmsis_2same70_2include_2component_2spi_8h__dep__incl.gif" border="0" usemap="#aspi_8hdep" alt=""/></div>
</div>
</div>
<p><a href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html">Spi</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_spi.html" title="Spi hardware registers.">Spi</a> hardware registers.  <a href="struct_spi.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad89a3d0279f0adc1a2d8bf6120ac3212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ad89a3d0279f0adc1a2d8bf6120ac3212">SPI_CR_FIFODIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ad89a3d0279f0adc1a2d8bf6120ac3212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) FIFO Disable  <br /></td></tr>
<tr class="separator:ad89a3d0279f0adc1a2d8bf6120ac3212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60c0b6ac0d3002cd58ab18982487212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae60c0b6ac0d3002cd58ab18982487212">SPI_CR_FIFOEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ae60c0b6ac0d3002cd58ab18982487212"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) FIFO Enable  <br /></td></tr>
<tr class="separator:ae60c0b6ac0d3002cd58ab18982487212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7187afaf8a064de2b4386d5ca386b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aee7187afaf8a064de2b4386d5ca386b2">SPI_CR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:aee7187afaf8a064de2b4386d5ca386b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Last Transfer  <br /></td></tr>
<tr class="separator:aee7187afaf8a064de2b4386d5ca386b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffb901a22dfe5f83e7e1849b53d8f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aaffb901a22dfe5f83e7e1849b53d8f1f">SPI_CR_REQCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aaffb901a22dfe5f83e7e1849b53d8f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Request to Clear the Comparison Trigger  <br /></td></tr>
<tr class="separator:aaffb901a22dfe5f83e7e1849b53d8f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784a94f89b6ebb7779362f8a103bf2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a784a94f89b6ebb7779362f8a103bf2e1">SPI_CR_RXFCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a784a94f89b6ebb7779362f8a103bf2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Receive FIFO Clear  <br /></td></tr>
<tr class="separator:a784a94f89b6ebb7779362f8a103bf2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6033c504d035c6742001457c4af46117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6033c504d035c6742001457c4af46117">SPI_CR_SPIDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a6033c504d035c6742001457c4af46117"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Disable  <br /></td></tr>
<tr class="separator:a6033c504d035c6742001457c4af46117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e49c9e57711f924dfedfd2f0ed649c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a18e49c9e57711f924dfedfd2f0ed649c">SPI_CR_SPIEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a18e49c9e57711f924dfedfd2f0ed649c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Enable  <br /></td></tr>
<tr class="separator:a18e49c9e57711f924dfedfd2f0ed649c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38a67df1f3efd301c202f553c2731b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae38a67df1f3efd301c202f553c2731b3">SPI_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ae38a67df1f3efd301c202f553c2731b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) SPI Software Reset  <br /></td></tr>
<tr class="separator:ae38a67df1f3efd301c202f553c2731b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e54e5dae4875c56077067afcd26d5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a4e54e5dae4875c56077067afcd26d5bd">SPI_CR_TXFCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a4e54e5dae4875c56077067afcd26d5bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CR) Transmit FIFO Clear  <br /></td></tr>
<tr class="separator:a4e54e5dae4875c56077067afcd26d5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d3527e959f17ad02331393badb05b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a3d3527e959f17ad02331393badb05b1b">SPI_CSR_BITS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9f4c680f57d1ded5c34993cffc91bd94">SPI_CSR_BITS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a258e39598582afc45f14b9ef8cdf42fe">SPI_CSR_BITS_Pos</a>)))</td></tr>
<tr class="separator:a3d3527e959f17ad02331393badb05b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc81b52de5354cd3b92615ad1b55496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6fc81b52de5354cd3b92615ad1b55496">SPI_CSR_BITS_10_BIT</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a6fc81b52de5354cd3b92615ad1b55496"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 10 bits for transfer  <br /></td></tr>
<tr class="separator:a6fc81b52de5354cd3b92615ad1b55496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cb17f459512707bd7d1dd718a3abe6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a0cb17f459512707bd7d1dd718a3abe6e">SPI_CSR_BITS_11_BIT</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0cb17f459512707bd7d1dd718a3abe6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 11 bits for transfer  <br /></td></tr>
<tr class="separator:a0cb17f459512707bd7d1dd718a3abe6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7b32df6f855f2dddf62b27a61c167f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a4d7b32df6f855f2dddf62b27a61c167f">SPI_CSR_BITS_12_BIT</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a4d7b32df6f855f2dddf62b27a61c167f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 12 bits for transfer  <br /></td></tr>
<tr class="separator:a4d7b32df6f855f2dddf62b27a61c167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c6f8ce576ea59ae84a0745bde2fcf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a73c6f8ce576ea59ae84a0745bde2fcf9">SPI_CSR_BITS_13_BIT</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a73c6f8ce576ea59ae84a0745bde2fcf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 13 bits for transfer  <br /></td></tr>
<tr class="separator:a73c6f8ce576ea59ae84a0745bde2fcf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f50944da65963d4e710e798eb1b4ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9f50944da65963d4e710e798eb1b4ffb">SPI_CSR_BITS_14_BIT</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a9f50944da65963d4e710e798eb1b4ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 14 bits for transfer  <br /></td></tr>
<tr class="separator:a9f50944da65963d4e710e798eb1b4ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421d68bc73d5065443e29cdd9f3fc2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a421d68bc73d5065443e29cdd9f3fc2d8">SPI_CSR_BITS_15_BIT</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a421d68bc73d5065443e29cdd9f3fc2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 15 bits for transfer  <br /></td></tr>
<tr class="separator:a421d68bc73d5065443e29cdd9f3fc2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ecfd6c12d345ef631c6e8cfc29df6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a04ecfd6c12d345ef631c6e8cfc29df6c">SPI_CSR_BITS_16_BIT</a>&#160;&#160;&#160;(0x8u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a04ecfd6c12d345ef631c6e8cfc29df6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 16 bits for transfer  <br /></td></tr>
<tr class="separator:a04ecfd6c12d345ef631c6e8cfc29df6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8549c361b375d157602dee315513c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a8549c361b375d157602dee315513c150">SPI_CSR_BITS_8_BIT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a8549c361b375d157602dee315513c150"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 8 bits for transfer  <br /></td></tr>
<tr class="separator:a8549c361b375d157602dee315513c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab02437662c1d559ea485ac7d39e88dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab02437662c1d559ea485ac7d39e88dba">SPI_CSR_BITS_9_BIT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ab02437662c1d559ea485ac7d39e88dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) 9 bits for transfer  <br /></td></tr>
<tr class="separator:ab02437662c1d559ea485ac7d39e88dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4c680f57d1ded5c34993cffc91bd94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9f4c680f57d1ded5c34993cffc91bd94">SPI_CSR_BITS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a258e39598582afc45f14b9ef8cdf42fe">SPI_CSR_BITS_Pos</a>)</td></tr>
<tr class="memdesc:a9f4c680f57d1ded5c34993cffc91bd94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Bits Per Transfer  <br /></td></tr>
<tr class="separator:a9f4c680f57d1ded5c34993cffc91bd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258e39598582afc45f14b9ef8cdf42fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a258e39598582afc45f14b9ef8cdf42fe">SPI_CSR_BITS_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a258e39598582afc45f14b9ef8cdf42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32540a52ce9bec344c733e63578c1e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aa32540a52ce9bec344c733e63578c1e5">SPI_CSR_CPOL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa32540a52ce9bec344c733e63578c1e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Clock Polarity  <br /></td></tr>
<tr class="separator:aa32540a52ce9bec344c733e63578c1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80e81d8dc4efe289e56e31f04896bb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aa80e81d8dc4efe289e56e31f04896bb1">SPI_CSR_CSAAT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa80e81d8dc4efe289e56e31f04896bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Chip Select Active After Transfer  <br /></td></tr>
<tr class="separator:aa80e81d8dc4efe289e56e31f04896bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55a6eabcdcc72e93d8316de76e22f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#af55a6eabcdcc72e93d8316de76e22f0f">SPI_CSR_CSNAAT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af55a6eabcdcc72e93d8316de76e22f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1)  <br /></td></tr>
<tr class="separator:af55a6eabcdcc72e93d8316de76e22f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83472baced06540c97a84138c4e0921c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a83472baced06540c97a84138c4e0921c">SPI_CSR_DLYBCT</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#acfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>)))</td></tr>
<tr class="separator:a83472baced06540c97a84138c4e0921c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa9a89f587873cca6797fb1a3a1f76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#acfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>)</td></tr>
<tr class="memdesc:acfa9a89f587873cca6797fb1a3a1f76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Delay Between Consecutive Transfers  <br /></td></tr>
<tr class="separator:acfa9a89f587873cca6797fb1a3a1f76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae954fb84cf6a98ba767786c6bf99b8ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ae954fb84cf6a98ba767786c6bf99b8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3941994b67e6d6f31e1bf2c5be54a20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a3941994b67e6d6f31e1bf2c5be54a20a">SPI_CSR_DLYBS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>)))</td></tr>
<tr class="separator:a3941994b67e6d6f31e1bf2c5be54a20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09d39f94f35fb03298dc0fd811d86b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>)</td></tr>
<tr class="memdesc:aa09d39f94f35fb03298dc0fd811d86b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Delay Before SPCK  <br /></td></tr>
<tr class="separator:aa09d39f94f35fb03298dc0fd811d86b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e819d6b871a3792ec34ccb65bc0d408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6e819d6b871a3792ec34ccb65bc0d408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ac2d1468b0bcaf5699b4f7ca338278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab1ac2d1468b0bcaf5699b4f7ca338278">SPI_CSR_NCPHA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ab1ac2d1468b0bcaf5699b4f7ca338278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Clock Phase  <br /></td></tr>
<tr class="separator:ab1ac2d1468b0bcaf5699b4f7ca338278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a3b403edc0716791844ff68b28f345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a79a3b403edc0716791844ff68b28f345">SPI_CSR_SCBR</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>)))</td></tr>
<tr class="separator:a79a3b403edc0716791844ff68b28f345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f43c4d328adbac6ce40e5cfbf489c3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>)</td></tr>
<tr class="memdesc:a2f43c4d328adbac6ce40e5cfbf489c3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_CSR[4]) Serial Clock Bit Rate  <br /></td></tr>
<tr class="separator:a2f43c4d328adbac6ce40e5cfbf489c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ae17c888b48816bf0e11a161d8ac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ae6ae17c888b48816bf0e11a161d8ac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30165a04bb5f28d0b4868be8474acf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a30165a04bb5f28d0b4868be8474acf1c">SPI_IDR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a30165a04bb5f28d0b4868be8474acf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Mode Fault Error Interrupt Disable  <br /></td></tr>
<tr class="separator:a30165a04bb5f28d0b4868be8474acf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728d5a8cad7c29250360f0157b5e8f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a728d5a8cad7c29250360f0157b5e8f79">SPI_IDR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a728d5a8cad7c29250360f0157b5e8f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) NSS Rising Interrupt Disable  <br /></td></tr>
<tr class="separator:a728d5a8cad7c29250360f0157b5e8f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d169c1bd619fe85b3387b374f580b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a2d169c1bd619fe85b3387b374f580b09">SPI_IDR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a2d169c1bd619fe85b3387b374f580b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Overrun Error Interrupt Disable  <br /></td></tr>
<tr class="separator:a2d169c1bd619fe85b3387b374f580b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb3e78af146a108e460424053a9db92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abdb3e78af146a108e460424053a9db92">SPI_IDR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:abdb3e78af146a108e460424053a9db92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Receive Data Register Full Interrupt Disable  <br /></td></tr>
<tr class="separator:abdb3e78af146a108e460424053a9db92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87757165dbe02f10c128f465eec220ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a87757165dbe02f10c128f465eec220ba">SPI_IDR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a87757165dbe02f10c128f465eec220ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable  <br /></td></tr>
<tr class="separator:a87757165dbe02f10c128f465eec220ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf4b26c2541629e1997132e50178b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#addf4b26c2541629e1997132e50178b4f">SPI_IDR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:addf4b26c2541629e1997132e50178b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Transmission Registers Empty Disable  <br /></td></tr>
<tr class="separator:addf4b26c2541629e1997132e50178b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795088b6ea6b89af56c9d5bd3bba66cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a795088b6ea6b89af56c9d5bd3bba66cb">SPI_IDR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a795088b6ea6b89af56c9d5bd3bba66cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IDR) Underrun Error Interrupt Disable  <br /></td></tr>
<tr class="separator:a795088b6ea6b89af56c9d5bd3bba66cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a052ed154bfbc9fa3aa97e3a3aa619687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a052ed154bfbc9fa3aa97e3a3aa619687">SPI_IER_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a052ed154bfbc9fa3aa97e3a3aa619687"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Mode Fault Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a052ed154bfbc9fa3aa97e3a3aa619687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb704204fcb7d07ca807b608c3e19ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#accb704204fcb7d07ca807b608c3e19ca">SPI_IER_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:accb704204fcb7d07ca807b608c3e19ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) NSS Rising Interrupt Enable  <br /></td></tr>
<tr class="separator:accb704204fcb7d07ca807b608c3e19ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a22f2529e88361ef639e93eb318659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a34a22f2529e88361ef639e93eb318659">SPI_IER_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a34a22f2529e88361ef639e93eb318659"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Overrun Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a34a22f2529e88361ef639e93eb318659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1105f94156b60c5ee82de84925b30178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a1105f94156b60c5ee82de84925b30178">SPI_IER_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a1105f94156b60c5ee82de84925b30178"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Receive Data Register Full Interrupt Enable  <br /></td></tr>
<tr class="separator:a1105f94156b60c5ee82de84925b30178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e042ee66fcf2a93c27921abca640e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a04e042ee66fcf2a93c27921abca640e4">SPI_IER_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a04e042ee66fcf2a93c27921abca640e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) SPI Transmit Data Register Empty Interrupt Enable  <br /></td></tr>
<tr class="separator:a04e042ee66fcf2a93c27921abca640e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0113a457347e793c91055a4edb98e5a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a0113a457347e793c91055a4edb98e5a3">SPI_IER_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a0113a457347e793c91055a4edb98e5a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Transmission Registers Empty Enable  <br /></td></tr>
<tr class="separator:a0113a457347e793c91055a4edb98e5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff8797fb0a9d82230514cd9d5caac59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a1ff8797fb0a9d82230514cd9d5caac59">SPI_IER_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a1ff8797fb0a9d82230514cd9d5caac59"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IER) Underrun Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a1ff8797fb0a9d82230514cd9d5caac59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2186d7a3469d20ed526dd3678bcbf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a8a2186d7a3469d20ed526dd3678bcbf2">SPI_IMR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8a2186d7a3469d20ed526dd3678bcbf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Mode Fault Error Interrupt Mask  <br /></td></tr>
<tr class="separator:a8a2186d7a3469d20ed526dd3678bcbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e20161f498a459839b5b2b1e45be4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a19e20161f498a459839b5b2b1e45be4b">SPI_IMR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a19e20161f498a459839b5b2b1e45be4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) NSS Rising Interrupt Mask  <br /></td></tr>
<tr class="separator:a19e20161f498a459839b5b2b1e45be4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ac07260e5ce36c6a0b6911ffe0a8b0a63">SPI_IMR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Overrun Error Interrupt Mask  <br /></td></tr>
<tr class="separator:ac07260e5ce36c6a0b6911ffe0a8b0a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba1530f6c28a001ec4c36c25d391cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#acba1530f6c28a001ec4c36c25d391cdf">SPI_IMR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:acba1530f6c28a001ec4c36c25d391cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Receive Data Register Full Interrupt Mask  <br /></td></tr>
<tr class="separator:acba1530f6c28a001ec4c36c25d391cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae4f282e180509cbb5e8b19598243b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a1ae4f282e180509cbb5e8b19598243b9">SPI_IMR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a1ae4f282e180509cbb5e8b19598243b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask  <br /></td></tr>
<tr class="separator:a1ae4f282e180509cbb5e8b19598243b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4614e5714a116d626d45bb98fabac74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ad4614e5714a116d626d45bb98fabac74">SPI_IMR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ad4614e5714a116d626d45bb98fabac74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Transmission Registers Empty Mask  <br /></td></tr>
<tr class="separator:ad4614e5714a116d626d45bb98fabac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b17e314a7181955c68b713a74d2a386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a4b17e314a7181955c68b713a74d2a386">SPI_IMR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a4b17e314a7181955c68b713a74d2a386"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_IMR) Underrun Error Interrupt Mask  <br /></td></tr>
<tr class="separator:a4b17e314a7181955c68b713a74d2a386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375e18a7ef3cfdfd1bdfafcc3c9235de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a375e18a7ef3cfdfd1bdfafcc3c9235de">SPI_MR_DLYBCS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>)))</td></tr>
<tr class="separator:a375e18a7ef3cfdfd1bdfafcc3c9235de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ba686c6d3aba29bfa363b65ddd16877"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>)</td></tr>
<tr class="memdesc:a9ba686c6d3aba29bfa363b65ddd16877"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Delay Between Chip Selects  <br /></td></tr>
<tr class="separator:a9ba686c6d3aba29bfa363b65ddd16877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2b423c0da7c1324db52c625d476049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:abf2b423c0da7c1324db52c625d476049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab385ebbd203f156ff46a39ea17755452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab385ebbd203f156ff46a39ea17755452">SPI_MR_LLB</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:ab385ebbd203f156ff46a39ea17755452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Local Loopback Enable  <br /></td></tr>
<tr class="separator:ab385ebbd203f156ff46a39ea17755452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83d639a5fcafd4e97017d4cc9fb8975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ad83d639a5fcafd4e97017d4cc9fb8975">SPI_MR_MODFDIS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad83d639a5fcafd4e97017d4cc9fb8975"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Mode Fault Detection  <br /></td></tr>
<tr class="separator:ad83d639a5fcafd4e97017d4cc9fb8975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6cb9df56f1ed31b09bb13f2cb667b7b0">SPI_MR_MSTR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Master/Slave Mode  <br /></td></tr>
<tr class="separator:a6cb9df56f1ed31b09bb13f2cb667b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6b524f610c76238ca9e4cb24ccb603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a7c6b524f610c76238ca9e4cb24ccb603">SPI_MR_PCS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>)))</td></tr>
<tr class="separator:a7c6b524f610c76238ca9e4cb24ccb603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204505b639ffd30a0b3fe42cdaf5754c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>)</td></tr>
<tr class="memdesc:a204505b639ffd30a0b3fe42cdaf5754c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Peripheral Chip Select  <br /></td></tr>
<tr class="separator:a204505b639ffd30a0b3fe42cdaf5754c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bb8412434c4013fe81a209876a936d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a98bb8412434c4013fe81a209876a936d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabed13bbc11a6de9dd4973503c65efb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aabed13bbc11a6de9dd4973503c65efb1">SPI_MR_PCSDEC</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:aabed13bbc11a6de9dd4973503c65efb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Chip Select Decode  <br /></td></tr>
<tr class="separator:aabed13bbc11a6de9dd4973503c65efb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca9841edc87c230a7133e73225eace4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9ca9841edc87c230a7133e73225eace4">SPI_MR_PS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a9ca9841edc87c230a7133e73225eace4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Peripheral Select  <br /></td></tr>
<tr class="separator:a9ca9841edc87c230a7133e73225eace4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab353dbc5ae459b9babad4a2b3cc1be97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab353dbc5ae459b9babad4a2b3cc1be97">SPI_MR_WDRBT</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ab353dbc5ae459b9babad4a2b3cc1be97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_MR) Wait Data Read Before Transfer  <br /></td></tr>
<tr class="separator:ab353dbc5ae459b9babad4a2b3cc1be97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd5820a581e24546853af787e511dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a2dd5820a581e24546853af787e511dbd">SPI_RDR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6a9992a6cca823fbe997b6045451aa6d">SPI_RDR_PCS_Pos</a>)</td></tr>
<tr class="memdesc:a2dd5820a581e24546853af787e511dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RDR) Peripheral Chip Select  <br /></td></tr>
<tr class="separator:a2dd5820a581e24546853af787e511dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9992a6cca823fbe997b6045451aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6a9992a6cca823fbe997b6045451aa6d">SPI_RDR_PCS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6a9992a6cca823fbe997b6045451aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e45fbff420a0436869160ea3e96b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a09e45fbff420a0436869160ea3e96b4b">SPI_RDR_RD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a3c3b4a9abdcc8edbd135513a88460bfc">SPI_RDR_RD_Pos</a>)</td></tr>
<tr class="memdesc:a09e45fbff420a0436869160ea3e96b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_RDR) Receive Data  <br /></td></tr>
<tr class="separator:a09e45fbff420a0436869160ea3e96b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3b4a9abdcc8edbd135513a88460bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a3c3b4a9abdcc8edbd135513a88460bfc">SPI_RDR_RD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a3c3b4a9abdcc8edbd135513a88460bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abaa043349833dc7b8138969c64f63adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Mode Fault Error (cleared on read)  <br /></td></tr>
<tr class="separator:abaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeda016ebc9ea6b515755cd56e78a8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abeda016ebc9ea6b515755cd56e78a8fe">SPI_SR_NSSR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abeda016ebc9ea6b515755cd56e78a8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) NSS Rising (cleared on read)  <br /></td></tr>
<tr class="separator:abeda016ebc9ea6b515755cd56e78a8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26d14d58b00dde1fc4e9b6ee306f187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#af26d14d58b00dde1fc4e9b6ee306f187">SPI_SR_OVRES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:af26d14d58b00dde1fc4e9b6ee306f187"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Overrun Error Status (cleared on read)  <br /></td></tr>
<tr class="separator:af26d14d58b00dde1fc4e9b6ee306f187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1016447bf7e9804ded0679d3acceb6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab1016447bf7e9804ded0679d3acceb6c">SPI_SR_RDRF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab1016447bf7e9804ded0679d3acceb6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Receive Data Register Full (cleared by reading SPI_RDR)  <br /></td></tr>
<tr class="separator:ab1016447bf7e9804ded0679d3acceb6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7580fa93c7e03c5bb5538abc0dfc152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae7580fa93c7e03c5bb5538abc0dfc152">SPI_SR_SPIENS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ae7580fa93c7e03c5bb5538abc0dfc152"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) SPI Enable Status  <br /></td></tr>
<tr class="separator:ae7580fa93c7e03c5bb5538abc0dfc152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c040f5551321ce4d005ed71ae179ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a83c040f5551321ce4d005ed71ae179ad">SPI_SR_TDRE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a83c040f5551321ce4d005ed71ae179ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Transmit Data Register Empty (cleared by writing SPI_TDR)  <br /></td></tr>
<tr class="separator:a83c040f5551321ce4d005ed71ae179ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84407cd4d97c87ff79ddf135427ecfe4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a84407cd4d97c87ff79ddf135427ecfe4">SPI_SR_TXEMPTY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a84407cd4d97c87ff79ddf135427ecfe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Transmission Registers Empty (cleared by writing SPI_TDR)  <br /></td></tr>
<tr class="separator:a84407cd4d97c87ff79ddf135427ecfe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa676bbaa36a74be559ee6a5d46eaa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aaa676bbaa36a74be559ee6a5d46eaa9d">SPI_SR_UNDES</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:aaa676bbaa36a74be559ee6a5d46eaa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_SR) Underrun Error Status (Slave mode only) (cleared on read)  <br /></td></tr>
<tr class="separator:aaa676bbaa36a74be559ee6a5d46eaa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cafe9086ebb0a0b39ada838a98528bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6cafe9086ebb0a0b39ada838a98528bc">SPI_TDR_LASTXFER</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a6cafe9086ebb0a0b39ada838a98528bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Last Transfer  <br /></td></tr>
<tr class="separator:a6cafe9086ebb0a0b39ada838a98528bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe73c458c7378a83a85454f37e62030c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abe73c458c7378a83a85454f37e62030c">SPI_TDR_PCS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>)))</td></tr>
<tr class="separator:abe73c458c7378a83a85454f37e62030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b195ce01bdd06c5f0eb6c892108f1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>)</td></tr>
<tr class="memdesc:a0b195ce01bdd06c5f0eb6c892108f1fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Peripheral Chip Select  <br /></td></tr>
<tr class="separator:a0b195ce01bdd06c5f0eb6c892108f1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73461db4882d2fc9f46965ca39cfa5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a73461db4882d2fc9f46965ca39cfa5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce99dec36e2a21756edb67f34ce7884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6ce99dec36e2a21756edb67f34ce7884">SPI_TDR_TD</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>)))</td></tr>
<tr class="separator:a6ce99dec36e2a21756edb67f34ce7884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbaac983bfec5d0d9a48192c549e2581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>)</td></tr>
<tr class="memdesc:abbaac983bfec5d0d9a48192c549e2581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_TDR) Transmit Data  <br /></td></tr>
<tr class="separator:abbaac983bfec5d0d9a48192c549e2581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b2a421f5088b3753b4a067fdd96e9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a9b2a421f5088b3753b4a067fdd96e9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a13aee463f4833512b233f9539124e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ad6a13aee463f4833512b233f9539124e">SPI_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aecbcff938dae689c6fe6cc704fda6e02">SPI_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:ad6a13aee463f4833512b233f9539124e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:ad6a13aee463f4833512b233f9539124e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbcff938dae689c6fe6cc704fda6e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aecbcff938dae689c6fe6cc704fda6e02">SPI_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:aecbcff938dae689c6fe6cc704fda6e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64efacd84989bbd5c9588c8cc9c707f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab64efacd84989bbd5c9588c8cc9c707f">SPI_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a91ca5db8decbc6bf25031c1c2e53ca14">SPI_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:ab64efacd84989bbd5c9588c8cc9c707f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_VERSION) Version of the Hardware Module  <br /></td></tr>
<tr class="separator:ab64efacd84989bbd5c9588c8cc9c707f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ca5db8decbc6bf25031c1c2e53ca14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a91ca5db8decbc6bf25031c1c2e53ca14">SPI_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a91ca5db8decbc6bf25031c1c2e53ca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abac843beb0be37bdb38953c1180c7761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abac843beb0be37bdb38953c1180c7761">SPI_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:abac843beb0be37bdb38953c1180c7761"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Write Protection Enable  <br /></td></tr>
<tr class="separator:abac843beb0be37bdb38953c1180c7761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff5b005cf613283c146a3d682a80c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a7ff5b005cf613283c146a3d682a80c4b">SPI_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a7254c94ec647be0fb21569bd816dff76">SPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a554eabdaa35d2efa16e3b68128386a2c">SPI_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:a7ff5b005cf613283c146a3d682a80c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7254c94ec647be0fb21569bd816dff76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a7254c94ec647be0fb21569bd816dff76">SPI_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a554eabdaa35d2efa16e3b68128386a2c">SPI_WPMR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:a7254c94ec647be0fb21569bd816dff76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Write Protection Key  <br /></td></tr>
<tr class="separator:a7254c94ec647be0fb21569bd816dff76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5eacda218874e9f160526fd09b840f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ad5eacda218874e9f160526fd09b840f7">SPI_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x535049u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad5eacda218874e9f160526fd09b840f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0.  <br /></td></tr>
<tr class="separator:ad5eacda218874e9f160526fd09b840f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554eabdaa35d2efa16e3b68128386a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a554eabdaa35d2efa16e3b68128386a2c">SPI_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a554eabdaa35d2efa16e3b68128386a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdfc086344d7f94c78b3411f9300ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a2fdfc086344d7f94c78b3411f9300ff6">SPI_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a2fdfc086344d7f94c78b3411f9300ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPSR) Write Protection Violation Status  <br /></td></tr>
<tr class="separator:a2fdfc086344d7f94c78b3411f9300ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85243137e58ab2f2dfe757f0d5847744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a85243137e58ab2f2dfe757f0d5847744">SPI_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab5938ab029cbff7d33f85030efee59a1">SPI_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:a85243137e58ab2f2dfe757f0d5847744"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI_WPSR) Write Protection Violation Source  <br /></td></tr>
<tr class="separator:a85243137e58ab2f2dfe757f0d5847744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5938ab029cbff7d33f85030efee59a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab5938ab029cbff7d33f85030efee59a1">SPI_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab5938ab029cbff7d33f85030efee59a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad89a3d0279f0adc1a2d8bf6120ac3212" name="ad89a3d0279f0adc1a2d8bf6120ac3212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89a3d0279f0adc1a2d8bf6120ac3212">&#9670;&#160;</a></span>SPI_CR_FIFODIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_FIFODIS&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) FIFO Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00073">73</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ae60c0b6ac0d3002cd58ab18982487212" name="ae60c0b6ac0d3002cd58ab18982487212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60c0b6ac0d3002cd58ab18982487212">&#9670;&#160;</a></span>SPI_CR_FIFOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_FIFOEN&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) FIFO Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00072">72</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aee7187afaf8a064de2b4386d5ca386b2" name="aee7187afaf8a064de2b4386d5ca386b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7187afaf8a064de2b4386d5ca386b2">&#9670;&#160;</a></span>SPI_CR_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) Last Transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00071">71</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aaffb901a22dfe5f83e7e1849b53d8f1f" name="aaffb901a22dfe5f83e7e1849b53d8f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffb901a22dfe5f83e7e1849b53d8f1f">&#9670;&#160;</a></span>SPI_CR_REQCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_REQCLR&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) Request to Clear the Comparison Trigger </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00068">68</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a784a94f89b6ebb7779362f8a103bf2e1" name="a784a94f89b6ebb7779362f8a103bf2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784a94f89b6ebb7779362f8a103bf2e1">&#9670;&#160;</a></span>SPI_CR_RXFCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_RXFCLR&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) Receive FIFO Clear </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00070">70</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6033c504d035c6742001457c4af46117" name="a6033c504d035c6742001457c4af46117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6033c504d035c6742001457c4af46117">&#9670;&#160;</a></span>SPI_CR_SPIDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_SPIDIS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) SPI Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00066">66</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a18e49c9e57711f924dfedfd2f0ed649c" name="a18e49c9e57711f924dfedfd2f0ed649c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e49c9e57711f924dfedfd2f0ed649c">&#9670;&#160;</a></span>SPI_CR_SPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_SPIEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) SPI Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00065">65</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ae38a67df1f3efd301c202f553c2731b3" name="ae38a67df1f3efd301c202f553c2731b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38a67df1f3efd301c202f553c2731b3">&#9670;&#160;</a></span>SPI_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) SPI Software Reset </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00067">67</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a4e54e5dae4875c56077067afcd26d5bd" name="a4e54e5dae4875c56077067afcd26d5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e54e5dae4875c56077067afcd26d5bd">&#9670;&#160;</a></span>SPI_CR_TXFCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CR_TXFCLR&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CR) Transmit FIFO Clear </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00069">69</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a3d3527e959f17ad02331393badb05b1b" name="a3d3527e959f17ad02331393badb05b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d3527e959f17ad02331393badb05b1b">&#9670;&#160;</a></span>SPI_CSR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9f4c680f57d1ded5c34993cffc91bd94">SPI_CSR_BITS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a258e39598582afc45f14b9ef8cdf42fe">SPI_CSR_BITS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00140">140</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6fc81b52de5354cd3b92615ad1b55496" name="a6fc81b52de5354cd3b92615ad1b55496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc81b52de5354cd3b92615ad1b55496">&#9670;&#160;</a></span>SPI_CSR_BITS_10_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_10_BIT&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 10 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00143">143</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a0cb17f459512707bd7d1dd718a3abe6e" name="a0cb17f459512707bd7d1dd718a3abe6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cb17f459512707bd7d1dd718a3abe6e">&#9670;&#160;</a></span>SPI_CSR_BITS_11_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_11_BIT&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 11 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00144">144</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a4d7b32df6f855f2dddf62b27a61c167f" name="a4d7b32df6f855f2dddf62b27a61c167f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7b32df6f855f2dddf62b27a61c167f">&#9670;&#160;</a></span>SPI_CSR_BITS_12_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_12_BIT&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 12 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00145">145</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a73c6f8ce576ea59ae84a0745bde2fcf9" name="a73c6f8ce576ea59ae84a0745bde2fcf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c6f8ce576ea59ae84a0745bde2fcf9">&#9670;&#160;</a></span>SPI_CSR_BITS_13_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_13_BIT&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 13 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00146">146</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a9f50944da65963d4e710e798eb1b4ffb" name="a9f50944da65963d4e710e798eb1b4ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f50944da65963d4e710e798eb1b4ffb">&#9670;&#160;</a></span>SPI_CSR_BITS_14_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_14_BIT&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 14 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00147">147</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a421d68bc73d5065443e29cdd9f3fc2d8" name="a421d68bc73d5065443e29cdd9f3fc2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421d68bc73d5065443e29cdd9f3fc2d8">&#9670;&#160;</a></span>SPI_CSR_BITS_15_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_15_BIT&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 15 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00148">148</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a04ecfd6c12d345ef631c6e8cfc29df6c" name="a04ecfd6c12d345ef631c6e8cfc29df6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ecfd6c12d345ef631c6e8cfc29df6c">&#9670;&#160;</a></span>SPI_CSR_BITS_16_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_16_BIT&#160;&#160;&#160;(0x8u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 16 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00149">149</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a8549c361b375d157602dee315513c150" name="a8549c361b375d157602dee315513c150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8549c361b375d157602dee315513c150">&#9670;&#160;</a></span>SPI_CSR_BITS_8_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_8_BIT&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 8 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00141">141</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab02437662c1d559ea485ac7d39e88dba" name="ab02437662c1d559ea485ac7d39e88dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab02437662c1d559ea485ac7d39e88dba">&#9670;&#160;</a></span>SPI_CSR_BITS_9_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_9_BIT&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) 9 bits for transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00142">142</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a9f4c680f57d1ded5c34993cffc91bd94" name="a9f4c680f57d1ded5c34993cffc91bd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4c680f57d1ded5c34993cffc91bd94">&#9670;&#160;</a></span>SPI_CSR_BITS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a258e39598582afc45f14b9ef8cdf42fe">SPI_CSR_BITS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Bits Per Transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00139">139</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a258e39598582afc45f14b9ef8cdf42fe" name="a258e39598582afc45f14b9ef8cdf42fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258e39598582afc45f14b9ef8cdf42fe">&#9670;&#160;</a></span>SPI_CSR_BITS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_BITS_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00138">138</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aa32540a52ce9bec344c733e63578c1e5" name="aa32540a52ce9bec344c733e63578c1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32540a52ce9bec344c733e63578c1e5">&#9670;&#160;</a></span>SPI_CSR_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_CPOL&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Clock Polarity </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00134">134</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aa80e81d8dc4efe289e56e31f04896bb1" name="aa80e81d8dc4efe289e56e31f04896bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80e81d8dc4efe289e56e31f04896bb1">&#9670;&#160;</a></span>SPI_CSR_CSAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_CSAAT&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Chip Select Active After Transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00137">137</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="af55a6eabcdcc72e93d8316de76e22f0f" name="af55a6eabcdcc72e93d8316de76e22f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55a6eabcdcc72e93d8316de76e22f0f">&#9670;&#160;</a></span>SPI_CSR_CSNAAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_CSNAAT&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Chip Select Not Active After Transfer (Ignored if CSAAT = 1) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00136">136</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a83472baced06540c97a84138c4e0921c" name="a83472baced06540c97a84138c4e0921c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83472baced06540c97a84138c4e0921c">&#9670;&#160;</a></span>SPI_CSR_DLYBCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBCT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#acfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00158">158</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="acfa9a89f587873cca6797fb1a3a1f76d" name="acfa9a89f587873cca6797fb1a3a1f76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa9a89f587873cca6797fb1a3a1f76d">&#9670;&#160;</a></span>SPI_CSR_DLYBCT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBCT_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae954fb84cf6a98ba767786c6bf99b8ea">SPI_CSR_DLYBCT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Delay Between Consecutive Transfers </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00157">157</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ae954fb84cf6a98ba767786c6bf99b8ea" name="ae954fb84cf6a98ba767786c6bf99b8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae954fb84cf6a98ba767786c6bf99b8ea">&#9670;&#160;</a></span>SPI_CSR_DLYBCT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBCT_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00156">156</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a3941994b67e6d6f31e1bf2c5be54a20a" name="a3941994b67e6d6f31e1bf2c5be54a20a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3941994b67e6d6f31e1bf2c5be54a20a">&#9670;&#160;</a></span>SPI_CSR_DLYBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00155">155</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aa09d39f94f35fb03298dc0fd811d86b5" name="aa09d39f94f35fb03298dc0fd811d86b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09d39f94f35fb03298dc0fd811d86b5">&#9670;&#160;</a></span>SPI_CSR_DLYBS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6e819d6b871a3792ec34ccb65bc0d408">SPI_CSR_DLYBS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Delay Before SPCK </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00154">154</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6e819d6b871a3792ec34ccb65bc0d408" name="a6e819d6b871a3792ec34ccb65bc0d408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e819d6b871a3792ec34ccb65bc0d408">&#9670;&#160;</a></span>SPI_CSR_DLYBS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_DLYBS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00153">153</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab1ac2d1468b0bcaf5699b4f7ca338278" name="ab1ac2d1468b0bcaf5699b4f7ca338278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ac2d1468b0bcaf5699b4f7ca338278">&#9670;&#160;</a></span>SPI_CSR_NCPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_NCPHA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Clock Phase </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00135">135</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a79a3b403edc0716791844ff68b28f345" name="a79a3b403edc0716791844ff68b28f345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a3b403edc0716791844ff68b28f345">&#9670;&#160;</a></span>SPI_CSR_SCBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_SCBR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00152">152</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a2f43c4d328adbac6ce40e5cfbf489c3d" name="a2f43c4d328adbac6ce40e5cfbf489c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f43c4d328adbac6ce40e5cfbf489c3d">&#9670;&#160;</a></span>SPI_CSR_SCBR_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_SCBR_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ae6ae17c888b48816bf0e11a161d8ac71">SPI_CSR_SCBR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_CSR[4]) Serial Clock Bit Rate </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00151">151</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ae6ae17c888b48816bf0e11a161d8ac71" name="ae6ae17c888b48816bf0e11a161d8ac71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ae17c888b48816bf0e11a161d8ac71">&#9670;&#160;</a></span>SPI_CSR_SCBR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CSR_SCBR_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00150">150</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a30165a04bb5f28d0b4868be8474acf1c" name="a30165a04bb5f28d0b4868be8474acf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30165a04bb5f28d0b4868be8474acf1c">&#9670;&#160;</a></span>SPI_IDR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Mode Fault Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00120">120</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a728d5a8cad7c29250360f0157b5e8f79" name="a728d5a8cad7c29250360f0157b5e8f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728d5a8cad7c29250360f0157b5e8f79">&#9670;&#160;</a></span>SPI_IDR_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) NSS Rising Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00122">122</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a2d169c1bd619fe85b3387b374f580b09" name="a2d169c1bd619fe85b3387b374f580b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d169c1bd619fe85b3387b374f580b09">&#9670;&#160;</a></span>SPI_IDR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Overrun Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00121">121</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abdb3e78af146a108e460424053a9db92" name="abdb3e78af146a108e460424053a9db92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb3e78af146a108e460424053a9db92">&#9670;&#160;</a></span>SPI_IDR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Receive Data Register Full Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00118">118</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a87757165dbe02f10c128f465eec220ba" name="a87757165dbe02f10c128f465eec220ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87757165dbe02f10c128f465eec220ba">&#9670;&#160;</a></span>SPI_IDR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00119">119</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="addf4b26c2541629e1997132e50178b4f" name="addf4b26c2541629e1997132e50178b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf4b26c2541629e1997132e50178b4f">&#9670;&#160;</a></span>SPI_IDR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Transmission Registers Empty Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00123">123</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a795088b6ea6b89af56c9d5bd3bba66cb" name="a795088b6ea6b89af56c9d5bd3bba66cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795088b6ea6b89af56c9d5bd3bba66cb">&#9670;&#160;</a></span>SPI_IDR_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IDR_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IDR) Underrun Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00124">124</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a052ed154bfbc9fa3aa97e3a3aa619687" name="a052ed154bfbc9fa3aa97e3a3aa619687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a052ed154bfbc9fa3aa97e3a3aa619687">&#9670;&#160;</a></span>SPI_IER_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Mode Fault Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00112">112</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="accb704204fcb7d07ca807b608c3e19ca" name="accb704204fcb7d07ca807b608c3e19ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb704204fcb7d07ca807b608c3e19ca">&#9670;&#160;</a></span>SPI_IER_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) NSS Rising Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00114">114</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a34a22f2529e88361ef639e93eb318659" name="a34a22f2529e88361ef639e93eb318659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a22f2529e88361ef639e93eb318659">&#9670;&#160;</a></span>SPI_IER_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Overrun Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00113">113</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a1105f94156b60c5ee82de84925b30178" name="a1105f94156b60c5ee82de84925b30178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1105f94156b60c5ee82de84925b30178">&#9670;&#160;</a></span>SPI_IER_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Receive Data Register Full Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00110">110</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a04e042ee66fcf2a93c27921abca640e4" name="a04e042ee66fcf2a93c27921abca640e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e042ee66fcf2a93c27921abca640e4">&#9670;&#160;</a></span>SPI_IER_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) SPI Transmit Data Register Empty Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00111">111</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a0113a457347e793c91055a4edb98e5a3" name="a0113a457347e793c91055a4edb98e5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0113a457347e793c91055a4edb98e5a3">&#9670;&#160;</a></span>SPI_IER_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Transmission Registers Empty Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00115">115</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a1ff8797fb0a9d82230514cd9d5caac59" name="a1ff8797fb0a9d82230514cd9d5caac59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff8797fb0a9d82230514cd9d5caac59">&#9670;&#160;</a></span>SPI_IER_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IER_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IER) Underrun Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00116">116</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a8a2186d7a3469d20ed526dd3678bcbf2" name="a8a2186d7a3469d20ed526dd3678bcbf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a2186d7a3469d20ed526dd3678bcbf2">&#9670;&#160;</a></span>SPI_IMR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Mode Fault Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00128">128</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a19e20161f498a459839b5b2b1e45be4b" name="a19e20161f498a459839b5b2b1e45be4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e20161f498a459839b5b2b1e45be4b">&#9670;&#160;</a></span>SPI_IMR_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) NSS Rising Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00130">130</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ac07260e5ce36c6a0b6911ffe0a8b0a63" name="ac07260e5ce36c6a0b6911ffe0a8b0a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07260e5ce36c6a0b6911ffe0a8b0a63">&#9670;&#160;</a></span>SPI_IMR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Overrun Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00129">129</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="acba1530f6c28a001ec4c36c25d391cdf" name="acba1530f6c28a001ec4c36c25d391cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba1530f6c28a001ec4c36c25d391cdf">&#9670;&#160;</a></span>SPI_IMR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Receive Data Register Full Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00126">126</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a1ae4f282e180509cbb5e8b19598243b9" name="a1ae4f282e180509cbb5e8b19598243b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae4f282e180509cbb5e8b19598243b9">&#9670;&#160;</a></span>SPI_IMR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00127">127</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ad4614e5714a116d626d45bb98fabac74" name="ad4614e5714a116d626d45bb98fabac74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4614e5714a116d626d45bb98fabac74">&#9670;&#160;</a></span>SPI_IMR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Transmission Registers Empty Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00131">131</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a4b17e314a7181955c68b713a74d2a386" name="a4b17e314a7181955c68b713a74d2a386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b17e314a7181955c68b713a74d2a386">&#9670;&#160;</a></span>SPI_IMR_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_IMR_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_IMR) Underrun Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00132">132</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a375e18a7ef3cfdfd1bdfafcc3c9235de" name="a375e18a7ef3cfdfd1bdfafcc3c9235de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375e18a7ef3cfdfd1bdfafcc3c9235de">&#9670;&#160;</a></span>SPI_MR_DLYBCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_DLYBCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00086">86</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a9ba686c6d3aba29bfa363b65ddd16877" name="a9ba686c6d3aba29bfa363b65ddd16877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ba686c6d3aba29bfa363b65ddd16877">&#9670;&#160;</a></span>SPI_MR_DLYBCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_DLYBCS_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abf2b423c0da7c1324db52c625d476049">SPI_MR_DLYBCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Delay Between Chip Selects </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00085">85</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abf2b423c0da7c1324db52c625d476049" name="abf2b423c0da7c1324db52c625d476049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2b423c0da7c1324db52c625d476049">&#9670;&#160;</a></span>SPI_MR_DLYBCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_DLYBCS_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00084">84</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab385ebbd203f156ff46a39ea17755452" name="ab385ebbd203f156ff46a39ea17755452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab385ebbd203f156ff46a39ea17755452">&#9670;&#160;</a></span>SPI_MR_LLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_LLB&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Local Loopback Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00080">80</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ad83d639a5fcafd4e97017d4cc9fb8975" name="ad83d639a5fcafd4e97017d4cc9fb8975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83d639a5fcafd4e97017d4cc9fb8975">&#9670;&#160;</a></span>SPI_MR_MODFDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_MODFDIS&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Mode Fault Detection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00078">78</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6cb9df56f1ed31b09bb13f2cb667b7b0" name="a6cb9df56f1ed31b09bb13f2cb667b7b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb9df56f1ed31b09bb13f2cb667b7b0">&#9670;&#160;</a></span>SPI_MR_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_MSTR&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Master/Slave Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00075">75</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a7c6b524f610c76238ca9e4cb24ccb603" name="a7c6b524f610c76238ca9e4cb24ccb603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c6b524f610c76238ca9e4cb24ccb603">&#9670;&#160;</a></span>SPI_MR_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00083">83</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a204505b639ffd30a0b3fe42cdaf5754c" name="a204505b639ffd30a0b3fe42cdaf5754c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a204505b639ffd30a0b3fe42cdaf5754c">&#9670;&#160;</a></span>SPI_MR_PCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a98bb8412434c4013fe81a209876a936d">SPI_MR_PCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Peripheral Chip Select </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00082">82</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a98bb8412434c4013fe81a209876a936d" name="a98bb8412434c4013fe81a209876a936d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bb8412434c4013fe81a209876a936d">&#9670;&#160;</a></span>SPI_MR_PCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00081">81</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aabed13bbc11a6de9dd4973503c65efb1" name="aabed13bbc11a6de9dd4973503c65efb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabed13bbc11a6de9dd4973503c65efb1">&#9670;&#160;</a></span>SPI_MR_PCSDEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PCSDEC&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Chip Select Decode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00077">77</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a9ca9841edc87c230a7133e73225eace4" name="a9ca9841edc87c230a7133e73225eace4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca9841edc87c230a7133e73225eace4">&#9670;&#160;</a></span>SPI_MR_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_PS&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Peripheral Select </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00076">76</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab353dbc5ae459b9babad4a2b3cc1be97" name="ab353dbc5ae459b9babad4a2b3cc1be97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab353dbc5ae459b9babad4a2b3cc1be97">&#9670;&#160;</a></span>SPI_MR_WDRBT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MR_WDRBT&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_MR) Wait Data Read Before Transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00079">79</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a2dd5820a581e24546853af787e511dbd" name="a2dd5820a581e24546853af787e511dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd5820a581e24546853af787e511dbd">&#9670;&#160;</a></span>SPI_RDR_PCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_PCS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a6a9992a6cca823fbe997b6045451aa6d">SPI_RDR_PCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RDR) Peripheral Chip Select </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00091">91</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6a9992a6cca823fbe997b6045451aa6d" name="a6a9992a6cca823fbe997b6045451aa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9992a6cca823fbe997b6045451aa6d">&#9670;&#160;</a></span>SPI_RDR_PCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_PCS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00090">90</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a09e45fbff420a0436869160ea3e96b4b" name="a09e45fbff420a0436869160ea3e96b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e45fbff420a0436869160ea3e96b4b">&#9670;&#160;</a></span>SPI_RDR_RD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_RD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a3c3b4a9abdcc8edbd135513a88460bfc">SPI_RDR_RD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_RDR) Receive Data </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00089">89</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a3c3b4a9abdcc8edbd135513a88460bfc" name="a3c3b4a9abdcc8edbd135513a88460bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3b4a9abdcc8edbd135513a88460bfc">&#9670;&#160;</a></span>SPI_RDR_RD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RDR_RD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00088">88</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abaa043349833dc7b8138969c64f63adf" name="abaa043349833dc7b8138969c64f63adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa043349833dc7b8138969c64f63adf">&#9670;&#160;</a></span>SPI_SR_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_MODF&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Mode Fault Error (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00103">103</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abeda016ebc9ea6b515755cd56e78a8fe" name="abeda016ebc9ea6b515755cd56e78a8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeda016ebc9ea6b515755cd56e78a8fe">&#9670;&#160;</a></span>SPI_SR_NSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_NSSR&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) NSS Rising (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00105">105</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="af26d14d58b00dde1fc4e9b6ee306f187" name="af26d14d58b00dde1fc4e9b6ee306f187"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26d14d58b00dde1fc4e9b6ee306f187">&#9670;&#160;</a></span>SPI_SR_OVRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_OVRES&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Overrun Error Status (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00104">104</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab1016447bf7e9804ded0679d3acceb6c" name="ab1016447bf7e9804ded0679d3acceb6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1016447bf7e9804ded0679d3acceb6c">&#9670;&#160;</a></span>SPI_SR_RDRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_RDRF&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Receive Data Register Full (cleared by reading SPI_RDR) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00101">101</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ae7580fa93c7e03c5bb5538abc0dfc152" name="ae7580fa93c7e03c5bb5538abc0dfc152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7580fa93c7e03c5bb5538abc0dfc152">&#9670;&#160;</a></span>SPI_SR_SPIENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_SPIENS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) SPI Enable Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00108">108</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a83c040f5551321ce4d005ed71ae179ad" name="a83c040f5551321ce4d005ed71ae179ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c040f5551321ce4d005ed71ae179ad">&#9670;&#160;</a></span>SPI_SR_TDRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TDRE&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Transmit Data Register Empty (cleared by writing SPI_TDR) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00102">102</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a84407cd4d97c87ff79ddf135427ecfe4" name="a84407cd4d97c87ff79ddf135427ecfe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84407cd4d97c87ff79ddf135427ecfe4">&#9670;&#160;</a></span>SPI_SR_TXEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_TXEMPTY&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Transmission Registers Empty (cleared by writing SPI_TDR) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00106">106</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aaa676bbaa36a74be559ee6a5d46eaa9d" name="aaa676bbaa36a74be559ee6a5d46eaa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa676bbaa36a74be559ee6a5d46eaa9d">&#9670;&#160;</a></span>SPI_SR_UNDES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_UNDES&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_SR) Underrun Error Status (Slave mode only) (cleared on read) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00107">107</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6cafe9086ebb0a0b39ada838a98528bc" name="a6cafe9086ebb0a0b39ada838a98528bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cafe9086ebb0a0b39ada838a98528bc">&#9670;&#160;</a></span>SPI_TDR_LASTXFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_LASTXFER&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TDR) Last Transfer </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00099">99</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abe73c458c7378a83a85454f37e62030c" name="abe73c458c7378a83a85454f37e62030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe73c458c7378a83a85454f37e62030c">&#9670;&#160;</a></span>SPI_TDR_PCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_PCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00098">98</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a0b195ce01bdd06c5f0eb6c892108f1fc" name="a0b195ce01bdd06c5f0eb6c892108f1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b195ce01bdd06c5f0eb6c892108f1fc">&#9670;&#160;</a></span>SPI_TDR_PCS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_PCS_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a73461db4882d2fc9f46965ca39cfa5db">SPI_TDR_PCS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TDR) Peripheral Chip Select </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00097">97</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a73461db4882d2fc9f46965ca39cfa5db" name="a73461db4882d2fc9f46965ca39cfa5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73461db4882d2fc9f46965ca39cfa5db">&#9670;&#160;</a></span>SPI_TDR_PCS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_PCS_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00096">96</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a6ce99dec36e2a21756edb67f34ce7884" name="a6ce99dec36e2a21756edb67f34ce7884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce99dec36e2a21756edb67f34ce7884">&#9670;&#160;</a></span>SPI_TDR_TD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#abbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00095">95</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abbaac983bfec5d0d9a48192c549e2581" name="abbaac983bfec5d0d9a48192c549e2581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbaac983bfec5d0d9a48192c549e2581">&#9670;&#160;</a></span>SPI_TDR_TD_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TD_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a9b2a421f5088b3753b4a067fdd96e9c9">SPI_TDR_TD_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_TDR) Transmit Data </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00094">94</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a9b2a421f5088b3753b4a067fdd96e9c9" name="a9b2a421f5088b3753b4a067fdd96e9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2a421f5088b3753b4a067fdd96e9c9">&#9670;&#160;</a></span>SPI_TDR_TD_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TDR_TD_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00093">93</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ad6a13aee463f4833512b233f9539124e" name="ad6a13aee463f4833512b233f9539124e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a13aee463f4833512b233f9539124e">&#9670;&#160;</a></span>SPI_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#aecbcff938dae689c6fe6cc704fda6e02">SPI_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00173">173</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="aecbcff938dae689c6fe6cc704fda6e02" name="aecbcff938dae689c6fe6cc704fda6e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbcff938dae689c6fe6cc704fda6e02">&#9670;&#160;</a></span>SPI_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00172">172</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab64efacd84989bbd5c9588c8cc9c707f" name="ab64efacd84989bbd5c9588c8cc9c707f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64efacd84989bbd5c9588c8cc9c707f">&#9670;&#160;</a></span>SPI_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a91ca5db8decbc6bf25031c1c2e53ca14">SPI_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_VERSION) Version of the Hardware Module </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00171">171</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a91ca5db8decbc6bf25031c1c2e53ca14" name="a91ca5db8decbc6bf25031c1c2e53ca14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ca5db8decbc6bf25031c1c2e53ca14">&#9670;&#160;</a></span>SPI_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00170">170</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="abac843beb0be37bdb38953c1180c7761" name="abac843beb0be37bdb38953c1180c7761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abac843beb0be37bdb38953c1180c7761">&#9670;&#160;</a></span>SPI_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPMR) Write Protection Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00160">160</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a7ff5b005cf613283c146a3d682a80c4b" name="a7ff5b005cf613283c146a3d682a80c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff5b005cf613283c146a3d682a80c4b">&#9670;&#160;</a></span>SPI_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a7254c94ec647be0fb21569bd816dff76">SPI_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a554eabdaa35d2efa16e3b68128386a2c">SPI_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00163">163</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a7254c94ec647be0fb21569bd816dff76" name="a7254c94ec647be0fb21569bd816dff76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7254c94ec647be0fb21569bd816dff76">&#9670;&#160;</a></span>SPI_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#a554eabdaa35d2efa16e3b68128386a2c">SPI_WPMR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPMR) Write Protection Key </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00162">162</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ad5eacda218874e9f160526fd09b840f7" name="ad5eacda218874e9f160526fd09b840f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5eacda218874e9f160526fd09b840f7">&#9670;&#160;</a></span>SPI_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x535049u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00164">164</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a554eabdaa35d2efa16e3b68128386a2c" name="a554eabdaa35d2efa16e3b68128386a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554eabdaa35d2efa16e3b68128386a2c">&#9670;&#160;</a></span>SPI_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00161">161</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a2fdfc086344d7f94c78b3411f9300ff6" name="a2fdfc086344d7f94c78b3411f9300ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fdfc086344d7f94c78b3411f9300ff6">&#9670;&#160;</a></span>SPI_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPSR) Write Protection Violation Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00166">166</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="a85243137e58ab2f2dfe757f0d5847744" name="a85243137e58ab2f2dfe757f0d5847744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85243137e58ab2f2dfe757f0d5847744">&#9670;&#160;</a></span>SPI_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h.html#ab5938ab029cbff7d33f85030efee59a1">SPI_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI_WPSR) Write Protection Violation Source </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00168">168</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
<a id="ab5938ab029cbff7d33f85030efee59a1" name="ab5938ab029cbff7d33f85030efee59a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5938ab029cbff7d33f85030efee59a1">&#9670;&#160;</a></span>SPI_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html#l00167">167</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2spi_8h_source.html">utils/cmsis/same70/include/component/spi.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
