{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606184088794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606184088794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 23:14:48 2020 " "Processing started: Mon Nov 23 23:14:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606184088794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184088794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184088794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606184089097 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606184089097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b_falling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b_falling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b_falling-arch_register32b_falling " "Found design unit 1: register32b_falling-arch_register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096990 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b_falling " "Found entity 1: register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b_falling.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b-description " "Found design unit 1: register32b-description" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096991 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b " "Found entity 1: register32b" {  } { { "components/register32b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register5b-arch_register5b " "Found design unit 1: register5b-arch_register5b" {  } { { "components/register5b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096992 ""} { "Info" "ISGN_ENTITY_NAME" "1 register5b " "Found entity 1: register5b" {  } { { "components/register5b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-arch_register4b " "Found design unit 1: register4b-arch_register4b" {  } { { "components/register4b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096993 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "components/register4b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register3b-arch_register3b " "Found design unit 1: register3b-arch_register3b" {  } { { "components/register3b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096994 ""} { "Info" "ISGN_ENTITY_NAME" "1 register3b " "Found entity 1: register3b" {  } { { "components/register3b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register3b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2b-arch_register2b " "Found design unit 1: register2b-arch_register2b" {  } { { "components/register2b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096995 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2b " "Found entity 1: register2b" {  } { { "components/register2b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register2b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1b-arch_register1b " "Found design unit 1: register1b-arch_register1b" {  } { { "components/register1b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096997 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1b " "Found entity 1: register1b" {  } { { "components/register1b.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register1b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-arch_register_bank " "Found design unit 1: register_bank-arch_register_bank" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096998 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096999 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184096999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184096999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-arch_mux32_1 " "Found design unit 1: mux32_1-arch_mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097000 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux5_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux5_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5_1-arch_mux5_1 " "Found design unit 1: mux5_1-arch_mux5_1" {  } { { "components/mux5_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux5_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097001 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5_1 " "Found entity 1: mux5_1" {  } { { "components/mux5_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux5_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-arch_mux3_1 " "Found design unit 1: mux3_1-arch_mux3_1" {  } { { "components/mux3_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux3_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097002 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "components/mux3_1.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "components/mux2.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097003 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "components/mux2.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memwb_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memwb_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memwb_pipeline-arch_memwb_register " "Found design unit 1: memwb_pipeline-arch_memwb_register" {  } { { "components/memwb_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/memwb_pipeline.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097004 ""} { "Info" "ISGN_ENTITY_NAME" "1 memwb_pipeline " "Found entity 1: memwb_pipeline" {  } { { "components/memwb_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/memwb_pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/jump_target_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/jump_target_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jump_target_unit-arch_jump_unit " "Found design unit 1: jump_target_unit-arch_jump_unit" {  } { { "components/jump_target_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/jump_target_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097005 ""} { "Info" "ISGN_ENTITY_NAME" "1 jump_target_unit " "Found entity 1: jump_target_unit" {  } { { "components/jump_target_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/jump_target_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instmem-description " "Found design unit 1: instmem-description" {  } { { "components/instmem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097006 ""} { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "components/instmem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/instmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ifid_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ifid_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifid_register-behavioral " "Found design unit 1: ifid_register-behavioral" {  } { { "components/ifid_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/ifid_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097007 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifid_register " "Found entity 1: ifid_register" {  } { { "components/ifid_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/ifid_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/idex_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/idex_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idex_register-arch_idex_register " "Found design unit 1: idex_register-arch_idex_register" {  } { { "components/idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097009 ""} { "Info" "ISGN_ENTITY_NAME" "1 idex_register " "Found entity 1: idex_register" {  } { { "components/idex_register.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hazard_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/hazard_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_control_unit-arch_hazard_unit " "Found design unit 1: hazard_control_unit-arch_hazard_unit" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097010 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_control_unit " "Found entity 1: hazard_control_unit" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fpga-riscv32-minimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fpga-riscv32-minimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_riscv32_minimal-arch_minimal_riscv32 " "Found design unit 1: fpga_riscv32_minimal-arch_minimal_riscv32" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097011 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_riscv32_minimal " "Found entity 1: fpga_riscv32_minimal" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-arch_forwarding " "Found design unit 1: forwarding_unit-arch_forwarding" {  } { { "components/forwarding_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/forwarding_unit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097012 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "components/forwarding_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/forwarding_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/exmem_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/exmem_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exmem_pipeline-arch_exmem " "Found design unit 1: exmem_pipeline-arch_exmem" {  } { { "components/exmem_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/exmem_pipeline.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097013 ""} { "Info" "ISGN_ENTITY_NAME" "1 exmem_pipeline " "Found entity 1: exmem_pipeline" {  } { { "components/exmem_pipeline.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/exmem_pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-structural " "Found design unit 1: datapath-structural" {  } { { "components/datapath.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097014 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datamem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datamem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem_interface-behavioural " "Found design unit 1: datamem_interface-behavioural" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097016 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem_interface " "Found entity 1: datamem_interface" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-behavioural " "Found design unit 1: datamem-behavioural" {  } { { "components/datamem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097017 ""} { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "components/datamem.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Found design unit 1: controller-Behavioral" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097018 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_alu " "Found design unit 1: ALU-arch_alu" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder32 " "Found design unit 1: adder-adder32" {  } { { "components/adder.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097021 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "components/adder.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606184097021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_riscv32_minimal " "Elaborating entity \"fpga_riscv32_minimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606184097078 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_regfile_x31_output fpga-riscv32-minimal.vhd(29) " "VHDL Signal Declaration warning at fpga-riscv32-minimal.vhd(29): used implicit default value for signal \"debug_regfile_x31_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606184097079 "|fpga_riscv32_minimal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_regfile_x1_output fpga-riscv32-minimal.vhd(30) " "VHDL Signal Declaration warning at fpga-riscv32-minimal.vhd(30): used implicit default value for signal \"debug_regfile_x1_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606184097079 "|fpga_riscv32_minimal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_regfile_x2_output fpga-riscv32-minimal.vhd(31) " "VHDL Signal Declaration warning at fpga-riscv32-minimal.vhd(31): used implicit default value for signal \"debug_regfile_x2_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606184097080 "|fpga_riscv32_minimal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_instruction fpga-riscv32-minimal.vhd(48) " "VHDL Signal Declaration warning at fpga-riscv32-minimal.vhd(48): used implicit default value for signal \"debug_instruction\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606184097080 "|fpga_riscv32_minimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:debug_datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:debug_datapath\"" {  } { { "components/fpga-riscv32-minimal.vhd" "debug_datapath" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc datapath:debug_datapath\|pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"datapath:debug_datapath\|pc:program_counter\"" {  } { { "components/datapath.vhd" "program_counter" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097244 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "count_address pc.vhd(16) " "VHDL Signal Declaration warning at pc.vhd(16): used explicit default value for signal \"count_address\" because signal was never assigned a value" {  } { { "components/pc.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606184097244 "|fpga_riscv32_minimal|datapath:debug_datapath|pc:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32b datapath:debug_datapath\|pc:program_counter\|register32b:count_register " "Elaborating entity \"register32b\" for hierarchy \"datapath:debug_datapath\|pc:program_counter\|register32b:count_register\"" {  } { { "components/pc.vhd" "count_register" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/pc.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem datapath:debug_datapath\|instmem:instruction_memory " "Elaborating entity \"instmem\" for hierarchy \"datapath:debug_datapath\|instmem:instruction_memory\"" {  } { { "components/datapath.vhd" "instruction_memory" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:debug_datapath\|adder:alu_pc " "Elaborating entity \"adder\" for hierarchy \"datapath:debug_datapath\|adder:alu_pc\"" {  } { { "components/datapath.vhd" "alu_pc" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:debug_datapath\|mux2:pc_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:debug_datapath\|mux2:pc_mux\"" {  } { { "components/datapath.vhd" "pc_mux" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifid_register datapath:debug_datapath\|ifid_register:IF_ID_PLR " "Elaborating entity \"ifid_register\" for hierarchy \"datapath:debug_datapath\|ifid_register:IF_ID_PLR\"" {  } { { "components/datapath.vhd" "IF_ID_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 datapath:debug_datapath\|mux3_1:mux_0 " "Elaborating entity \"mux3_1\" for hierarchy \"datapath:debug_datapath\|mux3_1:mux_0\"" {  } { { "components/datapath.vhd" "mux_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank datapath:debug_datapath\|register_bank:register_bank_0 " "Elaborating entity \"register_bank\" for hierarchy \"datapath:debug_datapath\|register_bank:register_bank_0\"" {  } { { "components/datapath.vhd" "register_bank_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097284 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_reg_enable register_bank.vhd(57) " "VHDL Process Statement warning at register_bank.vhd(57): signal \"wr_reg_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/register_bank.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606184097285 "|fpga_riscv32_minimal|datapath:debug_datapath|register_bank:register_bank_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32b_falling datapath:debug_datapath\|register_bank:register_bank_0\|register32b_falling:reg_x0 " "Elaborating entity \"register32b_falling\" for hierarchy \"datapath:debug_datapath\|register_bank:register_bank_0\|register32b_falling:reg_x0\"" {  } { { "components/register_bank.vhd" "reg_x0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 datapath:debug_datapath\|register_bank:register_bank_0\|mux32_1:output_1_mux " "Elaborating entity \"mux32_1\" for hierarchy \"datapath:debug_datapath\|register_bank:register_bank_0\|mux32_1:output_1_mux\"" {  } { { "components/register_bank.vhd" "output_1_mux" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idex_register datapath:debug_datapath\|idex_register:ID_EX_PLR " "Elaborating entity \"idex_register\" for hierarchy \"datapath:debug_datapath\|idex_register:ID_EX_PLR\"" {  } { { "components/datapath.vhd" "ID_EX_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4b datapath:debug_datapath\|idex_register:ID_EX_PLR\|register4b:ALU_operation_reg " "Elaborating entity \"register4b\" for hierarchy \"datapath:debug_datapath\|idex_register:ID_EX_PLR\|register4b:ALU_operation_reg\"" {  } { { "components/idex_register.vhd" "ALU_operation_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1b datapath:debug_datapath\|idex_register:ID_EX_PLR\|register1b:ALU_branch_reg " "Elaborating entity \"register1b\" for hierarchy \"datapath:debug_datapath\|idex_register:ID_EX_PLR\|register1b:ALU_branch_reg\"" {  } { { "components/idex_register.vhd" "ALU_branch_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register3b datapath:debug_datapath\|idex_register:ID_EX_PLR\|register3b:ALU_branch_control_reg " "Elaborating entity \"register3b\" for hierarchy \"datapath:debug_datapath\|idex_register:ID_EX_PLR\|register3b:ALU_branch_control_reg\"" {  } { { "components/idex_register.vhd" "ALU_branch_control_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2b datapath:debug_datapath\|idex_register:ID_EX_PLR\|register2b:mux0_sel_reg " "Elaborating entity \"register2b\" for hierarchy \"datapath:debug_datapath\|idex_register:ID_EX_PLR\|register2b:mux0_sel_reg\"" {  } { { "components/idex_register.vhd" "mux0_sel_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5b datapath:debug_datapath\|idex_register:ID_EX_PLR\|register5b:reg_file_write_address_reg " "Elaborating entity \"register5b\" for hierarchy \"datapath:debug_datapath\|idex_register:ID_EX_PLR\|register5b:reg_file_write_address_reg\"" {  } { { "components/idex_register.vhd" "reg_file_write_address_reg" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/idex_register.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit datapath:debug_datapath\|forwarding_unit:FU_0 " "Elaborating entity \"forwarding_unit\" for hierarchy \"datapath:debug_datapath\|forwarding_unit:FU_0\"" {  } { { "components/datapath.vhd" "FU_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_1 datapath:debug_datapath\|mux5_1:forward_mux_0 " "Elaborating entity \"mux5_1\" for hierarchy \"datapath:debug_datapath\|mux5_1:forward_mux_0\"" {  } { { "components/datapath.vhd" "forward_mux_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:debug_datapath\|ALU:alu_0 " "Elaborating entity \"ALU\" for hierarchy \"datapath:debug_datapath\|ALU:alu_0\"" {  } { { "components/datapath.vhd" "alu_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097422 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_output alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"ALU_output\", which holds its previous value in one or more paths through the process" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[0\] alu.vhd(21) " "Inferred latch for \"ALU_output\[0\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[1\] alu.vhd(21) " "Inferred latch for \"ALU_output\[1\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[2\] alu.vhd(21) " "Inferred latch for \"ALU_output\[2\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[3\] alu.vhd(21) " "Inferred latch for \"ALU_output\[3\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[4\] alu.vhd(21) " "Inferred latch for \"ALU_output\[4\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[5\] alu.vhd(21) " "Inferred latch for \"ALU_output\[5\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[6\] alu.vhd(21) " "Inferred latch for \"ALU_output\[6\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[7\] alu.vhd(21) " "Inferred latch for \"ALU_output\[7\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[8\] alu.vhd(21) " "Inferred latch for \"ALU_output\[8\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[9\] alu.vhd(21) " "Inferred latch for \"ALU_output\[9\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[10\] alu.vhd(21) " "Inferred latch for \"ALU_output\[10\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[11\] alu.vhd(21) " "Inferred latch for \"ALU_output\[11\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[12\] alu.vhd(21) " "Inferred latch for \"ALU_output\[12\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[13\] alu.vhd(21) " "Inferred latch for \"ALU_output\[13\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[14\] alu.vhd(21) " "Inferred latch for \"ALU_output\[14\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[15\] alu.vhd(21) " "Inferred latch for \"ALU_output\[15\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[16\] alu.vhd(21) " "Inferred latch for \"ALU_output\[16\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[17\] alu.vhd(21) " "Inferred latch for \"ALU_output\[17\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[18\] alu.vhd(21) " "Inferred latch for \"ALU_output\[18\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[19\] alu.vhd(21) " "Inferred latch for \"ALU_output\[19\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[20\] alu.vhd(21) " "Inferred latch for \"ALU_output\[20\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097424 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[21\] alu.vhd(21) " "Inferred latch for \"ALU_output\[21\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[22\] alu.vhd(21) " "Inferred latch for \"ALU_output\[22\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[23\] alu.vhd(21) " "Inferred latch for \"ALU_output\[23\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[24\] alu.vhd(21) " "Inferred latch for \"ALU_output\[24\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[25\] alu.vhd(21) " "Inferred latch for \"ALU_output\[25\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[26\] alu.vhd(21) " "Inferred latch for \"ALU_output\[26\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[27\] alu.vhd(21) " "Inferred latch for \"ALU_output\[27\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[28\] alu.vhd(21) " "Inferred latch for \"ALU_output\[28\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[29\] alu.vhd(21) " "Inferred latch for \"ALU_output\[29\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[30\] alu.vhd(21) " "Inferred latch for \"ALU_output\[30\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[31\] alu.vhd(21) " "Inferred latch for \"ALU_output\[31\]\" at alu.vhd(21)" {  } { { "components/alu.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 "|datapath|ALU:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_target_unit datapath:debug_datapath\|jump_target_unit:JTU_0 " "Elaborating entity \"jump_target_unit\" for hierarchy \"datapath:debug_datapath\|jump_target_unit:JTU_0\"" {  } { { "components/datapath.vhd" "JTU_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exmem_pipeline datapath:debug_datapath\|exmem_pipeline:EX_MEM_PLR " "Elaborating entity \"exmem_pipeline\" for hierarchy \"datapath:debug_datapath\|exmem_pipeline:EX_MEM_PLR\"" {  } { { "components/datapath.vhd" "EX_MEM_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_unit datapath:debug_datapath\|hazard_control_unit:FLUSH " "Elaborating entity \"hazard_control_unit\" for hierarchy \"datapath:debug_datapath\|hazard_control_unit:FLUSH\"" {  } { { "components/datapath.vhd" "FLUSH" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097465 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_flushing_output hazard_control_unit.vhd(19) " "VHDL Process Statement warning at hazard_control_unit.vhd(19): inferring latch(es) for signal or variable \"internal_flushing_output\", which holds its previous value in one or more paths through the process" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097465 "|fpga_riscv32_minimal|datapath:debug_datapath|hazard_control_unit:FLUSH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_flushing_output hazard_control_unit.vhd(19) " "Inferred latch for \"internal_flushing_output\" at hazard_control_unit.vhd(19)" {  } { { "components/hazard_control_unit.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/hazard_control_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097466 "|fpga_riscv32_minimal|datapath:debug_datapath|hazard_control_unit:FLUSH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem_interface datapath:debug_datapath\|datamem_interface:datamem_module_0 " "Elaborating entity \"datamem_interface\" for hierarchy \"datapath:debug_datapath\|datamem_interface:datamem_module_0\"" {  } { { "components/datapath.vhd" "datamem_module_0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097479 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_load datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"internal_load\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097483 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_3 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_3\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097483 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_2 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_2\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097483 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_1 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_1\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097483 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memory_input_0 datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"memory_input_0\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097483 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_data datamem_interface.vhd(34) " "VHDL Process Statement warning at datamem_interface.vhd(34): inferring latch(es) for signal or variable \"output_data\", which holds its previous value in one or more paths through the process" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606184097483 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097487 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097488 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[8\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[8\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[9\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[9\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[10\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[10\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[11\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[11\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[12\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[12\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[13\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[13\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[14\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[14\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097489 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[15\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[15\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[16\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[16\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[17\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[17\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[18\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[18\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[19\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[19\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[20\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[20\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[21\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[21\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097490 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[22\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[22\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097491 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[23\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[23\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097491 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[24\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[24\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097491 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[25\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[25\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097491 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[26\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[26\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097491 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[27\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[27\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[28\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[28\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[29\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[29\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[30\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[30\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[31\] datamem_interface.vhd(34) " "Inferred latch for \"output_data\[31\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097492 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_0\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_0\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097493 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_1\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_1\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097494 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_2\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_2\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097495 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[0\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[1\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[2\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[3\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[4\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[4\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[5\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[5\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[6\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[6\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_input_3\[7\] datamem_interface.vhd(34) " "Inferred latch for \"memory_input_3\[7\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[0\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[0\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097496 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[1\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[1\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097497 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[2\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[2\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097497 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_load\[3\] datamem_interface.vhd(34) " "Inferred latch for \"internal_load\[3\]\" at datamem_interface.vhd(34)" {  } { { "components/datamem_interface.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184097497 "|fpga_riscv32_minimal|datapath:debug_datapath|datamem_interface:datamem_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_3 " "Elaborating entity \"datamem\" for hierarchy \"datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_3\"" {  } { { "components/datamem_interface.vhd" "datamem_3" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem_interface.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memwb_pipeline datapath:debug_datapath\|memwb_pipeline:MEM_WB_PLR " "Elaborating entity \"memwb_pipeline\" for hierarchy \"datapath:debug_datapath\|memwb_pipeline:MEM_WB_PLR\"" {  } { { "components/datapath.vhd" "MEM_WB_PLR" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datapath.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184097523 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_0\|RAM " "RAM logic \"datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_0\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606184098352 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_1\|RAM " "RAM logic \"datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606184098352 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_2\|RAM " "RAM logic \"datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_2\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606184098352 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_3\|RAM " "RAM logic \"datapath:debug_datapath\|datamem_interface:datamem_module_0\|datamem:datamem_3\|RAM\" is uninferred due to asynchronous read logic" {  } { { "components/datamem.vhd" "RAM" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/datamem.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606184098352 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "datapath:debug_datapath\|register_bank:register_bank_0\|Ram0 " "RAM logic \"datapath:debug_datapath\|register_bank:register_bank_0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "components/register_bank.vhd" "Ram0" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/register_bank.vhd" 58 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1606184098352 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606184098352 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1606184098986 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[0\] GND " "Pin \"instruction\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[1\] GND " "Pin \"instruction\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[5\] GND " "Pin \"instruction\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[8\] GND " "Pin \"instruction\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[11\] GND " "Pin \"instruction\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[12\] GND " "Pin \"instruction\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[13\] GND " "Pin \"instruction\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[14\] GND " "Pin \"instruction\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[15\] GND " "Pin \"instruction\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[16\] GND " "Pin \"instruction\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[17\] GND " "Pin \"instruction\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[18\] GND " "Pin \"instruction\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] GND " "Pin \"instruction\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[21\] GND " "Pin \"instruction\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[22\] GND " "Pin \"instruction\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[23\] GND " "Pin \"instruction\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|instruction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[0\] GND " "Pin \"debug_instruction_address\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[1\] GND " "Pin \"debug_instruction_address\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[2\] GND " "Pin \"debug_instruction_address\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[3\] GND " "Pin \"debug_instruction_address\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[4\] GND " "Pin \"debug_instruction_address\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[5\] GND " "Pin \"debug_instruction_address\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[6\] GND " "Pin \"debug_instruction_address\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[7\] GND " "Pin \"debug_instruction_address\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[8\] GND " "Pin \"debug_instruction_address\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[9\] GND " "Pin \"debug_instruction_address\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[10\] GND " "Pin \"debug_instruction_address\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[11\] GND " "Pin \"debug_instruction_address\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[12\] GND " "Pin \"debug_instruction_address\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[13\] GND " "Pin \"debug_instruction_address\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[14\] GND " "Pin \"debug_instruction_address\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[15\] GND " "Pin \"debug_instruction_address\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[16\] GND " "Pin \"debug_instruction_address\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[17\] GND " "Pin \"debug_instruction_address\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[18\] GND " "Pin \"debug_instruction_address\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[19\] GND " "Pin \"debug_instruction_address\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[20\] GND " "Pin \"debug_instruction_address\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[21\] GND " "Pin \"debug_instruction_address\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[22\] GND " "Pin \"debug_instruction_address\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[23\] GND " "Pin \"debug_instruction_address\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[24\] GND " "Pin \"debug_instruction_address\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[25\] GND " "Pin \"debug_instruction_address\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[26\] GND " "Pin \"debug_instruction_address\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[27\] GND " "Pin \"debug_instruction_address\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[28\] GND " "Pin \"debug_instruction_address\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[29\] GND " "Pin \"debug_instruction_address\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[30\] GND " "Pin \"debug_instruction_address\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[31\] GND " "Pin \"debug_instruction_address\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction_address[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[0\] GND " "Pin \"debug_regfile_x31_output\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[1\] GND " "Pin \"debug_regfile_x31_output\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[2\] GND " "Pin \"debug_regfile_x31_output\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[3\] GND " "Pin \"debug_regfile_x31_output\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[4\] GND " "Pin \"debug_regfile_x31_output\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[5\] GND " "Pin \"debug_regfile_x31_output\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[6\] GND " "Pin \"debug_regfile_x31_output\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[7\] GND " "Pin \"debug_regfile_x31_output\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[8\] GND " "Pin \"debug_regfile_x31_output\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[9\] GND " "Pin \"debug_regfile_x31_output\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[10\] GND " "Pin \"debug_regfile_x31_output\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[11\] GND " "Pin \"debug_regfile_x31_output\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[12\] GND " "Pin \"debug_regfile_x31_output\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[13\] GND " "Pin \"debug_regfile_x31_output\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[14\] GND " "Pin \"debug_regfile_x31_output\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[15\] GND " "Pin \"debug_regfile_x31_output\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[16\] GND " "Pin \"debug_regfile_x31_output\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[17\] GND " "Pin \"debug_regfile_x31_output\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[18\] GND " "Pin \"debug_regfile_x31_output\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[19\] GND " "Pin \"debug_regfile_x31_output\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[20\] GND " "Pin \"debug_regfile_x31_output\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[21\] GND " "Pin \"debug_regfile_x31_output\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[22\] GND " "Pin \"debug_regfile_x31_output\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[23\] GND " "Pin \"debug_regfile_x31_output\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[24\] GND " "Pin \"debug_regfile_x31_output\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[25\] GND " "Pin \"debug_regfile_x31_output\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[26\] GND " "Pin \"debug_regfile_x31_output\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[27\] GND " "Pin \"debug_regfile_x31_output\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[28\] GND " "Pin \"debug_regfile_x31_output\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[29\] GND " "Pin \"debug_regfile_x31_output\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[30\] GND " "Pin \"debug_regfile_x31_output\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x31_output\[31\] GND " "Pin \"debug_regfile_x31_output\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x31_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[0\] GND " "Pin \"debug_regfile_x1_output\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[1\] GND " "Pin \"debug_regfile_x1_output\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[2\] GND " "Pin \"debug_regfile_x1_output\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[3\] GND " "Pin \"debug_regfile_x1_output\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[4\] GND " "Pin \"debug_regfile_x1_output\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[5\] GND " "Pin \"debug_regfile_x1_output\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[6\] GND " "Pin \"debug_regfile_x1_output\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[7\] GND " "Pin \"debug_regfile_x1_output\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[8\] GND " "Pin \"debug_regfile_x1_output\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[9\] GND " "Pin \"debug_regfile_x1_output\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[10\] GND " "Pin \"debug_regfile_x1_output\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[11\] GND " "Pin \"debug_regfile_x1_output\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[12\] GND " "Pin \"debug_regfile_x1_output\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[13\] GND " "Pin \"debug_regfile_x1_output\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[14\] GND " "Pin \"debug_regfile_x1_output\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[15\] GND " "Pin \"debug_regfile_x1_output\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[16\] GND " "Pin \"debug_regfile_x1_output\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[17\] GND " "Pin \"debug_regfile_x1_output\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[18\] GND " "Pin \"debug_regfile_x1_output\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[19\] GND " "Pin \"debug_regfile_x1_output\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[20\] GND " "Pin \"debug_regfile_x1_output\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[21\] GND " "Pin \"debug_regfile_x1_output\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[22\] GND " "Pin \"debug_regfile_x1_output\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[23\] GND " "Pin \"debug_regfile_x1_output\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[24\] GND " "Pin \"debug_regfile_x1_output\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[25\] GND " "Pin \"debug_regfile_x1_output\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[26\] GND " "Pin \"debug_regfile_x1_output\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[27\] GND " "Pin \"debug_regfile_x1_output\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[28\] GND " "Pin \"debug_regfile_x1_output\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[29\] GND " "Pin \"debug_regfile_x1_output\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[30\] GND " "Pin \"debug_regfile_x1_output\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x1_output\[31\] GND " "Pin \"debug_regfile_x1_output\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x1_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[0\] GND " "Pin \"debug_regfile_x2_output\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[1\] GND " "Pin \"debug_regfile_x2_output\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[2\] GND " "Pin \"debug_regfile_x2_output\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[3\] GND " "Pin \"debug_regfile_x2_output\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[4\] GND " "Pin \"debug_regfile_x2_output\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[5\] GND " "Pin \"debug_regfile_x2_output\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[6\] GND " "Pin \"debug_regfile_x2_output\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[7\] GND " "Pin \"debug_regfile_x2_output\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[8\] GND " "Pin \"debug_regfile_x2_output\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[9\] GND " "Pin \"debug_regfile_x2_output\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[10\] GND " "Pin \"debug_regfile_x2_output\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[11\] GND " "Pin \"debug_regfile_x2_output\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[12\] GND " "Pin \"debug_regfile_x2_output\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[13\] GND " "Pin \"debug_regfile_x2_output\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[14\] GND " "Pin \"debug_regfile_x2_output\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[15\] GND " "Pin \"debug_regfile_x2_output\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[16\] GND " "Pin \"debug_regfile_x2_output\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[17\] GND " "Pin \"debug_regfile_x2_output\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[18\] GND " "Pin \"debug_regfile_x2_output\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[19\] GND " "Pin \"debug_regfile_x2_output\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[20\] GND " "Pin \"debug_regfile_x2_output\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[21\] GND " "Pin \"debug_regfile_x2_output\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[22\] GND " "Pin \"debug_regfile_x2_output\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[23\] GND " "Pin \"debug_regfile_x2_output\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[24\] GND " "Pin \"debug_regfile_x2_output\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[25\] GND " "Pin \"debug_regfile_x2_output\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[26\] GND " "Pin \"debug_regfile_x2_output\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[27\] GND " "Pin \"debug_regfile_x2_output\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[28\] GND " "Pin \"debug_regfile_x2_output\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[29\] GND " "Pin \"debug_regfile_x2_output\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[30\] GND " "Pin \"debug_regfile_x2_output\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_regfile_x2_output\[31\] GND " "Pin \"debug_regfile_x2_output\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_regfile_x2_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[0\] GND " "Pin \"debug_instruction\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[1\] GND " "Pin \"debug_instruction\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[2\] GND " "Pin \"debug_instruction\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[3\] GND " "Pin \"debug_instruction\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[4\] GND " "Pin \"debug_instruction\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[5\] GND " "Pin \"debug_instruction\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[6\] GND " "Pin \"debug_instruction\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[7\] GND " "Pin \"debug_instruction\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[8\] GND " "Pin \"debug_instruction\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[9\] GND " "Pin \"debug_instruction\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[10\] GND " "Pin \"debug_instruction\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[11\] GND " "Pin \"debug_instruction\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[12\] GND " "Pin \"debug_instruction\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[13\] GND " "Pin \"debug_instruction\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[14\] GND " "Pin \"debug_instruction\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[15\] GND " "Pin \"debug_instruction\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[16\] GND " "Pin \"debug_instruction\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[17\] GND " "Pin \"debug_instruction\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[18\] GND " "Pin \"debug_instruction\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[19\] GND " "Pin \"debug_instruction\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[20\] GND " "Pin \"debug_instruction\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[21\] GND " "Pin \"debug_instruction\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[22\] GND " "Pin \"debug_instruction\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[23\] GND " "Pin \"debug_instruction\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[24\] GND " "Pin \"debug_instruction\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[25\] GND " "Pin \"debug_instruction\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[26\] GND " "Pin \"debug_instruction\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[27\] GND " "Pin \"debug_instruction\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[28\] GND " "Pin \"debug_instruction\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[29\] GND " "Pin \"debug_instruction\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[30\] GND " "Pin \"debug_instruction\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[31\] GND " "Pin \"debug_instruction\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606184358488 "|fpga_riscv32_minimal|debug_instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606184358488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606184376457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606184461522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606184461522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[0\] " "No output dependent on input pin \"alu_res\[0\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[1\] " "No output dependent on input pin \"alu_res\[1\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[2\] " "No output dependent on input pin \"alu_res\[2\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[3\] " "No output dependent on input pin \"alu_res\[3\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[4\] " "No output dependent on input pin \"alu_res\[4\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[5\] " "No output dependent on input pin \"alu_res\[5\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[6\] " "No output dependent on input pin \"alu_res\[6\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[7\] " "No output dependent on input pin \"alu_res\[7\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[8\] " "No output dependent on input pin \"alu_res\[8\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[9\] " "No output dependent on input pin \"alu_res\[9\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[10\] " "No output dependent on input pin \"alu_res\[10\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[11\] " "No output dependent on input pin \"alu_res\[11\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[12\] " "No output dependent on input pin \"alu_res\[12\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[13\] " "No output dependent on input pin \"alu_res\[13\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[14\] " "No output dependent on input pin \"alu_res\[14\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[15\] " "No output dependent on input pin \"alu_res\[15\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[16\] " "No output dependent on input pin \"alu_res\[16\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[17\] " "No output dependent on input pin \"alu_res\[17\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[18\] " "No output dependent on input pin \"alu_res\[18\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[19\] " "No output dependent on input pin \"alu_res\[19\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[20\] " "No output dependent on input pin \"alu_res\[20\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[21\] " "No output dependent on input pin \"alu_res\[21\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[22\] " "No output dependent on input pin \"alu_res\[22\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[23\] " "No output dependent on input pin \"alu_res\[23\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[24\] " "No output dependent on input pin \"alu_res\[24\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[25\] " "No output dependent on input pin \"alu_res\[25\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[26\] " "No output dependent on input pin \"alu_res\[26\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[27\] " "No output dependent on input pin \"alu_res\[27\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[28\] " "No output dependent on input pin \"alu_res\[28\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[29\] " "No output dependent on input pin \"alu_res\[29\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[30\] " "No output dependent on input pin \"alu_res\[30\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[31\] " "No output dependent on input pin \"alu_res\[31\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|alu_res[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "JTU_mux_sel " "No output dependent on input pin \"JTU_mux_sel\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "F:/QuartusProjects/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606184483514 "|fpga_riscv32_minimal|JTU_mux_sel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606184483514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "385735 " "Implemented 385735 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "100 " "Implemented 100 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606184484381 ""} { "Info" "ICUT_CUT_TM_OPINS" "504 " "Implemented 504 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606184484381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "385131 " "Implemented 385131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606184484381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606184484381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 244 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 244 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6743 " "Peak virtual memory: 6743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606184484625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 23:21:24 2020 " "Processing ended: Mon Nov 23 23:21:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606184484625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:36 " "Elapsed time: 00:06:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606184484625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:45 " "Total CPU time (on all processors): 00:06:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606184484625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606184484625 ""}
