#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556f1c8332b0 .scope module, "top_level" "top_level" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "sioc"
    .port_info 2 /OUTPUT 1 "siod"
    .port_info 3 /OUTPUT 1 "config_done"
    .port_info 4 /INPUT 1 "pclk"
    .port_info 5 /INPUT 8 "pdata"
    .port_info 6 /INPUT 1 "vsync"
    .port_info 7 /INPUT 1 "href"
    .port_info 8 /INPUT 1 "S_AXI_ARESETn"
    .port_info 9 /INPUT 8 "S_AXI_AWADDR"
    .port_info 10 /INPUT 3 "S_AXI_AWPROT"
    .port_info 11 /INPUT 1 "S_AXI_AWVALID"
    .port_info 12 /OUTPUT 1 "S_AXI_AWREADY"
    .port_info 13 /INPUT 32 "S_AXI_WDATA"
    .port_info 14 /INPUT 4 "S_AXI_WSTRB"
    .port_info 15 /INPUT 1 "S_AXI_WVALID"
    .port_info 16 /OUTPUT 1 "S_AXI_WREADY"
    .port_info 17 /OUTPUT 2 "S_AXI_BRESP"
    .port_info 18 /OUTPUT 1 "S_AXI_BVALID"
    .port_info 19 /INPUT 1 "S_AXI_BREADY"
    .port_info 20 /INPUT 8 "S_AXI_ARADDR"
    .port_info 21 /INPUT 1 "S_AXI_ARVALID"
    .port_info 22 /OUTPUT 1 "S_AXI_ARREADY"
    .port_info 23 /INPUT 3 "S_AXI_ARPROT"
    .port_info 24 /OUTPUT 32 "S_AXI_RDATA"
    .port_info 25 /OUTPUT 2 "S_AXI_RRESP"
    .port_info 26 /OUTPUT 1 "S_AXI_RVALID"
    .port_info 27 /INPUT 1 "S_AXI_RREADY"
P_0x556f1c7e2880 .param/l "CLK_FREQ" 0 2 7, +C4<00000001011111010111100001000000>;
P_0x556f1c7e28c0 .param/l "C_S_AXI_ADDR_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x556f1c7e2900 .param/l "C_S_AXI_DATA_WIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
o0x7f4483f773a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556f1c8dd910_0 .net "S_AXI_ARADDR", 7 0, o0x7f4483f773a8;  0 drivers
o0x7f4483f773d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8dda20_0 .net "S_AXI_ARESETn", 0 0, o0x7f4483f773d8;  0 drivers
o0x7f4483f77408 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x556f1c8ddaf0_0 .net "S_AXI_ARPROT", 2 0, o0x7f4483f77408;  0 drivers
v0x556f1c8ddbf0_0 .net "S_AXI_ARREADY", 0 0, v0x556f1c8d6f40_0;  1 drivers
o0x7f4483f77468 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8ddcc0_0 .net "S_AXI_ARVALID", 0 0, o0x7f4483f77468;  0 drivers
o0x7f4483f77498 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556f1c8ddd60_0 .net "S_AXI_AWADDR", 7 0, o0x7f4483f77498;  0 drivers
o0x7f4483f774c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x556f1c8dde30_0 .net "S_AXI_AWPROT", 2 0, o0x7f4483f774c8;  0 drivers
v0x556f1c8ddf00_0 .net "S_AXI_AWREADY", 0 0, L_0x556f1c83b250;  1 drivers
o0x7f4483f77528 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8ddfd0_0 .net "S_AXI_AWVALID", 0 0, o0x7f4483f77528;  0 drivers
o0x7f4483f77558 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8de0a0_0 .net "S_AXI_BREADY", 0 0, o0x7f4483f77558;  0 drivers
L_0x7f4483f2e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f1c8de170_0 .net "S_AXI_BRESP", 1 0, L_0x7f4483f2e018;  1 drivers
v0x556f1c8de240_0 .net "S_AXI_BVALID", 0 0, v0x556f1c8d70c0_0;  1 drivers
v0x556f1c8de310_0 .net "S_AXI_RDATA", 31 0, L_0x556f1c83d8d0;  1 drivers
o0x7f4483f77618 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8de3e0_0 .net "S_AXI_RREADY", 0 0, o0x7f4483f77618;  0 drivers
L_0x7f4483f2e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f1c8de4b0_0 .net "S_AXI_RRESP", 1 0, L_0x7f4483f2e060;  1 drivers
v0x556f1c8de580_0 .net "S_AXI_RVALID", 0 0, v0x556f1c8d7260_0;  1 drivers
o0x7f4483f776a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556f1c8de650_0 .net "S_AXI_WDATA", 31 0, o0x7f4483f776a8;  0 drivers
v0x556f1c8de830_0 .net "S_AXI_WREADY", 0 0, L_0x556f1c83d7e0;  1 drivers
o0x7f4483f77708 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x556f1c8de900_0 .net "S_AXI_WSTRB", 3 0, o0x7f4483f77708;  0 drivers
o0x7f4483f77738 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8de9d0_0 .net "S_AXI_WVALID", 0 0, o0x7f4483f77738;  0 drivers
o0x7f4483f77378 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8deaa0_0 .net "clk", 0 0, o0x7f4483f77378;  0 drivers
v0x556f1c8deb40_0 .net "config_done", 0 0, v0x556f1c8dae30_0;  1 drivers
v0x556f1c8debe0_0 .net "en_config", 0 0, L_0x556f1c8e0bb0;  1 drivers
v0x556f1c8dec80_0 .net "en_save", 0 0, L_0x556f1c8e0b10;  1 drivers
v0x556f1c8ded70_0 .net "frame_done", 0 0, v0x556f1c89c130_0;  1 drivers
o0x7f4483f77078 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8dee60_0 .net "href", 0 0, o0x7f4483f77078;  0 drivers
o0x7f4483f770a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8def00_0 .net "pclk", 0 0, o0x7f4483f770a8;  0 drivers
o0x7f4483f770d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556f1c8deff0_0 .net "pdata", 7 0, o0x7f4483f770d8;  0 drivers
v0x556f1c8df090_0 .net "pxl_addr", 18 0, v0x556f1c8a1fe0_0;  1 drivers
v0x556f1c8df180_0 .net "pxl_data", 15 0, v0x556f1c8a14e0_0;  1 drivers
v0x556f1c8df270_0 .net "pxl_r_addr", 18 0, L_0x556f1c8e0890;  1 drivers
o0x7f4483f77b28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x556f1c8df360_0 .net "pxl_r_data", 15 0, o0x7f4483f77b28;  0 drivers
o0x7f4483f78c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8df450_0 .net "pxl_r_valid", 0 0, o0x7f4483f78c08;  0 drivers
v0x556f1c8df4f0_0 .net "pxl_valid", 0 0, v0x556f1c8d4d30_0;  1 drivers
v0x556f1c8df5e0_0 .net "rst_pxl_save", 0 0, L_0x556f1c8e09d0;  1 drivers
v0x556f1c8df6d0_0 .net "sioc", 0 0, L_0x556f1c8e0d40;  1 drivers
v0x556f1c8df770_0 .net "siod", 0 0, L_0x556f1c8e0e30;  1 drivers
o0x7f4483f771c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f1c8df810_0 .net "vsync", 0 0, o0x7f4483f771c8;  0 drivers
S_0x556f1c832e80 .scope module, "OV7670_RGB565_inst" "OV7670_RGB565" 2 112, 3 4 0, S_0x556f1c8332b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk"
    .port_info 1 /INPUT 1 "vsync"
    .port_info 2 /INPUT 1 "href"
    .port_info 3 /INPUT 8 "pdata"
    .port_info 4 /OUTPUT 16 "pxl_data"
    .port_info 5 /OUTPUT 1 "pxl_valid"
    .port_info 6 /OUTPUT 1 "frame_done"
    .port_info 7 /OUTPUT 19 "pxl_addr"
P_0x556f1c8b59e0 .param/l "ROW_CAPT" 1 3 19, +C4<00000000000000000000000000000001>;
P_0x556f1c8b5a20 .param/l "WAIT_SOF" 1 3 18, +C4<00000000000000000000000000000000>;
v0x556f1c89c130_0 .var "frame_done", 0 0;
v0x556f1c89c500_0 .var "fsm_state", 1 0;
v0x556f1c89ca60_0 .net "href", 0 0, o0x7f4483f77078;  alias, 0 drivers
v0x556f1c89ff90_0 .net "pclk", 0 0, o0x7f4483f770a8;  alias, 0 drivers
v0x556f1c8a07e0_0 .net "pdata", 7 0, o0x7f4483f770d8;  alias, 0 drivers
v0x556f1c8a1fe0_0 .var "pxl_addr", 18 0;
v0x556f1c8a14e0_0 .var "pxl_data", 15 0;
v0x556f1c8d4c70_0 .var "pxl_half", 0 0;
v0x556f1c8d4d30_0 .var "pxl_valid", 0 0;
v0x556f1c8d4df0_0 .net "vsync", 0 0, o0x7f4483f771c8;  alias, 0 drivers
E_0x556f1c848660 .event posedge, v0x556f1c89ff90_0;
S_0x556f1c8d4fb0 .scope module, "axi_read_inst" "axi_read" 2 61, 4 9 0, S_0x556f1c8332b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "pxl_data"
    .port_info 1 /OUTPUT 19 "pxl_addr"
    .port_info 2 /OUTPUT 1 "en_save"
    .port_info 3 /OUTPUT 1 "rst_pxl_save"
    .port_info 4 /OUTPUT 1 "en_config"
    .port_info 5 /INPUT 1 "S_AXI_ACLK"
    .port_info 6 /INPUT 1 "S_AXI_ARESETn"
    .port_info 7 /INPUT 8 "S_AXI_AWADDR"
    .port_info 8 /INPUT 3 "S_AXI_AWPROT"
    .port_info 9 /INPUT 1 "S_AXI_AWVALID"
    .port_info 10 /OUTPUT 1 "S_AXI_AWREADY"
    .port_info 11 /INPUT 32 "S_AXI_WDATA"
    .port_info 12 /INPUT 4 "S_AXI_WSTRB"
    .port_info 13 /INPUT 1 "S_AXI_WVALID"
    .port_info 14 /OUTPUT 1 "S_AXI_WREADY"
    .port_info 15 /OUTPUT 2 "S_AXI_BRESP"
    .port_info 16 /OUTPUT 1 "S_AXI_BVALID"
    .port_info 17 /INPUT 1 "S_AXI_BREADY"
    .port_info 18 /INPUT 8 "S_AXI_ARADDR"
    .port_info 19 /INPUT 1 "S_AXI_ARVALID"
    .port_info 20 /OUTPUT 1 "S_AXI_ARREADY"
    .port_info 21 /INPUT 3 "S_AXI_ARPROT"
    .port_info 22 /OUTPUT 32 "S_AXI_RDATA"
    .port_info 23 /OUTPUT 2 "S_AXI_RRESP"
    .port_info 24 /OUTPUT 1 "S_AXI_RVALID"
    .port_info 25 /INPUT 1 "S_AXI_RREADY"
P_0x556f1c831a20 .param/l "ADDR_LSB" 1 4 56, +C4<00000000000000000000000000000010>;
P_0x556f1c831a60 .param/l "AW" 1 4 57, +C4<00000000000000000000000000000110>;
P_0x556f1c831aa0 .param/l "C_S_AXI_ADDR_WIDTH" 0 4 11, +C4<00000000000000000000000000001000>;
P_0x556f1c831ae0 .param/l "C_S_AXI_DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000100000>;
P_0x556f1c831b20 .param/l "DW" 1 4 58, +C4<00000000000000000000000000100000>;
L_0x556f1c83b250 .functor BUFZ 1, v0x556f1c8d7000_0, C4<0>, C4<0>, C4<0>;
L_0x556f1c83d7e0 .functor BUFZ 1, v0x556f1c8d7320_0, C4<0>, C4<0>, C4<0>;
L_0x556f1c83d8d0 .functor BUFZ 32, v0x556f1c8d7180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f1c849810 .functor OR 1, o0x7f4483f77468, L_0x556f1c8dfeb0, C4<0>, C4<0>;
L_0x556f1c8e00e0 .functor AND 1, v0x556f1c8d7260_0, L_0x556f1c8dfff0, C4<1>, C4<1>;
L_0x556f1c8e02e0 .functor OR 1, o0x7f4483f77528, L_0x556f1c8e01f0, C4<0>, C4<0>;
L_0x556f1c8e04e0 .functor OR 1, o0x7f4483f77738, L_0x556f1c8e03f0, C4<0>, C4<0>;
L_0x556f1c8e06f0 .functor AND 1, v0x556f1c8d70c0_0, L_0x556f1c8e0650, C4<1>, C4<1>;
v0x556f1c8d5770_0 .net "S_AXI_ACLK", 0 0, o0x7f4483f77378;  alias, 0 drivers
v0x556f1c8d5830_0 .net "S_AXI_ARADDR", 7 0, o0x7f4483f773a8;  alias, 0 drivers
v0x556f1c8d5910_0 .net "S_AXI_ARESETn", 0 0, o0x7f4483f773d8;  alias, 0 drivers
v0x556f1c8d59e0_0 .net "S_AXI_ARPROT", 2 0, o0x7f4483f77408;  alias, 0 drivers
v0x556f1c8d5ac0_0 .net "S_AXI_ARREADY", 0 0, v0x556f1c8d6f40_0;  alias, 1 drivers
v0x556f1c8d5bd0_0 .net "S_AXI_ARVALID", 0 0, o0x7f4483f77468;  alias, 0 drivers
v0x556f1c8d5c90_0 .net "S_AXI_AWADDR", 7 0, o0x7f4483f77498;  alias, 0 drivers
v0x556f1c8d5d70_0 .net "S_AXI_AWPROT", 2 0, o0x7f4483f774c8;  alias, 0 drivers
v0x556f1c8d5e50_0 .net "S_AXI_AWREADY", 0 0, L_0x556f1c83b250;  alias, 1 drivers
v0x556f1c8d5f10_0 .net "S_AXI_AWVALID", 0 0, o0x7f4483f77528;  alias, 0 drivers
v0x556f1c8d5fd0_0 .net "S_AXI_BREADY", 0 0, o0x7f4483f77558;  alias, 0 drivers
v0x556f1c8d6090_0 .net "S_AXI_BRESP", 1 0, L_0x7f4483f2e018;  alias, 1 drivers
v0x556f1c8d6170_0 .net "S_AXI_BVALID", 0 0, v0x556f1c8d70c0_0;  alias, 1 drivers
v0x556f1c8d6230_0 .net "S_AXI_RDATA", 31 0, L_0x556f1c83d8d0;  alias, 1 drivers
v0x556f1c8d6310_0 .net "S_AXI_RREADY", 0 0, o0x7f4483f77618;  alias, 0 drivers
v0x556f1c8d63d0_0 .net "S_AXI_RRESP", 1 0, L_0x7f4483f2e060;  alias, 1 drivers
v0x556f1c8d64b0_0 .net "S_AXI_RVALID", 0 0, v0x556f1c8d7260_0;  alias, 1 drivers
v0x556f1c8d6680_0 .net "S_AXI_WDATA", 31 0, o0x7f4483f776a8;  alias, 0 drivers
v0x556f1c8d6760_0 .net "S_AXI_WREADY", 0 0, L_0x556f1c83d7e0;  alias, 1 drivers
v0x556f1c8d6820_0 .net "S_AXI_WSTRB", 3 0, o0x7f4483f77708;  alias, 0 drivers
v0x556f1c8d6900_0 .net "S_AXI_WVALID", 0 0, o0x7f4483f77738;  alias, 0 drivers
v0x556f1c8d69c0_0 .net *"_s17", 0 0, L_0x556f1c8dfeb0;  1 drivers
v0x556f1c8d6a80_0 .net *"_s21", 0 0, L_0x556f1c8dfff0;  1 drivers
v0x556f1c8d6b40_0 .net *"_s25", 0 0, L_0x556f1c8e01f0;  1 drivers
v0x556f1c8d6c00_0 .net *"_s29", 0 0, L_0x556f1c8e03f0;  1 drivers
v0x556f1c8d6cc0_0 .net *"_s33", 0 0, L_0x556f1c8e0650;  1 drivers
v0x556f1c8d6d80_0 .net *"_s37", 17 0, L_0x556f1c8e07b0;  1 drivers
L_0x7f4483f2e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556f1c8d6e60_0 .net *"_s41", 0 0, L_0x7f4483f2e0a8;  1 drivers
v0x556f1c8d6f40_0 .var "axi_arready", 0 0;
v0x556f1c8d7000_0 .var "axi_awready", 0 0;
v0x556f1c8d70c0_0 .var "axi_bvalid", 0 0;
v0x556f1c8d7180_0 .var "axi_rdata", 31 0;
v0x556f1c8d7260_0 .var "axi_rvalid", 0 0;
v0x556f1c8d7320_0 .var "axi_wready", 0 0;
v0x556f1c8d73e0_0 .net "en_config", 0 0, L_0x556f1c8e0bb0;  alias, 1 drivers
v0x556f1c8d74a0_0 .net "en_save", 0 0, L_0x556f1c8e0b10;  alias, 1 drivers
v0x556f1c8d7560_0 .var "pre_raddr", 7 0;
v0x556f1c8d7640_0 .var "pre_waddr", 7 0;
v0x556f1c8d7720_0 .var "pre_wdata", 31 0;
v0x556f1c8d7800_0 .var "pre_wstrb", 3 0;
v0x556f1c8d78e0_0 .net "pxl_addr", 18 0, L_0x556f1c8e0890;  alias, 1 drivers
v0x556f1c8d79c0_0 .net "pxl_data", 15 0, o0x7f4483f77b28;  alias, 0 drivers
v0x556f1c8d7aa0_0 .var "rd_addr", 7 0;
v0x556f1c8d7b80_0 .net "read_resp_stall", 0 0, L_0x556f1c8e00e0;  1 drivers
v0x556f1c8d7c40_0 .net "rst_pxl_save", 0 0, L_0x556f1c8e09d0;  alias, 1 drivers
v0x556f1c8d7d00_0 .var "slv_mem", 255 0;
v0x556f1c8d7de0_0 .net "valid_read_req", 0 0, L_0x556f1c849810;  1 drivers
v0x556f1c8d7ea0_0 .net "valid_write_addr", 0 0, L_0x556f1c8e02e0;  1 drivers
v0x556f1c8d7f60_0 .net "valid_write_data", 0 0, L_0x556f1c8e04e0;  1 drivers
v0x556f1c8d8020_0 .var "waddr", 7 0;
v0x556f1c8d8100_0 .var "wdata", 31 0;
v0x556f1c8d81e0_0 .net "write_resp_stall", 0 0, L_0x556f1c8e06f0;  1 drivers
v0x556f1c8d82a0_0 .var "wstrb", 3 0;
E_0x556f1c84a050 .event posedge, v0x556f1c8d5770_0;
E_0x556f1c848ab0/0 .event edge, v0x556f1c8d7320_0, v0x556f1c8d7800_0, v0x556f1c8d7720_0, v0x556f1c8d6820_0;
E_0x556f1c848ab0/1 .event edge, v0x556f1c8d6680_0;
E_0x556f1c848ab0 .event/or E_0x556f1c848ab0/0, E_0x556f1c848ab0/1;
E_0x556f1c847bb0 .event edge, v0x556f1c8d7000_0, v0x556f1c8d7640_0, v0x556f1c8d5c90_0;
E_0x556f1c8b99b0 .event edge, v0x556f1c8d6f40_0, v0x556f1c8d7560_0, v0x556f1c8d5830_0;
L_0x556f1c8dfeb0 .reduce/nor v0x556f1c8d6f40_0;
L_0x556f1c8dfff0 .reduce/nor o0x7f4483f77618;
L_0x556f1c8e01f0 .reduce/nor v0x556f1c8d7000_0;
L_0x556f1c8e03f0 .reduce/nor v0x556f1c8d7320_0;
L_0x556f1c8e0650 .reduce/nor o0x7f4483f77558;
L_0x556f1c8e07b0 .part v0x556f1c8d7d00_0, 32, 18;
L_0x556f1c8e0890 .concat [ 18 1 0 0], L_0x556f1c8e07b0, L_0x7f4483f2e0a8;
L_0x556f1c8e09d0 .part v0x556f1c8d7d00_0, 64, 1;
L_0x556f1c8e0b10 .part v0x556f1c8d7d00_0, 65, 1;
L_0x556f1c8e0bb0 .part v0x556f1c8d7d00_0, 66, 1;
S_0x556f1c8d87a0 .scope module, "cam_config_inst" "camera_configure" 2 99, 5 14 0, S_0x556f1c8332b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /OUTPUT 1 "sioc"
    .port_info 3 /OUTPUT 1 "siod"
    .port_info 4 /OUTPUT 1 "done"
P_0x556f1c8d8920 .param/l "CLK_FREQ" 0 5 16, +C4<00000001011111010111100001000000>;
v0x556f1c8db7c0_0 .net "SCCB_SIOC_oe", 0 0, v0x556f1c8d96f0_0;  1 drivers
v0x556f1c8db890_0 .net "SCCB_SIOD_oe", 0 0, v0x556f1c8d97c0_0;  1 drivers
v0x556f1c8db960_0 .net "SCCB_addr", 7 0, v0x556f1c8da9b0_0;  1 drivers
v0x556f1c8dba80_0 .net "SCCB_data", 7 0, v0x556f1c8daab0_0;  1 drivers
v0x556f1c8dbb70_0 .net "SCCB_ready", 0 0, v0x556f1c8d9cd0_0;  1 drivers
v0x556f1c8dbcb0_0 .net "SCCB_start", 0 0, v0x556f1c8dac70_0;  1 drivers
L_0x7f4483f2e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556f1c8dbda0_0 .net/2u *"_s0", 0 0, L_0x7f4483f2e0f0;  1 drivers
o0x7f4483f789c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x556f1c8dbe60_0 name=_s2
L_0x7f4483f2e138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556f1c8dbf40_0 .net/2u *"_s6", 0 0, L_0x7f4483f2e138;  1 drivers
o0x7f4483f78a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x556f1c8dc0b0_0 name=_s8
v0x556f1c8dc190_0 .net "clk", 0 0, o0x7f4483f77378;  alias, 0 drivers
v0x556f1c8dc2c0_0 .net "done", 0 0, v0x556f1c8dae30_0;  alias, 1 drivers
v0x556f1c8dc360_0 .net "rom_addr", 7 0, v0x556f1c8daed0_0;  1 drivers
v0x556f1c8dc400_0 .net "rom_dout", 15 0, v0x556f1c8db680_0;  1 drivers
v0x556f1c8dc4c0_0 .net "sioc", 0 0, L_0x556f1c8e0d40;  alias, 1 drivers
v0x556f1c8dc580_0 .net "siod", 0 0, L_0x556f1c8e0e30;  alias, 1 drivers
v0x556f1c8dc640_0 .net "start", 0 0, L_0x556f1c8e0bb0;  alias, 1 drivers
L_0x556f1c8e0d40 .functor MUXZ 1, o0x7f4483f789c8, L_0x7f4483f2e0f0, v0x556f1c8d96f0_0, C4<>;
L_0x556f1c8e0e30 .functor MUXZ 1, o0x7f4483f78a28, L_0x7f4483f2e138, v0x556f1c8d97c0_0, C4<>;
S_0x556f1c8d8aa0 .scope module, "SCCB1" "sccb" 5 56, 6 9 0, S_0x556f1c8d87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 8 "addr"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /OUTPUT 1 "rdy"
    .port_info 5 /OUTPUT 1 "SIOC_oe"
    .port_info 6 /OUTPUT 1 "SIOD_oe"
P_0x556f1c897370 .param/l "CAM_ADDR" 1 6 24, C4<01000010>;
P_0x556f1c8973b0 .param/l "CLK_FREQ" 0 6 10, +C4<00000001011111010111100001000000>;
P_0x556f1c8973f0 .param/l "FSM_DONE" 1 6 36, +C4<00000000000000000000000000001011>;
P_0x556f1c897430 .param/l "FSM_END_SIG1" 1 6 32, +C4<00000000000000000000000000000111>;
P_0x556f1c897470 .param/l "FSM_END_SIG2" 1 6 33, +C4<00000000000000000000000000001000>;
P_0x556f1c8974b0 .param/l "FSM_END_SIG3" 1 6 34, +C4<00000000000000000000000000001001>;
P_0x556f1c8974f0 .param/l "FSM_END_SIG4" 1 6 35, +C4<00000000000000000000000000001010>;
P_0x556f1c897530 .param/l "FSM_IDLE" 1 6 25, +C4<00000000000000000000000000000000>;
P_0x556f1c897570 .param/l "FSM_LOAD" 1 6 27, +C4<00000000000000000000000000000010>;
P_0x556f1c8975b0 .param/l "FSM_START" 1 6 26, +C4<00000000000000000000000000000001>;
P_0x556f1c8975f0 .param/l "FSM_TIMER" 1 6 37, +C4<00000000000000000000000000001100>;
P_0x556f1c897630 .param/l "FSM_TX_BYTE1" 1 6 28, +C4<00000000000000000000000000000011>;
P_0x556f1c897670 .param/l "FSM_TX_BYTE2" 1 6 29, +C4<00000000000000000000000000000100>;
P_0x556f1c8976b0 .param/l "FSM_TX_BYTE3" 1 6 30, +C4<00000000000000000000000000000101>;
P_0x556f1c8976f0 .param/l "FSM_TX_BYTE4" 1 6 31, +C4<00000000000000000000000000000110>;
P_0x556f1c897730 .param/l "SCCB_FREQ" 0 6 11, +C4<00000000000000011000011010100000>;
v0x556f1c8d9510_0 .var "FSM_return_state", 3 0;
v0x556f1c8d9610_0 .var "FSM_state", 3 0;
v0x556f1c8d96f0_0 .var "SIOC_oe", 0 0;
v0x556f1c8d97c0_0 .var "SIOD_oe", 0 0;
v0x556f1c8d9880_0 .net "addr", 7 0, v0x556f1c8da9b0_0;  alias, 1 drivers
v0x556f1c8d99b0_0 .var "byte_counter", 1 0;
v0x556f1c8d9a90_0 .var "byte_index", 3 0;
v0x556f1c8d9b70_0 .net "clk", 0 0, o0x7f4483f77378;  alias, 0 drivers
v0x556f1c8d9c10_0 .net "data", 7 0, v0x556f1c8daab0_0;  alias, 1 drivers
v0x556f1c8d9cd0_0 .var "rdy", 0 0;
v0x556f1c8d9d90_0 .var "save_addr", 7 0;
v0x556f1c8d9e70_0 .var "save_data", 7 0;
v0x556f1c8d9f50_0 .net "start", 0 0, v0x556f1c8dac70_0;  alias, 1 drivers
v0x556f1c8da010_0 .var "timer", 31 0;
v0x556f1c8da0f0_0 .var "tx_byte", 7 0;
S_0x556f1c8da2f0 .scope module, "config_1" "OV7670_config" 5 44, 7 7 0, S_0x556f1c8d87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "SCCB_interface_ready"
    .port_info 2 /INPUT 16 "rom_data"
    .port_info 3 /INPUT 1 "start"
    .port_info 4 /OUTPUT 8 "rom_addr"
    .port_info 5 /OUTPUT 1 "done"
    .port_info 6 /OUTPUT 8 "SCCB_interface_addr"
    .port_info 7 /OUTPUT 8 "SCCB_interface_data"
    .port_info 8 /OUTPUT 1 "SCCB_interface_start"
P_0x556f1c831620 .param/l "CLK_FREQ" 0 7 9, +C4<00000001011111010111100001000000>;
P_0x556f1c831660 .param/l "FSM_DONE" 1 7 33, +C4<00000000000000000000000000000010>;
P_0x556f1c8316a0 .param/l "FSM_IDLE" 1 7 31, +C4<00000000000000000000000000000000>;
P_0x556f1c8316e0 .param/l "FSM_SEND_CMD" 1 7 32, +C4<00000000000000000000000000000001>;
P_0x556f1c831720 .param/l "FSM_TIMER" 1 7 34, +C4<00000000000000000000000000000011>;
v0x556f1c8da7f0_0 .var "FSM_return_state", 2 0;
v0x556f1c8da8d0_0 .var "FSM_state", 2 0;
v0x556f1c8da9b0_0 .var "SCCB_interface_addr", 7 0;
v0x556f1c8daab0_0 .var "SCCB_interface_data", 7 0;
v0x556f1c8dab80_0 .net "SCCB_interface_ready", 0 0, v0x556f1c8d9cd0_0;  alias, 1 drivers
v0x556f1c8dac70_0 .var "SCCB_interface_start", 0 0;
v0x556f1c8dad40_0 .net "clk", 0 0, o0x7f4483f77378;  alias, 0 drivers
v0x556f1c8dae30_0 .var "done", 0 0;
v0x556f1c8daed0_0 .var "rom_addr", 7 0;
v0x556f1c8daf70_0 .net "rom_data", 15 0, v0x556f1c8db680_0;  alias, 1 drivers
v0x556f1c8db050_0 .net "start", 0 0, L_0x556f1c8e0bb0;  alias, 1 drivers
v0x556f1c8db0f0_0 .var "timer", 31 0;
S_0x556f1c8db2d0 .scope module, "rom1" "OV7670_config_rom" 5 38, 8 8 0, S_0x556f1c8d87a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "addr"
    .port_info 2 /OUTPUT 16 "dout"
v0x556f1c8db4d0_0 .net "addr", 7 0, v0x556f1c8daed0_0;  alias, 1 drivers
v0x556f1c8db5e0_0 .net "clk", 0 0, o0x7f4483f77378;  alias, 0 drivers
v0x556f1c8db680_0 .var "dout", 15 0;
S_0x556f1c8dc7d0 .scope module, "save_frame_inst" "save_frame" 2 125, 9 7 0, S_0x556f1c8332b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk"
    .port_info 1 /INPUT 1 "pxl_valid"
    .port_info 2 /INPUT 1 "frame_done"
    .port_info 3 /INPUT 16 "pdata"
    .port_info 4 /INPUT 19 "pxl_addr"
    .port_info 5 /INPUT 1 "en_save"
    .port_info 6 /INPUT 1 "rst"
    .port_info 7 /INPUT 1 "r_clk"
    .port_info 8 /INPUT 19 "read_addr"
    .port_info 9 /OUTPUT 16 "pxl_r_data"
    .port_info 10 /OUTPUT 1 "pxl_r_valid"
v0x556f1c8dcab0_0 .net "en_save", 0 0, L_0x556f1c8e0b10;  alias, 1 drivers
v0x556f1c8dcb70_0 .var "en_save_r", 3 0;
v0x556f1c8dcc30_0 .var "finish", 0 0;
v0x556f1c8dccd0_0 .net "frame_done", 0 0, v0x556f1c89c130_0;  alias, 1 drivers
v0x556f1c8dcd70 .array "mem", 0 307199, 15 0;
v0x556f1c8dce60_0 .net "pclk", 0 0, o0x7f4483f770a8;  alias, 0 drivers
v0x556f1c8dcf00_0 .net "pdata", 15 0, v0x556f1c8a14e0_0;  alias, 1 drivers
v0x556f1c8dcfa0_0 .net "pxl_addr", 18 0, v0x556f1c8a1fe0_0;  alias, 1 drivers
v0x556f1c8dd040_0 .net "pxl_r_data", 15 0, o0x7f4483f77b28;  alias, 0 drivers
v0x556f1c8dd0e0_0 .net "pxl_r_valid", 0 0, o0x7f4483f78c08;  alias, 0 drivers
v0x556f1c8dd180_0 .net "pxl_valid", 0 0, v0x556f1c8d4d30_0;  alias, 1 drivers
v0x556f1c8dd220_0 .net "r_clk", 0 0, o0x7f4483f77378;  alias, 0 drivers
v0x556f1c8dd2c0_0 .net "read_addr", 18 0, L_0x556f1c8e0890;  alias, 1 drivers
v0x556f1c8dd390_0 .var "read_data", 15 0;
v0x556f1c8dd450_0 .net "rst", 0 0, L_0x556f1c8e09d0;  alias, 1 drivers
v0x556f1c8dd520_0 .var "rst_r", 3 0;
v0x556f1c8dd5e0_0 .var "sof", 0 0;
    .scope S_0x556f1c8d4fb0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1c8d7000_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x556f1c8d4fb0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1c8d7320_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x556f1c8d4fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d70c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x556f1c8d4fb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d6f40_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x556f1c8d4fb0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556f1c8d7180_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x556f1c8d4fb0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d7260_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x556f1c8d4fb0;
T_6 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x556f1c8d7d00_0, 0, 256;
    %end;
    .thread T_6;
    .scope S_0x556f1c8d4fb0;
T_7 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d7260_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556f1c8d7b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d7260_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x556f1c8d7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d7260_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d7260_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556f1c8d4fb0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8d7560_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x556f1c8d4fb0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8d7aa0_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x556f1c8d4fb0;
T_10 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x556f1c8d5830_0;
    %assign/vec4 v0x556f1c8d7560_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556f1c8d4fb0;
T_11 ;
    %wait E_0x556f1c8b99b0;
    %load/vec4 v0x556f1c8d6f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x556f1c8d7560_0;
    %store/vec4 v0x556f1c8d7aa0_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x556f1c8d5830_0;
    %store/vec4 v0x556f1c8d7aa0_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x556f1c8d4fb0;
T_12 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d7b80_0;
    %nor/r;
    %load/vec4 v0x556f1c8d7de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x556f1c8d7d00_0;
    %load/vec4 v0x556f1c8d7aa0_0;
    %parti/s 6, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %part/u 32;
    %assign/vec4 v0x556f1c8d7180_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556f1c8d4fb0;
T_13 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d6f40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556f1c8d7b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x556f1c8d7de0_0;
    %nor/r;
    %assign/vec4 v0x556f1c8d6f40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d6f40_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556f1c8d4fb0;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8d7640_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x556f1c8d4fb0;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8d8020_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x556f1c8d4fb0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556f1c8d7720_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x556f1c8d4fb0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556f1c8d8100_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x556f1c8d4fb0;
T_18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8d7800_0, 0, 4;
    %end;
    .thread T_18;
    .scope S_0x556f1c8d4fb0;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8d82a0_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_0x556f1c8d4fb0;
T_20 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d7000_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x556f1c8d81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x556f1c8d7ea0_0;
    %nor/r;
    %assign/vec4 v0x556f1c8d7000_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x556f1c8d7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d7000_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x556f1c8d7000_0;
    %load/vec4 v0x556f1c8d5f10_0;
    %nor/r;
    %and;
    %assign/vec4 v0x556f1c8d7000_0, 0;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556f1c8d4fb0;
T_21 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d7320_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x556f1c8d81e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x556f1c8d7f60_0;
    %nor/r;
    %assign/vec4 v0x556f1c8d7320_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x556f1c8d7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d7320_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x556f1c8d7320_0;
    %load/vec4 v0x556f1c8d6900_0;
    %nor/r;
    %and;
    %assign/vec4 v0x556f1c8d7320_0, 0;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x556f1c8d4fb0;
T_22 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x556f1c8d5c90_0;
    %assign/vec4 v0x556f1c8d7640_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x556f1c8d4fb0;
T_23 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d6760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x556f1c8d6680_0;
    %assign/vec4 v0x556f1c8d7720_0, 0;
    %load/vec4 v0x556f1c8d6820_0;
    %assign/vec4 v0x556f1c8d7800_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x556f1c8d4fb0;
T_24 ;
    %wait E_0x556f1c847bb0;
    %load/vec4 v0x556f1c8d7000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x556f1c8d7640_0;
    %store/vec4 v0x556f1c8d8020_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x556f1c8d5c90_0;
    %store/vec4 v0x556f1c8d8020_0, 0, 8;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x556f1c8d4fb0;
T_25 ;
    %wait E_0x556f1c848ab0;
    %load/vec4 v0x556f1c8d7320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x556f1c8d7800_0;
    %store/vec4 v0x556f1c8d82a0_0, 0, 4;
    %load/vec4 v0x556f1c8d7720_0;
    %store/vec4 v0x556f1c8d8100_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x556f1c8d6820_0;
    %store/vec4 v0x556f1c8d82a0_0, 0, 4;
    %load/vec4 v0x556f1c8d6680_0;
    %store/vec4 v0x556f1c8d8100_0, 0, 32;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x556f1c8d4fb0;
T_26 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d81e0_0;
    %nor/r;
    %load/vec4 v0x556f1c8d7ea0_0;
    %and;
    %load/vec4 v0x556f1c8d7f60_0;
    %and;
    %load/vec4 v0x556f1c8d8020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x556f1c8d82a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x556f1c8d8100_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x556f1c8d8020_0;
    %parti/s 6, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x556f1c8d7d00_0, 4, 5;
T_26.2 ;
    %load/vec4 v0x556f1c8d82a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x556f1c8d8100_0;
    %parti/s 8, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0x556f1c8d8020_0;
    %parti/s 6, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x556f1c8d7d00_0, 4, 5;
T_26.4 ;
    %load/vec4 v0x556f1c8d82a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x556f1c8d8100_0;
    %parti/s 8, 16, 6;
    %ix/load 5, 0, 0;
    %load/vec4 v0x556f1c8d8020_0;
    %parti/s 6, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %addi 16, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x556f1c8d7d00_0, 4, 5;
T_26.6 ;
    %load/vec4 v0x556f1c8d82a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x556f1c8d8100_0;
    %parti/s 8, 24, 6;
    %ix/load 5, 0, 0;
    %load/vec4 v0x556f1c8d8020_0;
    %parti/s 6, 2, 3;
    %pad/u 32;
    %muli 32, 0, 32;
    %addi 24, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x556f1c8d7d00_0, 4, 5;
T_26.8 ;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x556f1c8d4fb0;
T_27 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d5910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d70c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x556f1c8d7ea0_0;
    %load/vec4 v0x556f1c8d7f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d70c0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x556f1c8d5fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d70c0_0, 0;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x556f1c8d4fb0;
T_28 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d79c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f1c8d7d00_0, 4, 5;
    %jmp T_28;
    .thread T_28;
    .scope S_0x556f1c8db2d0;
T_29 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8db4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_29.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_29.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_29.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_29.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_29.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_29.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_29.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_29.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_29.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_29.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_29.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_29.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_29.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_29.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_29.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_29.39, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_29.40, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_29.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_29.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_29.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_29.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 8;
    %cmp/u;
    %jmp/1 T_29.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 8;
    %cmp/u;
    %jmp/1 T_29.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 8;
    %cmp/u;
    %jmp/1 T_29.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_29.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_29.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 8;
    %cmp/u;
    %jmp/1 T_29.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8;
    %cmp/u;
    %jmp/1 T_29.54, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 8;
    %cmp/u;
    %jmp/1 T_29.55, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 8;
    %cmp/u;
    %jmp/1 T_29.56, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_29.57, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 8;
    %cmp/u;
    %jmp/1 T_29.58, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 8;
    %cmp/u;
    %jmp/1 T_29.59, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_29.60, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 8;
    %cmp/u;
    %jmp/1 T_29.61, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 8;
    %cmp/u;
    %jmp/1 T_29.62, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 8;
    %cmp/u;
    %jmp/1 T_29.63, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 8;
    %cmp/u;
    %jmp/1 T_29.64, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_29.65, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_29.66, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_29.67, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_29.68, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_29.69, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8;
    %cmp/u;
    %jmp/1 T_29.70, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_29.71, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_29.72, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_29.73, 6;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.0 ;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.1 ;
    %pushi/vec4 65520, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.2 ;
    %pushi/vec4 4612, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.3 ;
    %pushi/vec4 4480, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.4 ;
    %pushi/vec4 3072, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.5 ;
    %pushi/vec4 15872, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.6 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.7 ;
    %pushi/vec4 16592, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.8 ;
    %pushi/vec4 14852, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.9 ;
    %pushi/vec4 5144, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.10 ;
    %pushi/vec4 20403, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.11 ;
    %pushi/vec4 20659, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.12 ;
    %pushi/vec4 20736, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.13 ;
    %pushi/vec4 21053, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.14 ;
    %pushi/vec4 21415, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.15 ;
    %pushi/vec4 21732, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.16 ;
    %pushi/vec4 22686, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.17 ;
    %pushi/vec4 15808, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.18 ;
    %pushi/vec4 5908, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.19 ;
    %pushi/vec4 6146, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.20 ;
    %pushi/vec4 12928, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.21 ;
    %pushi/vec4 6403, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.22 ;
    %pushi/vec4 6779, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.23 ;
    %pushi/vec4 778, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.24 ;
    %pushi/vec4 3905, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.25 ;
    %pushi/vec4 7680, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.26 ;
    %pushi/vec4 13067, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.27 ;
    %pushi/vec4 15480, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.28 ;
    %pushi/vec4 26880, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.29 ;
    %pushi/vec4 29696, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.30 ;
    %pushi/vec4 45188, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.31 ;
    %pushi/vec4 45324, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.32 ;
    %pushi/vec4 45582, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.33 ;
    %pushi/vec4 45952, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.34 ;
    %pushi/vec4 28730, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.35 ;
    %pushi/vec4 28981, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.36 ;
    %pushi/vec4 29201, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.37 ;
    %pushi/vec4 29680, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.38 ;
    %pushi/vec4 41474, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.39 ;
    %pushi/vec4 31264, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.40 ;
    %pushi/vec4 31504, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.41 ;
    %pushi/vec4 31774, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.42 ;
    %pushi/vec4 32053, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.43 ;
    %pushi/vec4 32346, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.44 ;
    %pushi/vec4 32617, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.45 ;
    %pushi/vec4 32886, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.46 ;
    %pushi/vec4 33152, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.47 ;
    %pushi/vec4 33416, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.48 ;
    %pushi/vec4 33679, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.49 ;
    %pushi/vec4 33942, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.50 ;
    %pushi/vec4 34211, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.51 ;
    %pushi/vec4 34479, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.52 ;
    %pushi/vec4 34756, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.53 ;
    %pushi/vec4 35031, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.54 ;
    %pushi/vec4 35304, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.55 ;
    %pushi/vec4 5088, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.56 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.57 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.58 ;
    %pushi/vec4 3392, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.59 ;
    %pushi/vec4 5144, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.60 ;
    %pushi/vec4 42245, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.61 ;
    %pushi/vec4 43783, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.62 ;
    %pushi/vec4 9365, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.63 ;
    %pushi/vec4 9523, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.64 ;
    %pushi/vec4 9955, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.65 ;
    %pushi/vec4 40824, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.66 ;
    %pushi/vec4 41064, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.67 ;
    %pushi/vec4 41219, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.68 ;
    %pushi/vec4 42712, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.69 ;
    %pushi/vec4 42968, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.70 ;
    %pushi/vec4 43248, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.71 ;
    %pushi/vec4 43408, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.72 ;
    %pushi/vec4 43668, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.73 ;
    %pushi/vec4 5093, 0, 16;
    %assign/vec4 v0x556f1c8db680_0, 0;
    %jmp T_29.75;
T_29.75 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x556f1c8da2f0;
T_30 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8daed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8dae30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8da9b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8daab0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8dac70_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x556f1c8da2f0;
T_31 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x556f1c8da8d0_0, 0, 3;
    %end;
    .thread T_31;
    .scope S_0x556f1c8da2f0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556f1c8db0f0_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0x556f1c8da2f0;
T_33 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8da8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x556f1c8db050_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_33.6, 8;
T_33.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_33.6, 8;
 ; End of false expr.
    %blend;
T_33.6;
    %pad/s 3;
    %assign/vec4 v0x556f1c8da8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556f1c8daed0_0, 0;
    %load/vec4 v0x556f1c8db050_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.7, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.8, 8;
T_33.7 ; End of true expr.
    %load/vec4 v0x556f1c8dae30_0;
    %jmp/0 T_33.8, 8;
 ; End of false expr.
    %blend;
T_33.8;
    %assign/vec4 v0x556f1c8dae30_0, 0;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x556f1c8daf70_0;
    %dup/vec4;
    %pushi/vec4 65535, 0, 16;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_33.10, 6;
    %load/vec4 v0x556f1c8dab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556f1c8da8d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556f1c8da7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556f1c8db0f0_0, 0;
    %load/vec4 v0x556f1c8daed0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556f1c8daed0_0, 0;
    %load/vec4 v0x556f1c8daf70_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x556f1c8da9b0_0, 0;
    %load/vec4 v0x556f1c8daf70_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x556f1c8daab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8dac70_0, 0;
T_33.13 ;
    %jmp T_33.12;
T_33.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x556f1c8da8d0_0, 0;
    %jmp T_33.12;
T_33.10 ;
    %pushi/vec4 250000, 0, 32;
    %assign/vec4 v0x556f1c8db0f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x556f1c8da8d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x556f1c8da7f0_0, 0;
    %load/vec4 v0x556f1c8daed0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556f1c8daed0_0, 0;
    %jmp T_33.12;
T_33.12 ;
    %pop/vec4 1;
    %jmp T_33.4;
T_33.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x556f1c8da8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8dae30_0, 0;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0x556f1c8db0f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.15, 8;
    %load/vec4 v0x556f1c8da7f0_0;
    %pad/u 32;
    %jmp/1 T_33.16, 8;
T_33.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_33.16, 8;
 ; End of false expr.
    %blend;
T_33.16;
    %pad/u 3;
    %assign/vec4 v0x556f1c8da8d0_0, 0;
    %load/vec4 v0x556f1c8db0f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_33.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_33.18, 8;
T_33.17 ; End of true expr.
    %load/vec4 v0x556f1c8db0f0_0;
    %subi 1, 0, 32;
    %jmp/0 T_33.18, 8;
 ; End of false expr.
    %blend;
T_33.18;
    %assign/vec4 v0x556f1c8db0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8dac70_0, 0;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x556f1c8d8aa0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d96f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d97c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f1c8d9cd0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x556f1c8d8aa0;
T_35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8d9610_0, 0, 4;
    %end;
    .thread T_35;
    .scope S_0x556f1c8d8aa0;
T_36 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8d9510_0, 0, 4;
    %end;
    .thread T_36;
    .scope S_0x556f1c8d8aa0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556f1c8da010_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x556f1c8d8aa0;
T_38 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556f1c8d99b0_0, 0, 2;
    %end;
    .thread T_38;
    .scope S_0x556f1c8d8aa0;
T_39 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556f1c8da0f0_0, 0, 8;
    %end;
    .thread T_39;
    .scope S_0x556f1c8d8aa0;
T_40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8d9a90_0, 0, 4;
    %end;
    .thread T_40;
    .scope S_0x556f1c8d8aa0;
T_41 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8d9610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %jmp T_41.14;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d97c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d96f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f1c8d9a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556f1c8d99b0_0, 0;
    %load/vec4 v0x556f1c8d9f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.15, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %load/vec4 v0x556f1c8d9880_0;
    %assign/vec4 v0x556f1c8d9d90_0, 0;
    %load/vec4 v0x556f1c8d9c10_0;
    %assign/vec4 v0x556f1c8d9e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d9cd0_0, 0;
    %jmp T_41.16;
T_41.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d9cd0_0, 0;
T_41.16 ;
    %jmp T_41.14;
T_41.1 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d96f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d97c0_0, 0;
    %jmp T_41.14;
T_41.2 ;
    %load/vec4 v0x556f1c8da010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.17, 4;
    %load/vec4 v0x556f1c8d9510_0;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %jmp T_41.18;
T_41.17 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %load/vec4 v0x556f1c8da010_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
T_41.18 ;
    %jmp T_41.14;
T_41.3 ;
    %load/vec4 v0x556f1c8d99b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %pad/s 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %load/vec4 v0x556f1c8d99b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x556f1c8d99b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f1c8d9a90_0, 0;
    %load/vec4 v0x556f1c8d99b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.23, 6;
    %load/vec4 v0x556f1c8d9e70_0;
    %assign/vec4 v0x556f1c8da0f0_0, 0;
    %jmp T_41.25;
T_41.21 ;
    %pushi/vec4 66, 0, 8;
    %assign/vec4 v0x556f1c8da0f0_0, 0;
    %jmp T_41.25;
T_41.22 ;
    %load/vec4 v0x556f1c8d9d90_0;
    %assign/vec4 v0x556f1c8da0f0_0, 0;
    %jmp T_41.25;
T_41.23 ;
    %load/vec4 v0x556f1c8d9e70_0;
    %assign/vec4 v0x556f1c8da0f0_0, 0;
    %jmp T_41.25;
T_41.25 ;
    %pop/vec4 1;
    %jmp T_41.14;
T_41.4 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d96f0_0, 0;
    %jmp T_41.14;
T_41.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %load/vec4 v0x556f1c8d9a90_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.26, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.27, 8;
T_41.26 ; End of true expr.
    %load/vec4 v0x556f1c8da0f0_0;
    %parti/s 1, 7, 4;
    %inv;
    %jmp/0 T_41.27, 8;
 ; End of false expr.
    %blend;
T_41.27;
    %assign/vec4 v0x556f1c8d97c0_0, 0;
    %jmp T_41.14;
T_41.6 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 125, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d96f0_0, 0;
    %jmp T_41.14;
T_41.7 ;
    %load/vec4 v0x556f1c8d9a90_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.28, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_41.29, 8;
T_41.28 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_41.29, 8;
 ; End of false expr.
    %blend;
T_41.29;
    %pad/s 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %load/vec4 v0x556f1c8da0f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x556f1c8da0f0_0, 0;
    %load/vec4 v0x556f1c8d9a90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x556f1c8d9a90_0, 0;
    %jmp T_41.14;
T_41.8 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d96f0_0, 0;
    %jmp T_41.14;
T_41.9 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556f1c8d97c0_0, 0;
    %jmp T_41.14;
T_41.10 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d96f0_0, 0;
    %jmp T_41.14;
T_41.11 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 62, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d97c0_0, 0;
    %jmp T_41.14;
T_41.12 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x556f1c8d9610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556f1c8d9510_0, 0;
    %pushi/vec4 500, 0, 32;
    %assign/vec4 v0x556f1c8da010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556f1c8d99b0_0, 0;
    %jmp T_41.14;
T_41.14 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x556f1c832e80;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556f1c8a14e0_0, 0, 16;
    %end;
    .thread T_42;
    .scope S_0x556f1c832e80;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d4d30_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x556f1c832e80;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c89c130_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x556f1c832e80;
T_45 ;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x556f1c8a1fe0_0, 0, 19;
    %end;
    .thread T_45;
    .scope S_0x556f1c832e80;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556f1c89c500_0, 0, 2;
    %end;
    .thread T_46;
    .scope S_0x556f1c832e80;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8d4c70_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x556f1c832e80;
T_48 ;
    %wait E_0x556f1c848660;
    %load/vec4 v0x556f1c89c500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0x556f1c8d4df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_48.3, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_48.4, 8;
T_48.3 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_48.4, 8;
 ; End of false expr.
    %blend;
T_48.4;
    %pad/s 2;
    %assign/vec4 v0x556f1c89c500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c89c130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8d4c70_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x556f1c8a1fe0_0, 0;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0x556f1c8d4df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.5, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_48.6, 8;
T_48.5 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_48.6, 8;
 ; End of false expr.
    %blend;
T_48.6;
    %pad/s 2;
    %assign/vec4 v0x556f1c89c500_0, 0;
    %load/vec4 v0x556f1c8d4df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_48.8, 8;
T_48.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_48.8, 8;
 ; End of false expr.
    %blend;
T_48.8;
    %pad/s 1;
    %assign/vec4 v0x556f1c89c130_0, 0;
    %load/vec4 v0x556f1c89ca60_0;
    %load/vec4 v0x556f1c8d4c70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_48.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_48.10, 8;
T_48.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_48.10, 8;
 ; End of false expr.
    %blend;
T_48.10;
    %pad/s 1;
    %assign/vec4 v0x556f1c8d4d30_0, 0;
    %load/vec4 v0x556f1c89ca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.11, 8;
    %load/vec4 v0x556f1c8d4c70_0;
    %inv;
    %assign/vec4 v0x556f1c8d4c70_0, 0;
    %load/vec4 v0x556f1c8d4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.13, 8;
    %load/vec4 v0x556f1c8a07e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f1c8a14e0_0, 4, 5;
    %jmp T_48.14;
T_48.13 ;
    %load/vec4 v0x556f1c8a07e0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556f1c8a14e0_0, 4, 5;
    %load/vec4 v0x556f1c8a1fe0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x556f1c8a1fe0_0, 0;
T_48.14 ;
T_48.11 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x556f1c8dc7d0;
T_49 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8dd520_0, 0, 4;
    %end;
    .thread T_49;
    .scope S_0x556f1c8dc7d0;
T_50 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556f1c8dcb70_0, 0, 4;
    %end;
    .thread T_50;
    .scope S_0x556f1c8dc7d0;
T_51 ;
    %wait E_0x556f1c848660;
    %load/vec4 v0x556f1c8dd520_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x556f1c8dd450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556f1c8dd520_0, 0;
    %load/vec4 v0x556f1c8dcb70_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x556f1c8dcab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556f1c8dcb70_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x556f1c8dc7d0;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556f1c8dd390_0, 0, 16;
    %end;
    .thread T_52;
    .scope S_0x556f1c8dc7d0;
T_53 ;
    %wait E_0x556f1c84a050;
    %load/vec4 v0x556f1c8dd2c0_0;
    %pad/u 20;
    %ix/vec4 4;
    %load/vec4a v0x556f1c8dcd70, 4;
    %assign/vec4 v0x556f1c8dd390_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x556f1c8dc7d0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8dd5e0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x556f1c8dc7d0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f1c8dcc30_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x556f1c8dc7d0;
T_56 ;
    %wait E_0x556f1c848660;
    %load/vec4 v0x556f1c8dd520_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8dd5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556f1c8dcc30_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x556f1c8dcb70_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x556f1c8dccd0_0;
    %and;
    %assign/vec4 v0x556f1c8dd5e0_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x556f1c8dc7d0;
T_57 ;
    %wait E_0x556f1c848660;
    %load/vec4 v0x556f1c8dd5e0_0;
    %load/vec4 v0x556f1c8dd180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x556f1c8dcf00_0;
    %load/vec4 v0x556f1c8dcfa0_0;
    %pad/u 20;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f1c8dcd70, 0, 4;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "top_level.v";
    "/home/seba/Workspace/verilog_codes/ov7670/OV7670_RGB565.v";
    "/home/seba/Workspace/verilog_codes/ov7670/test/axi_read.v";
    "/home/seba/Workspace/verilog_codes/ov7670/sccb_config/camera_config.v";
    "/home/seba/Workspace/verilog_codes/ov7670/sccb_config/sccb.v";
    "/home/seba/Workspace/verilog_codes/ov7670/sccb_config/OV7670_config.v";
    "/home/seba/Workspace/verilog_codes/ov7670/sccb_config/OV7670_config_rom.v";
    "/home/seba/Workspace/verilog_codes/ov7670/test/save_frame.v";
