Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:27:04 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0054        --    0.0506    0.0452    0.0490    0.0017        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0054        --    0.0506    0.0452        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
                                                                        0.0506 r    0.0506 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
                                                                        0.0505 r    0.0505 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0505 r    0.0505 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_12_/CP
                                                                        0.0505 r    0.0505 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0505 r    0.0505 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0452 r    0.0452 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0452 r    0.0452 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0452 r    0.0452 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0452 r    0.0452 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
                                                                        0.0453 r    0.0453 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP
Latency             : 0.0506
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0003    0.0157 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0056    0.0099    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0040    0.0089    0.0347 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0040    0.0001    0.0348 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0099    0.0060    0.0053    0.0401 f
  ctstcts_inv_792970/I (CKND2BWP16P90CPDULVT)                        0.0060    0.0001    0.0403 f
  ctstcts_inv_792970/ZN (CKND2BWP16P90CPDULVT)      8      0.0094    0.0138    0.0100    0.0502 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_67_/CP (DFCNQD1BWP16P90CPD)     0.0138    0.0003    0.0506 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0506


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP
Latency             : 0.0505
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0003    0.0157 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0056    0.0099    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0040    0.0089    0.0347 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0040    0.0001    0.0348 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0099    0.0060    0.0053    0.0401 f
  ctstcts_inv_792970/I (CKND2BWP16P90CPDULVT)                        0.0060    0.0001    0.0403 f
  ctstcts_inv_792970/ZN (CKND2BWP16P90CPDULVT)      8      0.0094    0.0138    0.0100    0.0502 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0138    0.0003    0.0505 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0505


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0505
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0003    0.0157 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0056    0.0099    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0040    0.0089    0.0347 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0040    0.0001    0.0348 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0099    0.0060    0.0053    0.0401 f
  ctstcts_inv_792970/I (CKND2BWP16P90CPDULVT)                        0.0060    0.0001    0.0403 f
  ctstcts_inv_792970/ZN (CKND2BWP16P90CPDULVT)      8      0.0094    0.0138    0.0100    0.0502 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0138    0.0003    0.0505 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0505


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_12_/CP
Latency             : 0.0505
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0003    0.0157 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0056    0.0099    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0040    0.0089    0.0347 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0040    0.0001    0.0348 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0099    0.0060    0.0053    0.0401 f
  ctstcts_inv_792970/I (CKND2BWP16P90CPDULVT)                        0.0060    0.0001    0.0403 f
  ctstcts_inv_792970/ZN (CKND2BWP16P90CPDULVT)      8      0.0094    0.0138    0.0100    0.0502 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_12_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0138    0.0003    0.0505 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0505


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0505
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0059    0.0003    0.0157 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0071    0.0056    0.0099    0.0255 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0056    0.0002    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0040    0.0089    0.0347 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0040    0.0001    0.0348 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0099    0.0060    0.0053    0.0401 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0060    0.0002    0.0404 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0307    0.0128    0.0082    0.0485 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0134    0.0019    0.0505 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0505


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0452
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0156 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0068    0.0133    0.0289 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0002    0.0290 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0164    0.0179    0.0156    0.0446 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0179    0.0006    0.0452 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0452


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0452
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0156 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0068    0.0133    0.0289 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0002    0.0290 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0164    0.0179    0.0156    0.0446 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0179    0.0006    0.0452 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0452


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0452
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0156 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0068    0.0133    0.0289 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0002    0.0290 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0164    0.0179    0.0156    0.0446 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0179    0.0006    0.0452 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0452


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0452
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0156 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0068    0.0133    0.0289 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0002    0.0290 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0164    0.0179    0.0156    0.0446 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0179    0.0006    0.0452 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0452


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_2_/CP
Latency             : 0.0453
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0562    0.0000
  tck (in)                                          2      0.0078    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0301    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0073    0.0059    0.0151    0.0154 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0059    0.0002    0.0156 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0068    0.0133    0.0289 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0068    0.0002    0.0290 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0164    0.0179    0.0156    0.0446 r
  i_img2_jtag_attn_cont_shift_reg_reg_2_/CP (DFCNQD1BWP16P90CPD)     0.0180    0.0006    0.0453 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0453


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0113        --    0.0835    0.0722    0.0813    0.0036        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0113        --    0.0835    0.0722        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0835 r    0.0835 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0835 r    0.0835 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0835 r    0.0835 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0834 r    0.0834 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0834 r    0.0834 r        --          --
                                   S   i_img2_jtag_tap_tdo_enable_reg/CPN
                                                                        0.0722 f    0.0722 f        --          --
                                   S   i_img2_jtag_tap_tdo_reg/CPN      0.0723 f    0.0723 f        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0725 r    0.0725 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0725 r    0.0725 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0725 r    0.0725 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0835
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0015    0.0015 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0071    0.0096    0.0217    0.0232 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0101    0.0014    0.0246 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0158    0.0404 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0101    0.0013    0.0417 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0067    0.0150    0.0567 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0067    0.0005    0.0573 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0100    0.0099    0.0085    0.0658 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0099    0.0011    0.0669 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0186    0.0096    0.0766 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0241    0.0070    0.0835 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0835


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0835
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0015    0.0015 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0071    0.0096    0.0217    0.0232 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0101    0.0014    0.0246 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0158    0.0404 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0101    0.0013    0.0417 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0067    0.0150    0.0567 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0067    0.0005    0.0573 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0100    0.0099    0.0085    0.0658 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0099    0.0011    0.0669 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0186    0.0096    0.0766 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0241    0.0070    0.0835 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0835


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0835
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0015    0.0015 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0071    0.0096    0.0217    0.0232 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0101    0.0014    0.0246 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0158    0.0404 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0101    0.0013    0.0417 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0067    0.0150    0.0567 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0067    0.0005    0.0573 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0100    0.0099    0.0085    0.0658 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0099    0.0011    0.0669 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0186    0.0096    0.0766 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0241    0.0069    0.0835 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0835


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0834
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0015    0.0015 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0071    0.0096    0.0217    0.0232 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0101    0.0014    0.0246 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0158    0.0404 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0101    0.0013    0.0417 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0067    0.0150    0.0567 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0067    0.0005    0.0573 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0100    0.0099    0.0085    0.0658 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0099    0.0011    0.0669 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0186    0.0096    0.0766 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0240    0.0068    0.0834 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0834


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0834
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0015    0.0015 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0071    0.0096    0.0217    0.0232 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0101    0.0014    0.0246 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0069    0.0096    0.0158    0.0404 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0101    0.0013    0.0417 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0067    0.0150    0.0567 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0067    0.0005    0.0573 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0100    0.0099    0.0085    0.0658 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0099    0.0011    0.0669 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0291    0.0186    0.0096    0.0766 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0241    0.0068    0.0834 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0834


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_enable_reg/CPN
Latency             : 0.0722
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0010    0.0011 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0172    0.0183 f
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0183 f
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0121    0.0305 f
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0306 f
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0052    0.0122    0.0428 f
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0431 f
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0126    0.0095    0.0526 r
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0015    0.0541 r
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0262    0.0251    0.0153    0.0695 f
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)       0.0270    0.0028    0.0722 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0722


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_tap_tdo_reg/CPN
Latency             : 0.0723
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0076    0.0300    0.0000    0.0000 f
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0010    0.0011 f
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0172    0.0183 f
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0183 f
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0049    0.0121    0.0305 f
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0049    0.0001    0.0306 f
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0052    0.0122    0.0428 f
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0431 f
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0126    0.0095    0.0526 r
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0126    0.0015    0.0541 r
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0262    0.0251    0.0153    0.0695 f
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)              0.0270    0.0028    0.0723 f
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0723


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0725
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0011    0.0011 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0328 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0329 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0457 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0459 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0106    0.0086    0.0545 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0016    0.0561 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0261    0.0241    0.0137    0.0698 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0260    0.0028    0.0725 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0725


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0725
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0011    0.0011 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0328 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0329 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0457 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0459 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0106    0.0086    0.0545 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0016    0.0561 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0261    0.0241    0.0137    0.0698 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0260    0.0028    0.0725 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0725


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0725
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0878    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  ctstcto_buf_1189/I (DCCKBD4BWP16P90CPDULVT)                        0.0299    0.0011    0.0011 r
  ctstcto_buf_1189/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1187/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1187/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0328 r
  ctstcto_buf_1141/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0001    0.0329 r
  ctstcto_buf_1141/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0457 r
  ctstcts_inv_8511029/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0459 r
  ctstcts_inv_8511029/ZN (CKND2BWP16P90CPDULVT)     1      0.0055    0.0106    0.0086    0.0545 f
  ctstcts_inv_8471025/I (DCCKND4BWP16P90CPDULVT)                     0.0107    0.0016    0.0561 f
  ctstcts_inv_8471025/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0261    0.0241    0.0137    0.0698 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0260    0.0028    0.0725 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0725


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0076        --    0.0660    0.0583    0.0644    0.0025        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0076        --    0.0660    0.0583        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
                                                                        0.0660 r    0.0660 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
                                                                        0.0660 r    0.0660 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
                                                                        0.0659 r    0.0659 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
                                                                        0.0659 r    0.0659 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
                                                                        0.0659 r    0.0659 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0584 r    0.0583 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0585 r    0.0584 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
                                                                        0.0585 r    0.0584 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0585 r    0.0585 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_2_/CP
                                                                        0.0586 r    0.0585 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP
Latency             : 0.0660
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0008    0.0200 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0076    0.0126    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0078    0.0007    0.0333 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0054    0.0118    0.0451 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0054    0.0003    0.0454 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0081    0.0070    0.0524 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0006    0.0530 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0298    0.0159    0.0088    0.0618 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_27_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0183    0.0042    0.0660 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0660


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP
Latency             : 0.0660
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0008    0.0200 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0076    0.0126    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0078    0.0007    0.0333 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0054    0.0118    0.0451 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0054    0.0003    0.0454 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0081    0.0070    0.0524 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0006    0.0530 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0298    0.0159    0.0088    0.0618 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_28_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0183    0.0042    0.0660 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0660


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP
Latency             : 0.0659
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0008    0.0200 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0076    0.0126    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0078    0.0007    0.0333 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0054    0.0118    0.0451 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0054    0.0003    0.0454 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0081    0.0070    0.0524 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0006    0.0530 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0298    0.0159    0.0088    0.0618 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_29_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0181    0.0041    0.0659 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0659


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP
Latency             : 0.0659
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0008    0.0200 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0076    0.0126    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0078    0.0007    0.0333 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0054    0.0118    0.0451 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0054    0.0003    0.0454 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0081    0.0070    0.0524 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0006    0.0530 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0298    0.0159    0.0088    0.0618 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_30_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0182    0.0041    0.0659 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0659


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP
Latency             : 0.0659
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0080    0.0008    0.0200 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0070    0.0076    0.0126    0.0326 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD4BWP16P90CPDULVT)
                                                                     0.0078    0.0007    0.0333 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD4BWP16P90CPDULVT)
                                                    1      0.0031    0.0054    0.0118    0.0451 r
  ctstcts_inv_796974/I (DCCKND4BWP16P90CPDULVT)                      0.0054    0.0003    0.0454 r
  ctstcts_inv_796974/ZN (DCCKND4BWP16P90CPDULVT)    3      0.0101    0.0081    0.0070    0.0524 f
  ctstcts_inv_790968/I (DCCKND6BWP16P90CPDULVT)                      0.0081    0.0006    0.0530 f
  ctstcts_inv_790968/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0298    0.0159    0.0088    0.0618 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_31_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0182    0.0041    0.0659 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0659


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0583
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0080    0.0007    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0092    0.0179    0.0378 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0092    0.0004    0.0382 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0217    0.0189    0.0571 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0220    0.0013    0.0583 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0583


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0584
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0080    0.0007    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0092    0.0179    0.0378 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0092    0.0004    0.0382 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0217    0.0189    0.0571 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0220    0.0014    0.0584 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0584


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_0_/CP
Latency             : 0.0584
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0080    0.0007    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0092    0.0179    0.0378 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0092    0.0004    0.0382 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0217    0.0189    0.0571 r
  i_img2_jtag_attn_attn_shift_reg_reg_0_/CP (DFCNQND1BWP16P90CPD)    0.0220    0.0014    0.0584 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0584


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0585
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0080    0.0007    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0092    0.0179    0.0378 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0092    0.0004    0.0382 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0217    0.0189    0.0571 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPD)     0.0220    0.0014    0.0585 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0585


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_2_/CP
Latency             : 0.0585
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0691    0.0000
  tck (in)                                          2      0.0077    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD10BWP16P90CPDULVT)               0.0300    0.0008    0.0008 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD10BWP16P90CPDULVT)
                                                    2      0.0072    0.0079    0.0184    0.0192 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0080    0.0007    0.0199 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0036    0.0092    0.0179    0.0378 r
  ctstcto_buf_1188/I (CKBD2BWP16P90CPDULVT)                          0.0092    0.0004    0.0382 r
  ctstcto_buf_1188/Z (CKBD2BWP16P90CPDULVT)        14      0.0158    0.0217    0.0189    0.0571 r
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)          0.0220    0.0015    0.0585 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0585


1
