

================================================================
== Synthesis Summary Report of 'hello_world'
================================================================
+ General Information: 
    * Date:           Sat May 24 13:34:09 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        hello_world
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z007s-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |                 Modules                | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |          |     |
    |                 & Loops                | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ hello_world                           |     -|  2.39|       17|  170.000|         -|       18|     -|        no|     -|   -|  23 (~0%)|  177 (1%)|    -|
    | + hello_world_Pipeline_VITIS_LOOP_7_1  |     -|  2.39|       15|  150.000|         -|       15|     -|        no|     -|   -|  18 (~0%)|  66 (~0%)|    -|
    |  o VITIS_LOOP_7_1                      |     -|  7.30|       13|  130.000|         2|        1|    13|       yes|     -|   -|         -|         -|    -|
    +----------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| mensagem_address0 | out       | 7        |
| mensagem_d0       | out       | 8        |
+-------------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| valor | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| valor    | in        | int      |
| mensagem | out       | char*    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| valor    | valor             | port    |          |
| mensagem | mensagem_address0 | port    | offset   |
| mensagem | mensagem_ce0      | port    |          |
| mensagem | mensagem_we0      | port    |          |
| mensagem | mensagem_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-------+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op    | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-------+--------+---------+
| + hello_world                          | 0   |        |          |       |        |         |
|   icmp_ln4_fu_74_p2                    |     |        | icmp_ln4 | seteq | auto   | 0       |
|  + hello_world_Pipeline_VITIS_LOOP_7_1 | 0   |        |          |       |        |         |
|    icmp_ln7_fu_72_p2                   |     |        | icmp_ln7 | seteq | auto   | 0       |
|    add_ln9_fu_78_p2                    |     |        | add_ln9  | add   | fabric | 0       |
+----------------------------------------+-----+--------+----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name                                   | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                                        |        |      |      |      |        |          |      |         | Banks            |
+----------------------------------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + hello_world                          |        |      | 0    | 0    |        |          |      |         |                  |
|  + hello_world_Pipeline_VITIS_LOOP_7_1 |        |      | 0    | 0    |        |          |      |         |                  |
|    texto_U                             | rom_1p |      |      |      |        | texto    | auto | 1       | 7, 14, 1         |
+----------------------------------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

