
Labo2_SMI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002c8  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000474  0800047c  0001047c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000474  08000474  00010474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000478  08000478  00010478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  0001047c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0001047c  2**0
                  CONTENTS
  7 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000001c  2000001c  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001047c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000008bc  00000000  00000000  000104ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000026b  00000000  00000000  00010d68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000000d8  00000000  00000000  00010fd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000a0  00000000  00000000  000110b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00000656  00000000  00000000  00011150  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000048d  00000000  00000000  000117a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00011c33  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000001e4  00000000  00000000  00011cb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00011e94  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800045c 	.word	0x0800045c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	0800045c 	.word	0x0800045c

080001ec <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
  int i = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
  /* TODO - Add your application code here */

  /* Infinite loop */
  while (1)
  {
	i++;
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	3301      	adds	r3, #1
 80001fa:	607b      	str	r3, [r7, #4]
 80001fc:	e7fb      	b.n	80001f6 <main+0xa>
	...

08000200 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000200:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000238 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000204:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000206:	e003      	b.n	8000210 <LoopCopyDataInit>

08000208 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000208:	4b0c      	ldr	r3, [pc, #48]	; (800023c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800020a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800020c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800020e:	3104      	adds	r1, #4

08000210 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000210:	480b      	ldr	r0, [pc, #44]	; (8000240 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000212:	4b0c      	ldr	r3, [pc, #48]	; (8000244 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000214:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000216:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000218:	d3f6      	bcc.n	8000208 <CopyDataInit>
  ldr  r2, =_sbss
 800021a:	4a0b      	ldr	r2, [pc, #44]	; (8000248 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800021c:	e002      	b.n	8000224 <LoopFillZerobss>

0800021e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800021e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000220:	f842 3b04 	str.w	r3, [r2], #4

08000224 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000224:	4b09      	ldr	r3, [pc, #36]	; (800024c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000226:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000228:	d3f9      	bcc.n	800021e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800022a:	f000 f841 	bl	80002b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800022e:	f000 f8f1 	bl	8000414 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000232:	f7ff ffdb 	bl	80001ec <main>
  bx  lr    
 8000236:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000238:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800023c:	0800047c 	.word	0x0800047c
  ldr  r0, =_sdata
 8000240:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000244:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000248:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 800024c:	2000001c 	.word	0x2000001c

08000250 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000250:	e7fe      	b.n	8000250 <ADC_IRQHandler>

08000252 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000252:	b480      	push	{r7}
 8000254:	af00      	add	r7, sp, #0
}
 8000256:	bf00      	nop
 8000258:	46bd      	mov	sp, r7
 800025a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025e:	4770      	bx	lr

08000260 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000264:	e7fe      	b.n	8000264 <HardFault_Handler+0x4>

08000266 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000266:	b480      	push	{r7}
 8000268:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800026a:	e7fe      	b.n	800026a <MemManage_Handler+0x4>

0800026c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000270:	e7fe      	b.n	8000270 <BusFault_Handler+0x4>

08000272 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000272:	b480      	push	{r7}
 8000274:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000276:	e7fe      	b.n	8000276 <UsageFault_Handler+0x4>

08000278 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr

08000286 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000286:	b480      	push	{r7}
 8000288:	af00      	add	r7, sp, #0
}
 800028a:	bf00      	nop
 800028c:	46bd      	mov	sp, r7
 800028e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000292:	4770      	bx	lr

08000294 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
}
 8000298:	bf00      	nop
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr

080002a2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80002a2:	b480      	push	{r7}
 80002a4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80002a6:	bf00      	nop
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr

080002b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002b4:	4a16      	ldr	r2, [pc, #88]	; (8000310 <SystemInit+0x60>)
 80002b6:	4b16      	ldr	r3, [pc, #88]	; (8000310 <SystemInit+0x60>)
 80002b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80002c4:	4a13      	ldr	r2, [pc, #76]	; (8000314 <SystemInit+0x64>)
 80002c6:	4b13      	ldr	r3, [pc, #76]	; (8000314 <SystemInit+0x64>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	f043 0301 	orr.w	r3, r3, #1
 80002ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80002d0:	4b10      	ldr	r3, [pc, #64]	; (8000314 <SystemInit+0x64>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80002d6:	4a0f      	ldr	r2, [pc, #60]	; (8000314 <SystemInit+0x64>)
 80002d8:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <SystemInit+0x64>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80002e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80002e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80002e6:	4b0b      	ldr	r3, [pc, #44]	; (8000314 <SystemInit+0x64>)
 80002e8:	4a0b      	ldr	r2, [pc, #44]	; (8000318 <SystemInit+0x68>)
 80002ea:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80002ec:	4a09      	ldr	r2, [pc, #36]	; (8000314 <SystemInit+0x64>)
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <SystemInit+0x64>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80002f8:	4b06      	ldr	r3, [pc, #24]	; (8000314 <SystemInit+0x64>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80002fe:	f000 f80d 	bl	800031c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000302:	4b03      	ldr	r3, [pc, #12]	; (8000310 <SystemInit+0x60>)
 8000304:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000308:	609a      	str	r2, [r3, #8]
#endif
}
 800030a:	bf00      	nop
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	e000ed00 	.word	0xe000ed00
 8000314:	40023800 	.word	0x40023800
 8000318:	24003010 	.word	0x24003010

0800031c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800031c:	b480      	push	{r7}
 800031e:	b083      	sub	sp, #12
 8000320:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000322:	2300      	movs	r3, #0
 8000324:	607b      	str	r3, [r7, #4]
 8000326:	2300      	movs	r3, #0
 8000328:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800032a:	4a36      	ldr	r2, [pc, #216]	; (8000404 <SetSysClock+0xe8>)
 800032c:	4b35      	ldr	r3, [pc, #212]	; (8000404 <SetSysClock+0xe8>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000334:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000336:	4b33      	ldr	r3, [pc, #204]	; (8000404 <SetSysClock+0xe8>)
 8000338:	681b      	ldr	r3, [r3, #0]
 800033a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800033e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	3301      	adds	r3, #1
 8000344:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d103      	bne.n	8000354 <SetSysClock+0x38>
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000352:	d1f0      	bne.n	8000336 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000354:	4b2b      	ldr	r3, [pc, #172]	; (8000404 <SetSysClock+0xe8>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800035c:	2b00      	cmp	r3, #0
 800035e:	d002      	beq.n	8000366 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000360:	2301      	movs	r3, #1
 8000362:	603b      	str	r3, [r7, #0]
 8000364:	e001      	b.n	800036a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000366:	2300      	movs	r3, #0
 8000368:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800036a:	683b      	ldr	r3, [r7, #0]
 800036c:	2b01      	cmp	r3, #1
 800036e:	d142      	bne.n	80003f6 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000370:	4a24      	ldr	r2, [pc, #144]	; (8000404 <SetSysClock+0xe8>)
 8000372:	4b24      	ldr	r3, [pc, #144]	; (8000404 <SetSysClock+0xe8>)
 8000374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000376:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800037a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800037c:	4a22      	ldr	r2, [pc, #136]	; (8000408 <SetSysClock+0xec>)
 800037e:	4b22      	ldr	r3, [pc, #136]	; (8000408 <SetSysClock+0xec>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000386:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000388:	4a1e      	ldr	r2, [pc, #120]	; (8000404 <SetSysClock+0xe8>)
 800038a:	4b1e      	ldr	r3, [pc, #120]	; (8000404 <SetSysClock+0xe8>)
 800038c:	689b      	ldr	r3, [r3, #8]
 800038e:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000390:	4a1c      	ldr	r2, [pc, #112]	; (8000404 <SetSysClock+0xe8>)
 8000392:	4b1c      	ldr	r3, [pc, #112]	; (8000404 <SetSysClock+0xe8>)
 8000394:	689b      	ldr	r3, [r3, #8]
 8000396:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800039a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800039c:	4a19      	ldr	r2, [pc, #100]	; (8000404 <SetSysClock+0xe8>)
 800039e:	4b19      	ldr	r3, [pc, #100]	; (8000404 <SetSysClock+0xe8>)
 80003a0:	689b      	ldr	r3, [r3, #8]
 80003a2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80003a6:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80003a8:	4b16      	ldr	r3, [pc, #88]	; (8000404 <SetSysClock+0xe8>)
 80003aa:	4a18      	ldr	r2, [pc, #96]	; (800040c <SetSysClock+0xf0>)
 80003ac:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80003ae:	4a15      	ldr	r2, [pc, #84]	; (8000404 <SetSysClock+0xe8>)
 80003b0:	4b14      	ldr	r3, [pc, #80]	; (8000404 <SetSysClock+0xe8>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003b8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80003ba:	bf00      	nop
 80003bc:	4b11      	ldr	r3, [pc, #68]	; (8000404 <SetSysClock+0xe8>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d0f9      	beq.n	80003bc <SetSysClock+0xa0>
    {
    }
   
#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80003c8:	4b11      	ldr	r3, [pc, #68]	; (8000410 <SetSysClock+0xf4>)
 80003ca:	f240 7205 	movw	r2, #1797	; 0x705
 80003ce:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003d0:	4a0c      	ldr	r2, [pc, #48]	; (8000404 <SetSysClock+0xe8>)
 80003d2:	4b0c      	ldr	r3, [pc, #48]	; (8000404 <SetSysClock+0xe8>)
 80003d4:	689b      	ldr	r3, [r3, #8]
 80003d6:	f023 0303 	bic.w	r3, r3, #3
 80003da:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003dc:	4a09      	ldr	r2, [pc, #36]	; (8000404 <SetSysClock+0xe8>)
 80003de:	4b09      	ldr	r3, [pc, #36]	; (8000404 <SetSysClock+0xe8>)
 80003e0:	689b      	ldr	r3, [r3, #8]
 80003e2:	f043 0302 	orr.w	r3, r3, #2
 80003e6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003e8:	bf00      	nop
 80003ea:	4b06      	ldr	r3, [pc, #24]	; (8000404 <SetSysClock+0xe8>)
 80003ec:	689b      	ldr	r3, [r3, #8]
 80003ee:	f003 030c 	and.w	r3, r3, #12
 80003f2:	2b08      	cmp	r3, #8
 80003f4:	d1f9      	bne.n	80003ea <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80003f6:	bf00      	nop
 80003f8:	370c      	adds	r7, #12
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	40023800 	.word	0x40023800
 8000408:	40007000 	.word	0x40007000
 800040c:	07405a19 	.word	0x07405a19
 8000410:	40023c00 	.word	0x40023c00

08000414 <__libc_init_array>:
 8000414:	b570      	push	{r4, r5, r6, lr}
 8000416:	4e0d      	ldr	r6, [pc, #52]	; (800044c <__libc_init_array+0x38>)
 8000418:	4c0d      	ldr	r4, [pc, #52]	; (8000450 <__libc_init_array+0x3c>)
 800041a:	1ba4      	subs	r4, r4, r6
 800041c:	10a4      	asrs	r4, r4, #2
 800041e:	2500      	movs	r5, #0
 8000420:	42a5      	cmp	r5, r4
 8000422:	d109      	bne.n	8000438 <__libc_init_array+0x24>
 8000424:	4e0b      	ldr	r6, [pc, #44]	; (8000454 <__libc_init_array+0x40>)
 8000426:	4c0c      	ldr	r4, [pc, #48]	; (8000458 <__libc_init_array+0x44>)
 8000428:	f000 f818 	bl	800045c <_init>
 800042c:	1ba4      	subs	r4, r4, r6
 800042e:	10a4      	asrs	r4, r4, #2
 8000430:	2500      	movs	r5, #0
 8000432:	42a5      	cmp	r5, r4
 8000434:	d105      	bne.n	8000442 <__libc_init_array+0x2e>
 8000436:	bd70      	pop	{r4, r5, r6, pc}
 8000438:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800043c:	4798      	blx	r3
 800043e:	3501      	adds	r5, #1
 8000440:	e7ee      	b.n	8000420 <__libc_init_array+0xc>
 8000442:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000446:	4798      	blx	r3
 8000448:	3501      	adds	r5, #1
 800044a:	e7f2      	b.n	8000432 <__libc_init_array+0x1e>
 800044c:	08000474 	.word	0x08000474
 8000450:	08000474 	.word	0x08000474
 8000454:	08000474 	.word	0x08000474
 8000458:	08000478 	.word	0x08000478

0800045c <_init>:
 800045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800045e:	bf00      	nop
 8000460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000462:	bc08      	pop	{r3}
 8000464:	469e      	mov	lr, r3
 8000466:	4770      	bx	lr

08000468 <_fini>:
 8000468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046a:	bf00      	nop
 800046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046e:	bc08      	pop	{r3}
 8000470:	469e      	mov	lr, r3
 8000472:	4770      	bx	lr
