# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Basys3_Basic_Demo_1/UART_TX_CTRL.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/imports/Downloads/sorting_algo.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/Interface.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sources_1/new/binary_to_ascii.vhd"
vhdl xil_defaultlib  "../../../project_1.srcs/sim_1/imports/FPGA Final Project/sort_test.vhd"

# Do not sort compile order
nosort
