Library IEEE;
USE IEEE.Std_logic_1164.all;

entity D_flip_flop_TB is
end D_flip_flop_TB;

architecture data of D_flip_flop_TB is

	component D_flip_flop
      		port(	Q : out std_logic;    
      			Clk :in std_logic; 
			Q_not : out std_logic; 
      			D :in  std_logic    
   		);
	end component;

	signal Q_TB: std_logic;
	signal Clk_TB: std_logic := '0';
	signal D_TB: std_logic:= '0';
	signal Q_not_TB: std_logic;

	begin
	DUT1: D_flip_flop port map(	Q=>Q_TB,
					Q_not => Q_not_TB,
					Clk=>Clk_TB,
					D=>D_TB);

	clck:process(Clk_TB)
		begin
   			Clk_TB <= not Clk_TB after 0.5 ns;
	end process;


	input:process(Clk_TB)
		begin
   			D_TB <= not D_TB after 0.75 ns;
	end process;

end data;







