// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/24/2019 09:40:59"

// 
// Device: Altera EP4CE6F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	a,
	b,
	ALUOp,
	ALUOut,
	overflow);
input 	[31:0] a;
input 	[31:0] b;
input 	[3:0] ALUOp;
output 	[31:0] ALUOut;
output 	overflow;

// Design Ports Information
// ALUOut[0]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[3]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[4]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[5]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[7]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[8]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[9]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[10]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[11]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[12]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[13]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[15]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[17]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[18]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[19]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[20]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[21]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[22]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[23]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[24]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[25]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[26]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[27]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[28]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[29]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[30]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOut[31]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// overflow	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[0]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[0]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[2]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[16]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[17]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[18]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[19]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[20]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[21]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[22]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[23]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[24]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[25]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[26]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[27]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[28]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[29]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[30]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[31]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[2]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[3]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[4]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[5]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[6]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[7]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[8]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[9]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[10]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[11]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[12]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[13]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[14]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// b[15]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[2]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[3]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[4]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[9]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[10]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[11]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[12]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[13]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[15]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[16]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[17]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[18]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[19]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[20]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[21]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[22]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[23]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[24]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[25]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[26]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[27]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[28]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[29]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[30]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// a[31]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp[3]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TestProject_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \ALUOut[0]~output_o ;
wire \ALUOut[1]~output_o ;
wire \ALUOut[2]~output_o ;
wire \ALUOut[3]~output_o ;
wire \ALUOut[4]~output_o ;
wire \ALUOut[5]~output_o ;
wire \ALUOut[6]~output_o ;
wire \ALUOut[7]~output_o ;
wire \ALUOut[8]~output_o ;
wire \ALUOut[9]~output_o ;
wire \ALUOut[10]~output_o ;
wire \ALUOut[11]~output_o ;
wire \ALUOut[12]~output_o ;
wire \ALUOut[13]~output_o ;
wire \ALUOut[14]~output_o ;
wire \ALUOut[15]~output_o ;
wire \ALUOut[16]~output_o ;
wire \ALUOut[17]~output_o ;
wire \ALUOut[18]~output_o ;
wire \ALUOut[19]~output_o ;
wire \ALUOut[20]~output_o ;
wire \ALUOut[21]~output_o ;
wire \ALUOut[22]~output_o ;
wire \ALUOut[23]~output_o ;
wire \ALUOut[24]~output_o ;
wire \ALUOut[25]~output_o ;
wire \ALUOut[26]~output_o ;
wire \ALUOut[27]~output_o ;
wire \ALUOut[28]~output_o ;
wire \ALUOut[29]~output_o ;
wire \ALUOut[30]~output_o ;
wire \ALUOut[31]~output_o ;
wire \overflow~output_o ;
wire \ALUOp[2]~input_o ;
wire \ALUOp[0]~input_o ;
wire \b[25]~input_o ;
wire \b[26]~input_o ;
wire \b[24]~input_o ;
wire \b[27]~input_o ;
wire \WideOr1~2_combout ;
wire \b[19]~input_o ;
wire \b[17]~input_o ;
wire \b[16]~input_o ;
wire \b[18]~input_o ;
wire \WideOr1~0_combout ;
wire \b[20]~input_o ;
wire \b[23]~input_o ;
wire \b[22]~input_o ;
wire \b[21]~input_o ;
wire \WideOr1~1_combout ;
wire \b[30]~input_o ;
wire \b[28]~input_o ;
wire \b[31]~input_o ;
wire \b[29]~input_o ;
wire \WideOr1~3_combout ;
wire \WideOr1~4_combout ;
wire \a[17]~input_o ;
wire \a[19]~input_o ;
wire \a[18]~input_o ;
wire \a[16]~input_o ;
wire \WideOr0~5_combout ;
wire \a[30]~input_o ;
wire \a[28]~input_o ;
wire \a[29]~input_o ;
wire \a[31]~input_o ;
wire \WideOr0~8_combout ;
wire \a[25]~input_o ;
wire \a[26]~input_o ;
wire \a[27]~input_o ;
wire \a[24]~input_o ;
wire \WideOr0~7_combout ;
wire \a[21]~input_o ;
wire \a[23]~input_o ;
wire \a[20]~input_o ;
wire \a[22]~input_o ;
wire \WideOr0~6_combout ;
wire \WideOr0~9_combout ;
wire \a[5]~input_o ;
wire \a[4]~input_o ;
wire \a[7]~input_o ;
wire \a[6]~input_o ;
wire \WideOr0~1_combout ;
wire \a[0]~input_o ;
wire \a[2]~input_o ;
wire \a[3]~input_o ;
wire \a[1]~input_o ;
wire \WideOr0~0_combout ;
wire \a[15]~input_o ;
wire \a[13]~input_o ;
wire \a[12]~input_o ;
wire \a[14]~input_o ;
wire \WideOr0~3_combout ;
wire \a[11]~input_o ;
wire \a[9]~input_o ;
wire \a[10]~input_o ;
wire \a[8]~input_o ;
wire \WideOr0~2_combout ;
wire \WideOr0~4_combout ;
wire \Mux0~0_combout ;
wire \b[3]~input_o ;
wire \b[0]~input_o ;
wire \b[1]~input_o ;
wire \b[2]~input_o ;
wire \WideOr1~5_combout ;
wire \b[14]~input_o ;
wire \b[12]~input_o ;
wire \b[13]~input_o ;
wire \b[15]~input_o ;
wire \WideOr1~8_combout ;
wire \b[10]~input_o ;
wire \b[8]~input_o ;
wire \b[9]~input_o ;
wire \b[11]~input_o ;
wire \WideOr1~7_combout ;
wire \b[4]~input_o ;
wire \b[6]~input_o ;
wire \b[5]~input_o ;
wire \b[7]~input_o ;
wire \WideOr1~6_combout ;
wire \WideOr1~9_combout ;
wire \Mux0~1_combout ;
wire \ALUOp[1]~input_o ;
wire \Add0~0_combout ;
wire \Add0~2_cout ;
wire \Add0~3_combout ;
wire \Mux0~2_combout ;
wire \ALUOp[3]~input_o ;
wire \Mux32~0_combout ;
wire \Mux32~0clkctrl_outclk ;
wire \ALUOut[0]$latch~combout ;
wire \Add0~5_combout ;
wire \Add0~4 ;
wire \Add0~6_combout ;
wire \Add0~8_combout ;
wire \ALUOut[1]$latch~combout ;
wire \Add0~9_combout ;
wire \Add0~7 ;
wire \Add0~10_combout ;
wire \Add0~12_combout ;
wire \ALUOut[2]$latch~combout ;
wire \Add0~13_combout ;
wire \Add0~11 ;
wire \Add0~14_combout ;
wire \Add0~16_combout ;
wire \ALUOut[3]$latch~combout ;
wire \Add0~17_combout ;
wire \Add0~15 ;
wire \Add0~18_combout ;
wire \Add0~20_combout ;
wire \ALUOut[4]$latch~combout ;
wire \Add0~21_combout ;
wire \Add0~19 ;
wire \Add0~22_combout ;
wire \Add0~24_combout ;
wire \ALUOut[5]$latch~combout ;
wire \Add0~25_combout ;
wire \Add0~23 ;
wire \Add0~26_combout ;
wire \Add0~28_combout ;
wire \ALUOut[6]$latch~combout ;
wire \Add0~29_combout ;
wire \Add0~27 ;
wire \Add0~30_combout ;
wire \Add0~32_combout ;
wire \ALUOut[7]$latch~combout ;
wire \Add0~33_combout ;
wire \Add0~31 ;
wire \Add0~34_combout ;
wire \Add0~36_combout ;
wire \ALUOut[8]$latch~combout ;
wire \Add0~37_combout ;
wire \Add0~35 ;
wire \Add0~38_combout ;
wire \Add0~40_combout ;
wire \ALUOut[9]$latch~combout ;
wire \Add0~41_combout ;
wire \Add0~39 ;
wire \Add0~42_combout ;
wire \Add0~44_combout ;
wire \ALUOut[10]$latch~combout ;
wire \Add0~45_combout ;
wire \Add0~43 ;
wire \Add0~46_combout ;
wire \Add0~48_combout ;
wire \ALUOut[11]$latch~combout ;
wire \Add0~49_combout ;
wire \Add0~47 ;
wire \Add0~50_combout ;
wire \Add0~52_combout ;
wire \ALUOut[12]$latch~combout ;
wire \Add0~53_combout ;
wire \Add0~51 ;
wire \Add0~54_combout ;
wire \Add0~56_combout ;
wire \ALUOut[13]$latch~combout ;
wire \Add0~57_combout ;
wire \Add0~55 ;
wire \Add0~58_combout ;
wire \Add0~60_combout ;
wire \ALUOut[14]$latch~combout ;
wire \Add0~61_combout ;
wire \Add0~59 ;
wire \Add0~62_combout ;
wire \Add0~64_combout ;
wire \ALUOut[15]$latch~combout ;
wire \Add0~65_combout ;
wire \Add0~63 ;
wire \Add0~66_combout ;
wire \Add0~68_combout ;
wire \ALUOut[16]$latch~combout ;
wire \Add0~69_combout ;
wire \Add0~67 ;
wire \Add0~70_combout ;
wire \Add0~72_combout ;
wire \ALUOut[17]$latch~combout ;
wire \Add0~73_combout ;
wire \Add0~71 ;
wire \Add0~74_combout ;
wire \Add0~76_combout ;
wire \ALUOut[18]$latch~combout ;
wire \Add0~77_combout ;
wire \Add0~75 ;
wire \Add0~78_combout ;
wire \Add0~80_combout ;
wire \ALUOut[19]$latch~combout ;
wire \Add0~81_combout ;
wire \Add0~79 ;
wire \Add0~82_combout ;
wire \Add0~84_combout ;
wire \ALUOut[20]$latch~combout ;
wire \Add0~85_combout ;
wire \Add0~83 ;
wire \Add0~86_combout ;
wire \Add0~88_combout ;
wire \ALUOut[21]$latch~combout ;
wire \Add0~89_combout ;
wire \Add0~87 ;
wire \Add0~90_combout ;
wire \Add0~92_combout ;
wire \ALUOut[22]$latch~combout ;
wire \Add0~93_combout ;
wire \Add0~91 ;
wire \Add0~94_combout ;
wire \Add0~96_combout ;
wire \ALUOut[23]$latch~combout ;
wire \Add0~97_combout ;
wire \Add0~95 ;
wire \Add0~98_combout ;
wire \Add0~100_combout ;
wire \ALUOut[24]$latch~combout ;
wire \Add0~101_combout ;
wire \Add0~99 ;
wire \Add0~102_combout ;
wire \Add0~104_combout ;
wire \ALUOut[25]$latch~combout ;
wire \Add0~105_combout ;
wire \Add0~103 ;
wire \Add0~106_combout ;
wire \Add0~108_combout ;
wire \ALUOut[26]$latch~combout ;
wire \Add0~109_combout ;
wire \Add0~107 ;
wire \Add0~110_combout ;
wire \Add0~112_combout ;
wire \ALUOut[27]$latch~combout ;
wire \Add0~113_combout ;
wire \Add0~111 ;
wire \Add0~114_combout ;
wire \Add0~116_combout ;
wire \ALUOut[28]$latch~combout ;
wire \Add0~117_combout ;
wire \Add0~115 ;
wire \Add0~118_combout ;
wire \Add0~120_combout ;
wire \ALUOut[29]$latch~combout ;
wire \Add0~121_combout ;
wire \Add0~119 ;
wire \Add0~122_combout ;
wire \Add0~124_combout ;
wire \ALUOut[30]$latch~combout ;
wire \Add0~125_combout ;
wire \Add0~123 ;
wire \Add0~126_combout ;
wire \Add0~128_combout ;
wire \ALUOut[31]$latch~combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \ALUOut[0]~output (
	.i(\ALUOut[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[0]~output .bus_hold = "false";
defparam \ALUOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \ALUOut[1]~output (
	.i(\ALUOut[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[1]~output .bus_hold = "false";
defparam \ALUOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N2
cycloneive_io_obuf \ALUOut[2]~output (
	.i(\ALUOut[2]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[2]~output .bus_hold = "false";
defparam \ALUOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \ALUOut[3]~output (
	.i(\ALUOut[3]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[3]~output .bus_hold = "false";
defparam \ALUOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \ALUOut[4]~output (
	.i(\ALUOut[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[4]~output .bus_hold = "false";
defparam \ALUOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \ALUOut[5]~output (
	.i(\ALUOut[5]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[5]~output .bus_hold = "false";
defparam \ALUOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \ALUOut[6]~output (
	.i(\ALUOut[6]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[6]~output .bus_hold = "false";
defparam \ALUOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \ALUOut[7]~output (
	.i(\ALUOut[7]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[7]~output .bus_hold = "false";
defparam \ALUOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \ALUOut[8]~output (
	.i(\ALUOut[8]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[8]~output .bus_hold = "false";
defparam \ALUOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cycloneive_io_obuf \ALUOut[9]~output (
	.i(\ALUOut[9]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[9]~output .bus_hold = "false";
defparam \ALUOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneive_io_obuf \ALUOut[10]~output (
	.i(\ALUOut[10]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[10]~output .bus_hold = "false";
defparam \ALUOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \ALUOut[11]~output (
	.i(\ALUOut[11]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[11]~output .bus_hold = "false";
defparam \ALUOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \ALUOut[12]~output (
	.i(\ALUOut[12]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[12]~output .bus_hold = "false";
defparam \ALUOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \ALUOut[13]~output (
	.i(\ALUOut[13]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[13]~output .bus_hold = "false";
defparam \ALUOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \ALUOut[14]~output (
	.i(\ALUOut[14]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[14]~output .bus_hold = "false";
defparam \ALUOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \ALUOut[15]~output (
	.i(\ALUOut[15]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[15]~output .bus_hold = "false";
defparam \ALUOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cycloneive_io_obuf \ALUOut[16]~output (
	.i(\ALUOut[16]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[16]~output .bus_hold = "false";
defparam \ALUOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \ALUOut[17]~output (
	.i(\ALUOut[17]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[17]~output .bus_hold = "false";
defparam \ALUOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \ALUOut[18]~output (
	.i(\ALUOut[18]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[18]~output .bus_hold = "false";
defparam \ALUOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \ALUOut[19]~output (
	.i(\ALUOut[19]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[19]~output .bus_hold = "false";
defparam \ALUOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \ALUOut[20]~output (
	.i(\ALUOut[20]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[20]~output .bus_hold = "false";
defparam \ALUOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \ALUOut[21]~output (
	.i(\ALUOut[21]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[21]~output .bus_hold = "false";
defparam \ALUOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \ALUOut[22]~output (
	.i(\ALUOut[22]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[22]~output .bus_hold = "false";
defparam \ALUOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \ALUOut[23]~output (
	.i(\ALUOut[23]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[23]~output .bus_hold = "false";
defparam \ALUOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \ALUOut[24]~output (
	.i(\ALUOut[24]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[24]~output .bus_hold = "false";
defparam \ALUOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \ALUOut[25]~output (
	.i(\ALUOut[25]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[25]~output .bus_hold = "false";
defparam \ALUOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \ALUOut[26]~output (
	.i(\ALUOut[26]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[26]~output .bus_hold = "false";
defparam \ALUOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \ALUOut[27]~output (
	.i(\ALUOut[27]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[27]~output .bus_hold = "false";
defparam \ALUOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \ALUOut[28]~output (
	.i(\ALUOut[28]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[28]~output .bus_hold = "false";
defparam \ALUOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \ALUOut[29]~output (
	.i(\ALUOut[29]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[29]~output .bus_hold = "false";
defparam \ALUOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneive_io_obuf \ALUOut[30]~output (
	.i(\ALUOut[30]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[30]~output .bus_hold = "false";
defparam \ALUOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \ALUOut[31]~output (
	.i(\ALUOut[31]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOut[31]~output .bus_hold = "false";
defparam \ALUOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N16
cycloneive_io_obuf \overflow~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\overflow~output_o ),
	.obar());
// synopsys translate_off
defparam \overflow~output .bus_hold = "false";
defparam \overflow~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cycloneive_io_ibuf \ALUOp[2]~input (
	.i(ALUOp[2]),
	.ibar(gnd),
	.o(\ALUOp[2]~input_o ));
// synopsys translate_off
defparam \ALUOp[2]~input .bus_hold = "false";
defparam \ALUOp[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N22
cycloneive_io_ibuf \ALUOp[0]~input (
	.i(ALUOp[0]),
	.ibar(gnd),
	.o(\ALUOp[0]~input_o ));
// synopsys translate_off
defparam \ALUOp[0]~input .bus_hold = "false";
defparam \ALUOp[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \b[25]~input (
	.i(b[25]),
	.ibar(gnd),
	.o(\b[25]~input_o ));
// synopsys translate_off
defparam \b[25]~input .bus_hold = "false";
defparam \b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \b[26]~input (
	.i(b[26]),
	.ibar(gnd),
	.o(\b[26]~input_o ));
// synopsys translate_off
defparam \b[26]~input .bus_hold = "false";
defparam \b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \b[24]~input (
	.i(b[24]),
	.ibar(gnd),
	.o(\b[24]~input_o ));
// synopsys translate_off
defparam \b[24]~input .bus_hold = "false";
defparam \b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \b[27]~input (
	.i(b[27]),
	.ibar(gnd),
	.o(\b[27]~input_o ));
// synopsys translate_off
defparam \b[27]~input .bus_hold = "false";
defparam \b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N10
cycloneive_lcell_comb \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = (\b[25]~input_o ) # ((\b[26]~input_o ) # ((\b[24]~input_o ) # (\b[27]~input_o )))

	.dataa(\b[25]~input_o ),
	.datab(\b[26]~input_o ),
	.datac(\b[24]~input_o ),
	.datad(\b[27]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = 16'hFFFE;
defparam \WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \b[19]~input (
	.i(b[19]),
	.ibar(gnd),
	.o(\b[19]~input_o ));
// synopsys translate_off
defparam \b[19]~input .bus_hold = "false";
defparam \b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneive_io_ibuf \b[17]~input (
	.i(b[17]),
	.ibar(gnd),
	.o(\b[17]~input_o ));
// synopsys translate_off
defparam \b[17]~input .bus_hold = "false";
defparam \b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \b[16]~input (
	.i(b[16]),
	.ibar(gnd),
	.o(\b[16]~input_o ));
// synopsys translate_off
defparam \b[16]~input .bus_hold = "false";
defparam \b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \b[18]~input (
	.i(b[18]),
	.ibar(gnd),
	.o(\b[18]~input_o ));
// synopsys translate_off
defparam \b[18]~input .bus_hold = "false";
defparam \b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N24
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\b[19]~input_o ) # ((\b[17]~input_o ) # ((\b[16]~input_o ) # (\b[18]~input_o )))

	.dataa(\b[19]~input_o ),
	.datab(\b[17]~input_o ),
	.datac(\b[16]~input_o ),
	.datad(\b[18]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hFFFE;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \b[20]~input (
	.i(b[20]),
	.ibar(gnd),
	.o(\b[20]~input_o ));
// synopsys translate_off
defparam \b[20]~input .bus_hold = "false";
defparam \b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \b[23]~input (
	.i(b[23]),
	.ibar(gnd),
	.o(\b[23]~input_o ));
// synopsys translate_off
defparam \b[23]~input .bus_hold = "false";
defparam \b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \b[22]~input (
	.i(b[22]),
	.ibar(gnd),
	.o(\b[22]~input_o ));
// synopsys translate_off
defparam \b[22]~input .bus_hold = "false";
defparam \b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N8
cycloneive_io_ibuf \b[21]~input (
	.i(b[21]),
	.ibar(gnd),
	.o(\b[21]~input_o ));
// synopsys translate_off
defparam \b[21]~input .bus_hold = "false";
defparam \b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\b[20]~input_o ) # ((\b[23]~input_o ) # ((\b[22]~input_o ) # (\b[21]~input_o )))

	.dataa(\b[20]~input_o ),
	.datab(\b[23]~input_o ),
	.datac(\b[22]~input_o ),
	.datad(\b[21]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'hFFFE;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cycloneive_io_ibuf \b[30]~input (
	.i(b[30]),
	.ibar(gnd),
	.o(\b[30]~input_o ));
// synopsys translate_off
defparam \b[30]~input .bus_hold = "false";
defparam \b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneive_io_ibuf \b[28]~input (
	.i(b[28]),
	.ibar(gnd),
	.o(\b[28]~input_o ));
// synopsys translate_off
defparam \b[28]~input .bus_hold = "false";
defparam \b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cycloneive_io_ibuf \b[31]~input (
	.i(b[31]),
	.ibar(gnd),
	.o(\b[31]~input_o ));
// synopsys translate_off
defparam \b[31]~input .bus_hold = "false";
defparam \b[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N8
cycloneive_io_ibuf \b[29]~input (
	.i(b[29]),
	.ibar(gnd),
	.o(\b[29]~input_o ));
// synopsys translate_off
defparam \b[29]~input .bus_hold = "false";
defparam \b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N28
cycloneive_lcell_comb \WideOr1~3 (
// Equation(s):
// \WideOr1~3_combout  = (\b[30]~input_o ) # ((\b[28]~input_o ) # ((\b[31]~input_o ) # (\b[29]~input_o )))

	.dataa(\b[30]~input_o ),
	.datab(\b[28]~input_o ),
	.datac(\b[31]~input_o ),
	.datad(\b[29]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~3 .lut_mask = 16'hFFFE;
defparam \WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N14
cycloneive_lcell_comb \WideOr1~4 (
// Equation(s):
// \WideOr1~4_combout  = (\WideOr1~2_combout ) # ((\WideOr1~0_combout ) # ((\WideOr1~1_combout ) # (\WideOr1~3_combout )))

	.dataa(\WideOr1~2_combout ),
	.datab(\WideOr1~0_combout ),
	.datac(\WideOr1~1_combout ),
	.datad(\WideOr1~3_combout ),
	.cin(gnd),
	.combout(\WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~4 .lut_mask = 16'hFFFE;
defparam \WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N1
cycloneive_io_ibuf \a[17]~input (
	.i(a[17]),
	.ibar(gnd),
	.o(\a[17]~input_o ));
// synopsys translate_off
defparam \a[17]~input .bus_hold = "false";
defparam \a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \a[19]~input (
	.i(a[19]),
	.ibar(gnd),
	.o(\a[19]~input_o ));
// synopsys translate_off
defparam \a[19]~input .bus_hold = "false";
defparam \a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \a[18]~input (
	.i(a[18]),
	.ibar(gnd),
	.o(\a[18]~input_o ));
// synopsys translate_off
defparam \a[18]~input .bus_hold = "false";
defparam \a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \a[16]~input (
	.i(a[16]),
	.ibar(gnd),
	.o(\a[16]~input_o ));
// synopsys translate_off
defparam \a[16]~input .bus_hold = "false";
defparam \a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
cycloneive_lcell_comb \WideOr0~5 (
// Equation(s):
// \WideOr0~5_combout  = (\a[17]~input_o ) # ((\a[19]~input_o ) # ((\a[18]~input_o ) # (\a[16]~input_o )))

	.dataa(\a[17]~input_o ),
	.datab(\a[19]~input_o ),
	.datac(\a[18]~input_o ),
	.datad(\a[16]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~5 .lut_mask = 16'hFFFE;
defparam \WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cycloneive_io_ibuf \a[30]~input (
	.i(a[30]),
	.ibar(gnd),
	.o(\a[30]~input_o ));
// synopsys translate_off
defparam \a[30]~input .bus_hold = "false";
defparam \a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cycloneive_io_ibuf \a[28]~input (
	.i(a[28]),
	.ibar(gnd),
	.o(\a[28]~input_o ));
// synopsys translate_off
defparam \a[28]~input .bus_hold = "false";
defparam \a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \a[29]~input (
	.i(a[29]),
	.ibar(gnd),
	.o(\a[29]~input_o ));
// synopsys translate_off
defparam \a[29]~input .bus_hold = "false";
defparam \a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N22
cycloneive_io_ibuf \a[31]~input (
	.i(a[31]),
	.ibar(gnd),
	.o(\a[31]~input_o ));
// synopsys translate_off
defparam \a[31]~input .bus_hold = "false";
defparam \a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
cycloneive_lcell_comb \WideOr0~8 (
// Equation(s):
// \WideOr0~8_combout  = (\a[30]~input_o ) # ((\a[28]~input_o ) # ((\a[29]~input_o ) # (\a[31]~input_o )))

	.dataa(\a[30]~input_o ),
	.datab(\a[28]~input_o ),
	.datac(\a[29]~input_o ),
	.datad(\a[31]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~8 .lut_mask = 16'hFFFE;
defparam \WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N22
cycloneive_io_ibuf \a[25]~input (
	.i(a[25]),
	.ibar(gnd),
	.o(\a[25]~input_o ));
// synopsys translate_off
defparam \a[25]~input .bus_hold = "false";
defparam \a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \a[26]~input (
	.i(a[26]),
	.ibar(gnd),
	.o(\a[26]~input_o ));
// synopsys translate_off
defparam \a[26]~input .bus_hold = "false";
defparam \a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneive_io_ibuf \a[27]~input (
	.i(a[27]),
	.ibar(gnd),
	.o(\a[27]~input_o ));
// synopsys translate_off
defparam \a[27]~input .bus_hold = "false";
defparam \a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N15
cycloneive_io_ibuf \a[24]~input (
	.i(a[24]),
	.ibar(gnd),
	.o(\a[24]~input_o ));
// synopsys translate_off
defparam \a[24]~input .bus_hold = "false";
defparam \a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
cycloneive_lcell_comb \WideOr0~7 (
// Equation(s):
// \WideOr0~7_combout  = (\a[25]~input_o ) # ((\a[26]~input_o ) # ((\a[27]~input_o ) # (\a[24]~input_o )))

	.dataa(\a[25]~input_o ),
	.datab(\a[26]~input_o ),
	.datac(\a[27]~input_o ),
	.datad(\a[24]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~7 .lut_mask = 16'hFFFE;
defparam \WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N15
cycloneive_io_ibuf \a[21]~input (
	.i(a[21]),
	.ibar(gnd),
	.o(\a[21]~input_o ));
// synopsys translate_off
defparam \a[21]~input .bus_hold = "false";
defparam \a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \a[23]~input (
	.i(a[23]),
	.ibar(gnd),
	.o(\a[23]~input_o ));
// synopsys translate_off
defparam \a[23]~input .bus_hold = "false";
defparam \a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N8
cycloneive_io_ibuf \a[20]~input (
	.i(a[20]),
	.ibar(gnd),
	.o(\a[20]~input_o ));
// synopsys translate_off
defparam \a[20]~input .bus_hold = "false";
defparam \a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y19_N8
cycloneive_io_ibuf \a[22]~input (
	.i(a[22]),
	.ibar(gnd),
	.o(\a[22]~input_o ));
// synopsys translate_off
defparam \a[22]~input .bus_hold = "false";
defparam \a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \WideOr0~6 (
// Equation(s):
// \WideOr0~6_combout  = (\a[21]~input_o ) # ((\a[23]~input_o ) # ((\a[20]~input_o ) # (\a[22]~input_o )))

	.dataa(\a[21]~input_o ),
	.datab(\a[23]~input_o ),
	.datac(\a[20]~input_o ),
	.datad(\a[22]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~6 .lut_mask = 16'hFFFE;
defparam \WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
cycloneive_lcell_comb \WideOr0~9 (
// Equation(s):
// \WideOr0~9_combout  = (\WideOr0~5_combout ) # ((\WideOr0~8_combout ) # ((\WideOr0~7_combout ) # (\WideOr0~6_combout )))

	.dataa(\WideOr0~5_combout ),
	.datab(\WideOr0~8_combout ),
	.datac(\WideOr0~7_combout ),
	.datad(\WideOr0~6_combout ),
	.cin(gnd),
	.combout(\WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~9 .lut_mask = 16'hFFFE;
defparam \WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y24_N15
cycloneive_io_ibuf \a[5]~input (
	.i(a[5]),
	.ibar(gnd),
	.o(\a[5]~input_o ));
// synopsys translate_off
defparam \a[5]~input .bus_hold = "false";
defparam \a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \a[4]~input (
	.i(a[4]),
	.ibar(gnd),
	.o(\a[4]~input_o ));
// synopsys translate_off
defparam \a[4]~input .bus_hold = "false";
defparam \a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N1
cycloneive_io_ibuf \a[7]~input (
	.i(a[7]),
	.ibar(gnd),
	.o(\a[7]~input_o ));
// synopsys translate_off
defparam \a[7]~input .bus_hold = "false";
defparam \a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y11_N8
cycloneive_io_ibuf \a[6]~input (
	.i(a[6]),
	.ibar(gnd),
	.o(\a[6]~input_o ));
// synopsys translate_off
defparam \a[6]~input .bus_hold = "false";
defparam \a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (\a[5]~input_o ) # ((\a[4]~input_o ) # ((\a[7]~input_o ) # (\a[6]~input_o )))

	.dataa(\a[5]~input_o ),
	.datab(\a[4]~input_o ),
	.datac(\a[7]~input_o ),
	.datad(\a[6]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'hFFFE;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \a[0]~input (
	.i(a[0]),
	.ibar(gnd),
	.o(\a[0]~input_o ));
// synopsys translate_off
defparam \a[0]~input .bus_hold = "false";
defparam \a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \a[2]~input (
	.i(a[2]),
	.ibar(gnd),
	.o(\a[2]~input_o ));
// synopsys translate_off
defparam \a[2]~input .bus_hold = "false";
defparam \a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \a[3]~input (
	.i(a[3]),
	.ibar(gnd),
	.o(\a[3]~input_o ));
// synopsys translate_off
defparam \a[3]~input .bus_hold = "false";
defparam \a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y18_N15
cycloneive_io_ibuf \a[1]~input (
	.i(a[1]),
	.ibar(gnd),
	.o(\a[1]~input_o ));
// synopsys translate_off
defparam \a[1]~input .bus_hold = "false";
defparam \a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\a[0]~input_o ) # ((\a[2]~input_o ) # ((\a[3]~input_o ) # (\a[1]~input_o )))

	.dataa(\a[0]~input_o ),
	.datab(\a[2]~input_o ),
	.datac(\a[3]~input_o ),
	.datad(\a[1]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFFFE;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \a[15]~input (
	.i(a[15]),
	.ibar(gnd),
	.o(\a[15]~input_o ));
// synopsys translate_off
defparam \a[15]~input .bus_hold = "false";
defparam \a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \a[13]~input (
	.i(a[13]),
	.ibar(gnd),
	.o(\a[13]~input_o ));
// synopsys translate_off
defparam \a[13]~input .bus_hold = "false";
defparam \a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N1
cycloneive_io_ibuf \a[12]~input (
	.i(a[12]),
	.ibar(gnd),
	.o(\a[12]~input_o ));
// synopsys translate_off
defparam \a[12]~input .bus_hold = "false";
defparam \a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N1
cycloneive_io_ibuf \a[14]~input (
	.i(a[14]),
	.ibar(gnd),
	.o(\a[14]~input_o ));
// synopsys translate_off
defparam \a[14]~input .bus_hold = "false";
defparam \a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \WideOr0~3 (
// Equation(s):
// \WideOr0~3_combout  = (\a[15]~input_o ) # ((\a[13]~input_o ) # ((\a[12]~input_o ) # (\a[14]~input_o )))

	.dataa(\a[15]~input_o ),
	.datab(\a[13]~input_o ),
	.datac(\a[12]~input_o ),
	.datad(\a[14]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~3 .lut_mask = 16'hFFFE;
defparam \WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N22
cycloneive_io_ibuf \a[11]~input (
	.i(a[11]),
	.ibar(gnd),
	.o(\a[11]~input_o ));
// synopsys translate_off
defparam \a[11]~input .bus_hold = "false";
defparam \a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \a[9]~input (
	.i(a[9]),
	.ibar(gnd),
	.o(\a[9]~input_o ));
// synopsys translate_off
defparam \a[9]~input .bus_hold = "false";
defparam \a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \a[10]~input (
	.i(a[10]),
	.ibar(gnd),
	.o(\a[10]~input_o ));
// synopsys translate_off
defparam \a[10]~input .bus_hold = "false";
defparam \a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y17_N22
cycloneive_io_ibuf \a[8]~input (
	.i(a[8]),
	.ibar(gnd),
	.o(\a[8]~input_o ));
// synopsys translate_off
defparam \a[8]~input .bus_hold = "false";
defparam \a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (\a[11]~input_o ) # ((\a[9]~input_o ) # ((\a[10]~input_o ) # (\a[8]~input_o )))

	.dataa(\a[11]~input_o ),
	.datab(\a[9]~input_o ),
	.datac(\a[10]~input_o ),
	.datad(\a[8]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = 16'hFFFE;
defparam \WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \WideOr0~4 (
// Equation(s):
// \WideOr0~4_combout  = (\WideOr0~1_combout ) # ((\WideOr0~0_combout ) # ((\WideOr0~3_combout ) # (\WideOr0~2_combout )))

	.dataa(\WideOr0~1_combout ),
	.datab(\WideOr0~0_combout ),
	.datac(\WideOr0~3_combout ),
	.datad(\WideOr0~2_combout ),
	.cin(gnd),
	.combout(\WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~4 .lut_mask = 16'hFFFE;
defparam \WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N20
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\WideOr0~9_combout ) # (\WideOr0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\WideOr0~9_combout ),
	.datad(\WideOr0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFFF0;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \b[3]~input (
	.i(b[3]),
	.ibar(gnd),
	.o(\b[3]~input_o ));
// synopsys translate_off
defparam \b[3]~input .bus_hold = "false";
defparam \b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y6_N15
cycloneive_io_ibuf \b[0]~input (
	.i(b[0]),
	.ibar(gnd),
	.o(\b[0]~input_o ));
// synopsys translate_off
defparam \b[0]~input .bus_hold = "false";
defparam \b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneive_io_ibuf \b[1]~input (
	.i(b[1]),
	.ibar(gnd),
	.o(\b[1]~input_o ));
// synopsys translate_off
defparam \b[1]~input .bus_hold = "false";
defparam \b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \b[2]~input (
	.i(b[2]),
	.ibar(gnd),
	.o(\b[2]~input_o ));
// synopsys translate_off
defparam \b[2]~input .bus_hold = "false";
defparam \b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \WideOr1~5 (
// Equation(s):
// \WideOr1~5_combout  = (\b[3]~input_o ) # ((\b[0]~input_o ) # ((\b[1]~input_o ) # (\b[2]~input_o )))

	.dataa(\b[3]~input_o ),
	.datab(\b[0]~input_o ),
	.datac(\b[1]~input_o ),
	.datad(\b[2]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~5 .lut_mask = 16'hFFFE;
defparam \WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \b[14]~input (
	.i(b[14]),
	.ibar(gnd),
	.o(\b[14]~input_o ));
// synopsys translate_off
defparam \b[14]~input .bus_hold = "false";
defparam \b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N15
cycloneive_io_ibuf \b[12]~input (
	.i(b[12]),
	.ibar(gnd),
	.o(\b[12]~input_o ));
// synopsys translate_off
defparam \b[12]~input .bus_hold = "false";
defparam \b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N8
cycloneive_io_ibuf \b[13]~input (
	.i(b[13]),
	.ibar(gnd),
	.o(\b[13]~input_o ));
// synopsys translate_off
defparam \b[13]~input .bus_hold = "false";
defparam \b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \b[15]~input (
	.i(b[15]),
	.ibar(gnd),
	.o(\b[15]~input_o ));
// synopsys translate_off
defparam \b[15]~input .bus_hold = "false";
defparam \b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \WideOr1~8 (
// Equation(s):
// \WideOr1~8_combout  = (\b[14]~input_o ) # ((\b[12]~input_o ) # ((\b[13]~input_o ) # (\b[15]~input_o )))

	.dataa(\b[14]~input_o ),
	.datab(\b[12]~input_o ),
	.datac(\b[13]~input_o ),
	.datad(\b[15]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~8 .lut_mask = 16'hFFFE;
defparam \WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \b[10]~input (
	.i(b[10]),
	.ibar(gnd),
	.o(\b[10]~input_o ));
// synopsys translate_off
defparam \b[10]~input .bus_hold = "false";
defparam \b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \b[8]~input (
	.i(b[8]),
	.ibar(gnd),
	.o(\b[8]~input_o ));
// synopsys translate_off
defparam \b[8]~input .bus_hold = "false";
defparam \b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N22
cycloneive_io_ibuf \b[9]~input (
	.i(b[9]),
	.ibar(gnd),
	.o(\b[9]~input_o ));
// synopsys translate_off
defparam \b[9]~input .bus_hold = "false";
defparam \b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N15
cycloneive_io_ibuf \b[11]~input (
	.i(b[11]),
	.ibar(gnd),
	.o(\b[11]~input_o ));
// synopsys translate_off
defparam \b[11]~input .bus_hold = "false";
defparam \b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \WideOr1~7 (
// Equation(s):
// \WideOr1~7_combout  = (\b[10]~input_o ) # ((\b[8]~input_o ) # ((\b[9]~input_o ) # (\b[11]~input_o )))

	.dataa(\b[10]~input_o ),
	.datab(\b[8]~input_o ),
	.datac(\b[9]~input_o ),
	.datad(\b[11]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~7 .lut_mask = 16'hFFFE;
defparam \WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \b[4]~input (
	.i(b[4]),
	.ibar(gnd),
	.o(\b[4]~input_o ));
// synopsys translate_off
defparam \b[4]~input .bus_hold = "false";
defparam \b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cycloneive_io_ibuf \b[6]~input (
	.i(b[6]),
	.ibar(gnd),
	.o(\b[6]~input_o ));
// synopsys translate_off
defparam \b[6]~input .bus_hold = "false";
defparam \b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \b[5]~input (
	.i(b[5]),
	.ibar(gnd),
	.o(\b[5]~input_o ));
// synopsys translate_off
defparam \b[5]~input .bus_hold = "false";
defparam \b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \b[7]~input (
	.i(b[7]),
	.ibar(gnd),
	.o(\b[7]~input_o ));
// synopsys translate_off
defparam \b[7]~input .bus_hold = "false";
defparam \b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \WideOr1~6 (
// Equation(s):
// \WideOr1~6_combout  = (\b[4]~input_o ) # ((\b[6]~input_o ) # ((\b[5]~input_o ) # (\b[7]~input_o )))

	.dataa(\b[4]~input_o ),
	.datab(\b[6]~input_o ),
	.datac(\b[5]~input_o ),
	.datad(\b[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~6 .lut_mask = 16'hFFFE;
defparam \WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \WideOr1~9 (
// Equation(s):
// \WideOr1~9_combout  = (\WideOr1~5_combout ) # ((\WideOr1~8_combout ) # ((\WideOr1~7_combout ) # (\WideOr1~6_combout )))

	.dataa(\WideOr1~5_combout ),
	.datab(\WideOr1~8_combout ),
	.datac(\WideOr1~7_combout ),
	.datad(\WideOr1~6_combout ),
	.cin(gnd),
	.combout(\WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~9 .lut_mask = 16'hFFFE;
defparam \WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & ((\WideOr1~4_combout ) # ((\ALUOp[0]~input_o ) # (\WideOr1~9_combout )))) # (!\Mux0~0_combout  & (\ALUOp[0]~input_o  & ((\WideOr1~4_combout ) # (\WideOr1~9_combout ))))

	.dataa(\WideOr1~4_combout ),
	.datab(\Mux0~0_combout ),
	.datac(\ALUOp[0]~input_o ),
	.datad(\WideOr1~9_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hFCE8;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \ALUOp[1]~input (
	.i(ALUOp[1]),
	.ibar(gnd),
	.o(\ALUOp[1]~input_o ));
// synopsys translate_off
defparam \ALUOp[1]~input .bus_hold = "false";
defparam \ALUOp[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \ALUOp[1]~input_o  $ (\b[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[0]~input_o ),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h0FF0;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_cout  = CARRY(\ALUOp[1]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Add0~2_cout ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h00AA;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\Add0~0_combout  & ((\a[0]~input_o  & (\Add0~2_cout  & VCC)) # (!\a[0]~input_o  & (!\Add0~2_cout )))) # (!\Add0~0_combout  & ((\a[0]~input_o  & (!\Add0~2_cout )) # (!\a[0]~input_o  & ((\Add0~2_cout ) # (GND)))))
// \Add0~4  = CARRY((\Add0~0_combout  & (!\a[0]~input_o  & !\Add0~2_cout )) # (!\Add0~0_combout  & ((!\Add0~2_cout ) # (!\a[0]~input_o ))))

	.dataa(\Add0~0_combout ),
	.datab(\a[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~2_cout ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h9617;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\ALUOp[2]~input_o  & (((\Mux0~1_combout )))) # (!\ALUOp[2]~input_o  & ((\ALUOp[0]~input_o  & (\Mux0~1_combout )) # (!\ALUOp[0]~input_o  & ((\Add0~3_combout )))))

	.dataa(\ALUOp[2]~input_o ),
	.datab(\ALUOp[0]~input_o ),
	.datac(\Mux0~1_combout ),
	.datad(\Add0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hF1E0;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N15
cycloneive_io_ibuf \ALUOp[3]~input (
	.i(ALUOp[3]),
	.ibar(gnd),
	.o(\ALUOp[3]~input_o ));
// synopsys translate_off
defparam \ALUOp[3]~input .bus_hold = "false";
defparam \ALUOp[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = (\ALUOp[3]~input_o ) # ((\ALUOp[2]~input_o  & (\ALUOp[1]~input_o )) # (!\ALUOp[2]~input_o  & ((\ALUOp[0]~input_o ))))

	.dataa(\ALUOp[2]~input_o ),
	.datab(\ALUOp[1]~input_o ),
	.datac(\ALUOp[3]~input_o ),
	.datad(\ALUOp[0]~input_o ),
	.cin(gnd),
	.combout(\Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux32~0 .lut_mask = 16'hFDF8;
defparam \Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \Mux32~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Mux32~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux32~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux32~0clkctrl .clock_type = "global clock";
defparam \Mux32~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \ALUOut[0]$latch (
// Equation(s):
// \ALUOut[0]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[0]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Mux0~2_combout ))

	.dataa(gnd),
	.datab(\Mux0~2_combout ),
	.datac(\ALUOut[0]$latch~combout ),
	.datad(\Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[0]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \ALUOp[1]~input_o  $ (\b[1]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'h5A5A;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = ((\Add0~5_combout  $ (\a[1]~input_o  $ (!\Add0~4 )))) # (GND)
// \Add0~7  = CARRY((\Add0~5_combout  & ((\a[1]~input_o ) # (!\Add0~4 ))) # (!\Add0~5_combout  & (\a[1]~input_o  & !\Add0~4 )))

	.dataa(\Add0~5_combout ),
	.datab(\a[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h698E;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (!\ALUOp[2]~input_o  & \Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h0F00;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \ALUOut[1]$latch (
// Equation(s):
// \ALUOut[1]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[1]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~8_combout ))

	.dataa(gnd),
	.datab(\Add0~8_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[1]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[1]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = \ALUOp[1]~input_o  $ (\b[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[2]~input_o ),
	.cin(gnd),
	.combout(\Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h0FF0;
defparam \Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\Add0~9_combout  & ((\a[2]~input_o  & (\Add0~7  & VCC)) # (!\a[2]~input_o  & (!\Add0~7 )))) # (!\Add0~9_combout  & ((\a[2]~input_o  & (!\Add0~7 )) # (!\a[2]~input_o  & ((\Add0~7 ) # (GND)))))
// \Add0~11  = CARRY((\Add0~9_combout  & (!\a[2]~input_o  & !\Add0~7 )) # (!\Add0~9_combout  & ((!\Add0~7 ) # (!\a[2]~input_o ))))

	.dataa(\Add0~9_combout ),
	.datab(\a[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (!\ALUOp[2]~input_o  & \Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h0F00;
defparam \Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \ALUOut[2]$latch (
// Equation(s):
// \ALUOut[2]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[2]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~12_combout ))

	.dataa(\Add0~12_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[2]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[2]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_combout  = \ALUOp[1]~input_o  $ (\b[3]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~13 .lut_mask = 16'h5A5A;
defparam \Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = ((\a[3]~input_o  $ (\Add0~13_combout  $ (!\Add0~11 )))) # (GND)
// \Add0~15  = CARRY((\a[3]~input_o  & ((\Add0~13_combout ) # (!\Add0~11 ))) # (!\a[3]~input_o  & (\Add0~13_combout  & !\Add0~11 )))

	.dataa(\a[3]~input_o ),
	.datab(\Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h698E;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (!\ALUOp[2]~input_o  & \Add0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~14_combout ),
	.cin(gnd),
	.combout(\Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h0F00;
defparam \Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \ALUOut[3]$latch (
// Equation(s):
// \ALUOut[3]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[3]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~16_combout ))

	.dataa(\Add0~16_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[3]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[3]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = \ALUOp[1]~input_o  $ (\b[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[4]~input_o ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'h0FF0;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\Add0~17_combout  & ((\a[4]~input_o  & (\Add0~15  & VCC)) # (!\a[4]~input_o  & (!\Add0~15 )))) # (!\Add0~17_combout  & ((\a[4]~input_o  & (!\Add0~15 )) # (!\a[4]~input_o  & ((\Add0~15 ) # (GND)))))
// \Add0~19  = CARRY((\Add0~17_combout  & (!\a[4]~input_o  & !\Add0~15 )) # (!\Add0~17_combout  & ((!\Add0~15 ) # (!\a[4]~input_o ))))

	.dataa(\Add0~17_combout ),
	.datab(\a[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (!\ALUOp[2]~input_o  & \Add0~18_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(\Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h5050;
defparam \Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \ALUOut[4]$latch (
// Equation(s):
// \ALUOut[4]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[4]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~20_combout ))

	.dataa(\Add0~20_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[4]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[4]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = \ALUOp[1]~input_o  $ (\b[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[5]~input_o ),
	.cin(gnd),
	.combout(\Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h0FF0;
defparam \Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = ((\a[5]~input_o  $ (\Add0~21_combout  $ (!\Add0~19 )))) # (GND)
// \Add0~23  = CARRY((\a[5]~input_o  & ((\Add0~21_combout ) # (!\Add0~19 ))) # (!\a[5]~input_o  & (\Add0~21_combout  & !\Add0~19 )))

	.dataa(\a[5]~input_o ),
	.datab(\Add0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h698E;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (!\ALUOp[2]~input_o  & \Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h0F00;
defparam \Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \ALUOut[5]$latch (
// Equation(s):
// \ALUOut[5]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[5]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~24_combout ))

	.dataa(gnd),
	.datab(\Add0~24_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[5]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[5]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \ALUOp[1]~input_o  $ (\b[6]~input_o )

	.dataa(gnd),
	.datab(\ALUOp[1]~input_o ),
	.datac(gnd),
	.datad(\b[6]~input_o ),
	.cin(gnd),
	.combout(\Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~25 .lut_mask = 16'h33CC;
defparam \Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\Add0~25_combout  & ((\a[6]~input_o  & (\Add0~23  & VCC)) # (!\a[6]~input_o  & (!\Add0~23 )))) # (!\Add0~25_combout  & ((\a[6]~input_o  & (!\Add0~23 )) # (!\a[6]~input_o  & ((\Add0~23 ) # (GND)))))
// \Add0~27  = CARRY((\Add0~25_combout  & (!\a[6]~input_o  & !\Add0~23 )) # (!\Add0~25_combout  & ((!\Add0~23 ) # (!\a[6]~input_o ))))

	.dataa(\Add0~25_combout ),
	.datab(\a[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (!\ALUOp[2]~input_o  & \Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h0F00;
defparam \Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \ALUOut[6]$latch (
// Equation(s):
// \ALUOut[6]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[6]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~28_combout ))

	.dataa(gnd),
	.datab(\Add0~28_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[6]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[6]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N30
cycloneive_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_combout  = \ALUOp[1]~input_o  $ (\b[7]~input_o )

	.dataa(gnd),
	.datab(\ALUOp[1]~input_o ),
	.datac(gnd),
	.datad(\b[7]~input_o ),
	.cin(gnd),
	.combout(\Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~29 .lut_mask = 16'h33CC;
defparam \Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = ((\a[7]~input_o  $ (\Add0~29_combout  $ (!\Add0~27 )))) # (GND)
// \Add0~31  = CARRY((\a[7]~input_o  & ((\Add0~29_combout ) # (!\Add0~27 ))) # (!\a[7]~input_o  & (\Add0~29_combout  & !\Add0~27 )))

	.dataa(\a[7]~input_o ),
	.datab(\Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h698E;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (!\ALUOp[2]~input_o  & \Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h0F00;
defparam \Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \ALUOut[7]$latch (
// Equation(s):
// \ALUOut[7]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[7]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~32_combout ))

	.dataa(gnd),
	.datab(\Add0~32_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[7]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[7]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = \ALUOp[1]~input_o  $ (\b[8]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\b[8]~input_o ),
	.cin(gnd),
	.combout(\Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h55AA;
defparam \Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\Add0~33_combout  & ((\a[8]~input_o  & (\Add0~31  & VCC)) # (!\a[8]~input_o  & (!\Add0~31 )))) # (!\Add0~33_combout  & ((\a[8]~input_o  & (!\Add0~31 )) # (!\a[8]~input_o  & ((\Add0~31 ) # (GND)))))
// \Add0~35  = CARRY((\Add0~33_combout  & (!\a[8]~input_o  & !\Add0~31 )) # (!\Add0~33_combout  & ((!\Add0~31 ) # (!\a[8]~input_o ))))

	.dataa(\Add0~33_combout ),
	.datab(\a[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h9617;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (!\ALUOp[2]~input_o  & \Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~34_combout ),
	.cin(gnd),
	.combout(\Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h0F00;
defparam \Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \ALUOut[8]$latch (
// Equation(s):
// \ALUOut[8]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[8]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~36_combout ))

	.dataa(\Add0~36_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[8]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[8]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_combout  = \b[9]~input_o  $ (\ALUOp[1]~input_o )

	.dataa(gnd),
	.datab(\b[9]~input_o ),
	.datac(\ALUOp[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~37 .lut_mask = 16'h3C3C;
defparam \Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = ((\Add0~37_combout  $ (\a[9]~input_o  $ (!\Add0~35 )))) # (GND)
// \Add0~39  = CARRY((\Add0~37_combout  & ((\a[9]~input_o ) # (!\Add0~35 ))) # (!\Add0~37_combout  & (\a[9]~input_o  & !\Add0~35 )))

	.dataa(\Add0~37_combout ),
	.datab(\a[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h698E;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (!\ALUOp[2]~input_o  & \Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~38_combout ),
	.cin(gnd),
	.combout(\Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h0F00;
defparam \Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneive_lcell_comb \ALUOut[9]$latch (
// Equation(s):
// \ALUOut[9]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[9]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~40_combout ))

	.dataa(\Add0~40_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[9]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[9]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_combout  = \ALUOp[1]~input_o  $ (\b[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[10]~input_o ),
	.cin(gnd),
	.combout(\Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~41 .lut_mask = 16'h0FF0;
defparam \Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\a[10]~input_o  & ((\Add0~41_combout  & (\Add0~39  & VCC)) # (!\Add0~41_combout  & (!\Add0~39 )))) # (!\a[10]~input_o  & ((\Add0~41_combout  & (!\Add0~39 )) # (!\Add0~41_combout  & ((\Add0~39 ) # (GND)))))
// \Add0~43  = CARRY((\a[10]~input_o  & (!\Add0~41_combout  & !\Add0~39 )) # (!\a[10]~input_o  & ((!\Add0~39 ) # (!\Add0~41_combout ))))

	.dataa(\a[10]~input_o ),
	.datab(\Add0~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h9617;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (!\ALUOp[2]~input_o  & \Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h0F00;
defparam \Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \ALUOut[10]$latch (
// Equation(s):
// \ALUOut[10]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[10]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~44_combout ))

	.dataa(gnd),
	.datab(\Add0~44_combout ),
	.datac(\ALUOut[10]$latch~combout ),
	.datad(\Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[10]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = \ALUOp[1]~input_o  $ (\b[11]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[11]~input_o ),
	.cin(gnd),
	.combout(\Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h0FF0;
defparam \Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = ((\Add0~45_combout  $ (\a[11]~input_o  $ (!\Add0~43 )))) # (GND)
// \Add0~47  = CARRY((\Add0~45_combout  & ((\a[11]~input_o ) # (!\Add0~43 ))) # (!\Add0~45_combout  & (\a[11]~input_o  & !\Add0~43 )))

	.dataa(\Add0~45_combout ),
	.datab(\a[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h698E;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (!\ALUOp[2]~input_o  & \Add0~46_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~46_combout ),
	.cin(gnd),
	.combout(\Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h0F00;
defparam \Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \ALUOut[11]$latch (
// Equation(s):
// \ALUOut[11]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[11]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~48_combout ))

	.dataa(gnd),
	.datab(\Add0~48_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[11]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[11]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_combout  = \ALUOp[1]~input_o  $ (\b[12]~input_o )

	.dataa(gnd),
	.datab(\ALUOp[1]~input_o ),
	.datac(gnd),
	.datad(\b[12]~input_o ),
	.cin(gnd),
	.combout(\Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~49 .lut_mask = 16'h33CC;
defparam \Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\a[12]~input_o  & ((\Add0~49_combout  & (\Add0~47  & VCC)) # (!\Add0~49_combout  & (!\Add0~47 )))) # (!\a[12]~input_o  & ((\Add0~49_combout  & (!\Add0~47 )) # (!\Add0~49_combout  & ((\Add0~47 ) # (GND)))))
// \Add0~51  = CARRY((\a[12]~input_o  & (!\Add0~49_combout  & !\Add0~47 )) # (!\a[12]~input_o  & ((!\Add0~47 ) # (!\Add0~49_combout ))))

	.dataa(\a[12]~input_o ),
	.datab(\Add0~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h9617;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (!\ALUOp[2]~input_o  & \Add0~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h0F00;
defparam \Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \ALUOut[12]$latch (
// Equation(s):
// \ALUOut[12]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[12]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~52_combout ))

	.dataa(\Add0~52_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[12]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[12]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_combout  = \ALUOp[1]~input_o  $ (\b[13]~input_o )

	.dataa(gnd),
	.datab(\ALUOp[1]~input_o ),
	.datac(\b[13]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~53 .lut_mask = 16'h3C3C;
defparam \Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = ((\a[13]~input_o  $ (\Add0~53_combout  $ (!\Add0~51 )))) # (GND)
// \Add0~55  = CARRY((\a[13]~input_o  & ((\Add0~53_combout ) # (!\Add0~51 ))) # (!\a[13]~input_o  & (\Add0~53_combout  & !\Add0~51 )))

	.dataa(\a[13]~input_o ),
	.datab(\Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h698E;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (!\ALUOp[2]~input_o  & \Add0~54_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'h0F00;
defparam \Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \ALUOut[13]$latch (
// Equation(s):
// \ALUOut[13]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[13]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~56_combout ))

	.dataa(gnd),
	.datab(\Add0~56_combout ),
	.datac(\ALUOut[13]$latch~combout ),
	.datad(\Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[13]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_combout  = \ALUOp[1]~input_o  $ (\b[14]~input_o )

	.dataa(gnd),
	.datab(\ALUOp[1]~input_o ),
	.datac(\b[14]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~57 .lut_mask = 16'h3C3C;
defparam \Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\Add0~57_combout  & ((\a[14]~input_o  & (\Add0~55  & VCC)) # (!\a[14]~input_o  & (!\Add0~55 )))) # (!\Add0~57_combout  & ((\a[14]~input_o  & (!\Add0~55 )) # (!\a[14]~input_o  & ((\Add0~55 ) # (GND)))))
// \Add0~59  = CARRY((\Add0~57_combout  & (!\a[14]~input_o  & !\Add0~55 )) # (!\Add0~57_combout  & ((!\Add0~55 ) # (!\a[14]~input_o ))))

	.dataa(\Add0~57_combout ),
	.datab(\a[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h9617;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\Add0~58_combout  & !\ALUOp[2]~input_o )

	.dataa(gnd),
	.datab(\Add0~58_combout ),
	.datac(\ALUOp[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h0C0C;
defparam \Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \ALUOut[14]$latch (
// Equation(s):
// \ALUOut[14]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[14]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~60_combout ))

	.dataa(\Add0~60_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[14]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[14]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_combout  = \ALUOp[1]~input_o  $ (\b[15]~input_o )

	.dataa(gnd),
	.datab(\ALUOp[1]~input_o ),
	.datac(gnd),
	.datad(\b[15]~input_o ),
	.cin(gnd),
	.combout(\Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~61 .lut_mask = 16'h33CC;
defparam \Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = ((\a[15]~input_o  $ (\Add0~61_combout  $ (!\Add0~59 )))) # (GND)
// \Add0~63  = CARRY((\a[15]~input_o  & ((\Add0~61_combout ) # (!\Add0~59 ))) # (!\a[15]~input_o  & (\Add0~61_combout  & !\Add0~59 )))

	.dataa(\a[15]~input_o ),
	.datab(\Add0~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~62_combout ),
	.cout(\Add0~63 ));
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h698E;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \Add0~64 (
// Equation(s):
// \Add0~64_combout  = (!\ALUOp[2]~input_o  & \Add0~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~64 .lut_mask = 16'h0F00;
defparam \Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \ALUOut[15]$latch (
// Equation(s):
// \ALUOut[15]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[15]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~64_combout ))

	.dataa(gnd),
	.datab(\Add0~64_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[15]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[15]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N12
cycloneive_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_combout  = \ALUOp[1]~input_o  $ (\b[16]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[16]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~65 .lut_mask = 16'h5A5A;
defparam \Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = (\a[16]~input_o  & ((\Add0~65_combout  & (\Add0~63  & VCC)) # (!\Add0~65_combout  & (!\Add0~63 )))) # (!\a[16]~input_o  & ((\Add0~65_combout  & (!\Add0~63 )) # (!\Add0~65_combout  & ((\Add0~63 ) # (GND)))))
// \Add0~67  = CARRY((\a[16]~input_o  & (!\Add0~65_combout  & !\Add0~63 )) # (!\a[16]~input_o  & ((!\Add0~63 ) # (!\Add0~65_combout ))))

	.dataa(\a[16]~input_o ),
	.datab(\Add0~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~63 ),
	.combout(\Add0~66_combout ),
	.cout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'h9617;
defparam \Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \Add0~68 (
// Equation(s):
// \Add0~68_combout  = (!\ALUOp[2]~input_o  & \Add0~66_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[2]~input_o ),
	.datad(\Add0~66_combout ),
	.cin(gnd),
	.combout(\Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~68 .lut_mask = 16'h0F00;
defparam \Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cycloneive_lcell_comb \ALUOut[16]$latch (
// Equation(s):
// \ALUOut[16]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[16]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~68_combout ))

	.dataa(gnd),
	.datab(\Add0~68_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[16]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[16]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N2
cycloneive_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_combout  = \ALUOp[1]~input_o  $ (\b[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[17]~input_o ),
	.cin(gnd),
	.combout(\Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~69 .lut_mask = 16'h0FF0;
defparam \Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \Add0~70 (
// Equation(s):
// \Add0~70_combout  = ((\Add0~69_combout  $ (\a[17]~input_o  $ (!\Add0~67 )))) # (GND)
// \Add0~71  = CARRY((\Add0~69_combout  & ((\a[17]~input_o ) # (!\Add0~67 ))) # (!\Add0~69_combout  & (\a[17]~input_o  & !\Add0~67 )))

	.dataa(\Add0~69_combout ),
	.datab(\a[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~67 ),
	.combout(\Add0~70_combout ),
	.cout(\Add0~71 ));
// synopsys translate_off
defparam \Add0~70 .lut_mask = 16'h698E;
defparam \Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = (\Add0~70_combout  & !\ALUOp[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~70_combout ),
	.datad(\ALUOp[2]~input_o ),
	.cin(gnd),
	.combout(\Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'h00F0;
defparam \Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \ALUOut[17]$latch (
// Equation(s):
// \ALUOut[17]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[17]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~72_combout ))

	.dataa(gnd),
	.datab(\Add0~72_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[17]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[17]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N16
cycloneive_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_combout  = \ALUOp[1]~input_o  $ (\b[18]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[18]~input_o ),
	.cin(gnd),
	.combout(\Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~73 .lut_mask = 16'h0FF0;
defparam \Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_combout  = (\a[18]~input_o  & ((\Add0~73_combout  & (\Add0~71  & VCC)) # (!\Add0~73_combout  & (!\Add0~71 )))) # (!\a[18]~input_o  & ((\Add0~73_combout  & (!\Add0~71 )) # (!\Add0~73_combout  & ((\Add0~71 ) # (GND)))))
// \Add0~75  = CARRY((\a[18]~input_o  & (!\Add0~73_combout  & !\Add0~71 )) # (!\a[18]~input_o  & ((!\Add0~71 ) # (!\Add0~73_combout ))))

	.dataa(\a[18]~input_o ),
	.datab(\Add0~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~71 ),
	.combout(\Add0~74_combout ),
	.cout(\Add0~75 ));
// synopsys translate_off
defparam \Add0~74 .lut_mask = 16'h9617;
defparam \Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \Add0~76 (
// Equation(s):
// \Add0~76_combout  = (!\ALUOp[2]~input_o  & \Add0~74_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~74_combout ),
	.cin(gnd),
	.combout(\Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~76 .lut_mask = 16'h5500;
defparam \Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \ALUOut[18]$latch (
// Equation(s):
// \ALUOut[18]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[18]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~76_combout ))

	.dataa(\Add0~76_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[18]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[18]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[18]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[18]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N22
cycloneive_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_combout  = \b[19]~input_o  $ (\ALUOp[1]~input_o )

	.dataa(\b[19]~input_o ),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~77 .lut_mask = 16'h5A5A;
defparam \Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_combout  = ((\a[19]~input_o  $ (\Add0~77_combout  $ (!\Add0~75 )))) # (GND)
// \Add0~79  = CARRY((\a[19]~input_o  & ((\Add0~77_combout ) # (!\Add0~75 ))) # (!\a[19]~input_o  & (\Add0~77_combout  & !\Add0~75 )))

	.dataa(\a[19]~input_o ),
	.datab(\Add0~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~75 ),
	.combout(\Add0~78_combout ),
	.cout(\Add0~79 ));
// synopsys translate_off
defparam \Add0~78 .lut_mask = 16'h698E;
defparam \Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (!\ALUOp[2]~input_o  & \Add0~78_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(\Add0~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~80 .lut_mask = 16'h5050;
defparam \Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \ALUOut[19]$latch (
// Equation(s):
// \ALUOut[19]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[19]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~80_combout ))

	.dataa(\Add0~80_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[19]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[19]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[19]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[19]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_combout  = \ALUOp[1]~input_o  $ (\b[20]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[20]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~81 .lut_mask = 16'h5A5A;
defparam \Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \Add0~82 (
// Equation(s):
// \Add0~82_combout  = (\a[20]~input_o  & ((\Add0~81_combout  & (\Add0~79  & VCC)) # (!\Add0~81_combout  & (!\Add0~79 )))) # (!\a[20]~input_o  & ((\Add0~81_combout  & (!\Add0~79 )) # (!\Add0~81_combout  & ((\Add0~79 ) # (GND)))))
// \Add0~83  = CARRY((\a[20]~input_o  & (!\Add0~81_combout  & !\Add0~79 )) # (!\a[20]~input_o  & ((!\Add0~79 ) # (!\Add0~81_combout ))))

	.dataa(\a[20]~input_o ),
	.datab(\Add0~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~79 ),
	.combout(\Add0~82_combout ),
	.cout(\Add0~83 ));
// synopsys translate_off
defparam \Add0~82 .lut_mask = 16'h9617;
defparam \Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \Add0~84 (
// Equation(s):
// \Add0~84_combout  = (\Add0~82_combout  & !\ALUOp[2]~input_o )

	.dataa(\Add0~82_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ALUOp[2]~input_o ),
	.cin(gnd),
	.combout(\Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~84 .lut_mask = 16'h00AA;
defparam \Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \ALUOut[20]$latch (
// Equation(s):
// \ALUOut[20]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[20]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~84_combout ))

	.dataa(gnd),
	.datab(\Add0~84_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[20]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[20]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_combout  = \ALUOp[1]~input_o  $ (\b[21]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[21]~input_o ),
	.cin(gnd),
	.combout(\Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~85 .lut_mask = 16'h0FF0;
defparam \Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \Add0~86 (
// Equation(s):
// \Add0~86_combout  = ((\Add0~85_combout  $ (\a[21]~input_o  $ (!\Add0~83 )))) # (GND)
// \Add0~87  = CARRY((\Add0~85_combout  & ((\a[21]~input_o ) # (!\Add0~83 ))) # (!\Add0~85_combout  & (\a[21]~input_o  & !\Add0~83 )))

	.dataa(\Add0~85_combout ),
	.datab(\a[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~83 ),
	.combout(\Add0~86_combout ),
	.cout(\Add0~87 ));
// synopsys translate_off
defparam \Add0~86 .lut_mask = 16'h698E;
defparam \Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \Add0~88 (
// Equation(s):
// \Add0~88_combout  = (!\ALUOp[2]~input_o  & \Add0~86_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(\Add0~86_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~88 .lut_mask = 16'h5050;
defparam \Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \ALUOut[21]$latch (
// Equation(s):
// \ALUOut[21]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[21]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~88_combout ))

	.dataa(gnd),
	.datab(\Add0~88_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[21]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[21]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_combout  = \ALUOp[1]~input_o  $ (\b[22]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[22]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~89 .lut_mask = 16'h5A5A;
defparam \Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \Add0~90 (
// Equation(s):
// \Add0~90_combout  = (\Add0~89_combout  & ((\a[22]~input_o  & (\Add0~87  & VCC)) # (!\a[22]~input_o  & (!\Add0~87 )))) # (!\Add0~89_combout  & ((\a[22]~input_o  & (!\Add0~87 )) # (!\a[22]~input_o  & ((\Add0~87 ) # (GND)))))
// \Add0~91  = CARRY((\Add0~89_combout  & (!\a[22]~input_o  & !\Add0~87 )) # (!\Add0~89_combout  & ((!\Add0~87 ) # (!\a[22]~input_o ))))

	.dataa(\Add0~89_combout ),
	.datab(\a[22]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~87 ),
	.combout(\Add0~90_combout ),
	.cout(\Add0~91 ));
// synopsys translate_off
defparam \Add0~90 .lut_mask = 16'h9617;
defparam \Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \Add0~92 (
// Equation(s):
// \Add0~92_combout  = (!\ALUOp[2]~input_o  & \Add0~90_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~90_combout ),
	.cin(gnd),
	.combout(\Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~92 .lut_mask = 16'h5500;
defparam \Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \ALUOut[22]$latch (
// Equation(s):
// \ALUOut[22]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[22]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~92_combout ))

	.dataa(\Add0~92_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[22]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[22]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_combout  = \ALUOp[1]~input_o  $ (\b[23]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[23]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~93 .lut_mask = 16'h5A5A;
defparam \Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
cycloneive_lcell_comb \Add0~94 (
// Equation(s):
// \Add0~94_combout  = ((\Add0~93_combout  $ (\a[23]~input_o  $ (!\Add0~91 )))) # (GND)
// \Add0~95  = CARRY((\Add0~93_combout  & ((\a[23]~input_o ) # (!\Add0~91 ))) # (!\Add0~93_combout  & (\a[23]~input_o  & !\Add0~91 )))

	.dataa(\Add0~93_combout ),
	.datab(\a[23]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~91 ),
	.combout(\Add0~94_combout ),
	.cout(\Add0~95 ));
// synopsys translate_off
defparam \Add0~94 .lut_mask = 16'h698E;
defparam \Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \Add0~96 (
// Equation(s):
// \Add0~96_combout  = (\Add0~94_combout  & !\ALUOp[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~94_combout ),
	.datad(\ALUOp[2]~input_o ),
	.cin(gnd),
	.combout(\Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~96 .lut_mask = 16'h00F0;
defparam \Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \ALUOut[23]$latch (
// Equation(s):
// \ALUOut[23]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[23]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~96_combout ))

	.dataa(gnd),
	.datab(\Add0~96_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[23]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[23]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[23]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[23]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N4
cycloneive_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_combout  = \ALUOp[1]~input_o  $ (\b[24]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[24]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~97 .lut_mask = 16'h5A5A;
defparam \Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
cycloneive_lcell_comb \Add0~98 (
// Equation(s):
// \Add0~98_combout  = (\Add0~97_combout  & ((\a[24]~input_o  & (\Add0~95  & VCC)) # (!\a[24]~input_o  & (!\Add0~95 )))) # (!\Add0~97_combout  & ((\a[24]~input_o  & (!\Add0~95 )) # (!\a[24]~input_o  & ((\Add0~95 ) # (GND)))))
// \Add0~99  = CARRY((\Add0~97_combout  & (!\a[24]~input_o  & !\Add0~95 )) # (!\Add0~97_combout  & ((!\Add0~95 ) # (!\a[24]~input_o ))))

	.dataa(\Add0~97_combout ),
	.datab(\a[24]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~95 ),
	.combout(\Add0~98_combout ),
	.cout(\Add0~99 ));
// synopsys translate_off
defparam \Add0~98 .lut_mask = 16'h9617;
defparam \Add0~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \Add0~100 (
// Equation(s):
// \Add0~100_combout  = (!\ALUOp[2]~input_o  & \Add0~98_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~98_combout ),
	.cin(gnd),
	.combout(\Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~100 .lut_mask = 16'h5500;
defparam \Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \ALUOut[24]$latch (
// Equation(s):
// \ALUOut[24]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[24]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~100_combout ))

	.dataa(\Add0~100_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[24]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[24]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[24]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[24]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N26
cycloneive_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_combout  = \ALUOp[1]~input_o  $ (\b[25]~input_o )

	.dataa(\ALUOp[1]~input_o ),
	.datab(gnd),
	.datac(\b[25]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~101 .lut_mask = 16'h5A5A;
defparam \Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
cycloneive_lcell_comb \Add0~102 (
// Equation(s):
// \Add0~102_combout  = ((\a[25]~input_o  $ (\Add0~101_combout  $ (!\Add0~99 )))) # (GND)
// \Add0~103  = CARRY((\a[25]~input_o  & ((\Add0~101_combout ) # (!\Add0~99 ))) # (!\a[25]~input_o  & (\Add0~101_combout  & !\Add0~99 )))

	.dataa(\a[25]~input_o ),
	.datab(\Add0~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~99 ),
	.combout(\Add0~102_combout ),
	.cout(\Add0~103 ));
// synopsys translate_off
defparam \Add0~102 .lut_mask = 16'h698E;
defparam \Add0~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \Add0~104 (
// Equation(s):
// \Add0~104_combout  = (!\ALUOp[2]~input_o  & \Add0~102_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~102_combout ),
	.cin(gnd),
	.combout(\Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~104 .lut_mask = 16'h5500;
defparam \Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \ALUOut[25]$latch (
// Equation(s):
// \ALUOut[25]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[25]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~104_combout ))

	.dataa(gnd),
	.datab(\Add0~104_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[25]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[25]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[25]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[25]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N8
cycloneive_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_combout  = \b[26]~input_o  $ (\ALUOp[1]~input_o )

	.dataa(gnd),
	.datab(\b[26]~input_o ),
	.datac(\ALUOp[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~105 .lut_mask = 16'h3C3C;
defparam \Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
cycloneive_lcell_comb \Add0~106 (
// Equation(s):
// \Add0~106_combout  = (\Add0~105_combout  & ((\a[26]~input_o  & (\Add0~103  & VCC)) # (!\a[26]~input_o  & (!\Add0~103 )))) # (!\Add0~105_combout  & ((\a[26]~input_o  & (!\Add0~103 )) # (!\a[26]~input_o  & ((\Add0~103 ) # (GND)))))
// \Add0~107  = CARRY((\Add0~105_combout  & (!\a[26]~input_o  & !\Add0~103 )) # (!\Add0~105_combout  & ((!\Add0~103 ) # (!\a[26]~input_o ))))

	.dataa(\Add0~105_combout ),
	.datab(\a[26]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~103 ),
	.combout(\Add0~106_combout ),
	.cout(\Add0~107 ));
// synopsys translate_off
defparam \Add0~106 .lut_mask = 16'h9617;
defparam \Add0~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \Add0~108 (
// Equation(s):
// \Add0~108_combout  = (!\ALUOp[2]~input_o  & \Add0~106_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~106_combout ),
	.cin(gnd),
	.combout(\Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~108 .lut_mask = 16'h5500;
defparam \Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \ALUOut[26]$latch (
// Equation(s):
// \ALUOut[26]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[26]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~108_combout ))

	.dataa(\Add0~108_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[26]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[26]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[26]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[26]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N30
cycloneive_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_combout  = \ALUOp[1]~input_o  $ (\b[27]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[27]~input_o ),
	.cin(gnd),
	.combout(\Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~109 .lut_mask = 16'h0FF0;
defparam \Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
cycloneive_lcell_comb \Add0~110 (
// Equation(s):
// \Add0~110_combout  = ((\a[27]~input_o  $ (\Add0~109_combout  $ (!\Add0~107 )))) # (GND)
// \Add0~111  = CARRY((\a[27]~input_o  & ((\Add0~109_combout ) # (!\Add0~107 ))) # (!\a[27]~input_o  & (\Add0~109_combout  & !\Add0~107 )))

	.dataa(\a[27]~input_o ),
	.datab(\Add0~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~107 ),
	.combout(\Add0~110_combout ),
	.cout(\Add0~111 ));
// synopsys translate_off
defparam \Add0~110 .lut_mask = 16'h698E;
defparam \Add0~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \Add0~112 (
// Equation(s):
// \Add0~112_combout  = (!\ALUOp[2]~input_o  & \Add0~110_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~110_combout ),
	.cin(gnd),
	.combout(\Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~112 .lut_mask = 16'h5500;
defparam \Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \ALUOut[27]$latch (
// Equation(s):
// \ALUOut[27]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[27]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~112_combout ))

	.dataa(gnd),
	.datab(\Add0~112_combout ),
	.datac(\ALUOut[27]$latch~combout ),
	.datad(\Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[27]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[27]$latch .lut_mask = 16'hF0CC;
defparam \ALUOut[27]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N20
cycloneive_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_combout  = \ALUOp[1]~input_o  $ (\b[28]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[28]~input_o ),
	.cin(gnd),
	.combout(\Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~113 .lut_mask = 16'h0FF0;
defparam \Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
cycloneive_lcell_comb \Add0~114 (
// Equation(s):
// \Add0~114_combout  = (\Add0~113_combout  & ((\a[28]~input_o  & (\Add0~111  & VCC)) # (!\a[28]~input_o  & (!\Add0~111 )))) # (!\Add0~113_combout  & ((\a[28]~input_o  & (!\Add0~111 )) # (!\a[28]~input_o  & ((\Add0~111 ) # (GND)))))
// \Add0~115  = CARRY((\Add0~113_combout  & (!\a[28]~input_o  & !\Add0~111 )) # (!\Add0~113_combout  & ((!\Add0~111 ) # (!\a[28]~input_o ))))

	.dataa(\Add0~113_combout ),
	.datab(\a[28]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~111 ),
	.combout(\Add0~114_combout ),
	.cout(\Add0~115 ));
// synopsys translate_off
defparam \Add0~114 .lut_mask = 16'h9617;
defparam \Add0~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
cycloneive_lcell_comb \Add0~116 (
// Equation(s):
// \Add0~116_combout  = (!\ALUOp[2]~input_o  & \Add0~114_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~114_combout ),
	.cin(gnd),
	.combout(\Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~116 .lut_mask = 16'h5500;
defparam \Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \ALUOut[28]$latch (
// Equation(s):
// \ALUOut[28]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[28]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~116_combout ))

	.dataa(\Add0~116_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[28]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[28]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[28]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[28]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N6
cycloneive_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_combout  = \ALUOp[1]~input_o  $ (\b[29]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[29]~input_o ),
	.cin(gnd),
	.combout(\Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~117 .lut_mask = 16'h0FF0;
defparam \Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
cycloneive_lcell_comb \Add0~118 (
// Equation(s):
// \Add0~118_combout  = ((\Add0~117_combout  $ (\a[29]~input_o  $ (!\Add0~115 )))) # (GND)
// \Add0~119  = CARRY((\Add0~117_combout  & ((\a[29]~input_o ) # (!\Add0~115 ))) # (!\Add0~117_combout  & (\a[29]~input_o  & !\Add0~115 )))

	.dataa(\Add0~117_combout ),
	.datab(\a[29]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~115 ),
	.combout(\Add0~118_combout ),
	.cout(\Add0~119 ));
// synopsys translate_off
defparam \Add0~118 .lut_mask = 16'h698E;
defparam \Add0~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
cycloneive_lcell_comb \Add0~120 (
// Equation(s):
// \Add0~120_combout  = (!\ALUOp[2]~input_o  & \Add0~118_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~118_combout ),
	.cin(gnd),
	.combout(\Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~120 .lut_mask = 16'h5500;
defparam \Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cycloneive_lcell_comb \ALUOut[29]$latch (
// Equation(s):
// \ALUOut[29]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[29]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~120_combout ))

	.dataa(gnd),
	.datab(\Add0~120_combout ),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[29]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[29]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[29]$latch .lut_mask = 16'hFC0C;
defparam \ALUOut[29]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N0
cycloneive_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_combout  = \ALUOp[1]~input_o  $ (\b[30]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(\b[30]~input_o ),
	.cin(gnd),
	.combout(\Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~121 .lut_mask = 16'h0FF0;
defparam \Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
cycloneive_lcell_comb \Add0~122 (
// Equation(s):
// \Add0~122_combout  = (\a[30]~input_o  & ((\Add0~121_combout  & (\Add0~119  & VCC)) # (!\Add0~121_combout  & (!\Add0~119 )))) # (!\a[30]~input_o  & ((\Add0~121_combout  & (!\Add0~119 )) # (!\Add0~121_combout  & ((\Add0~119 ) # (GND)))))
// \Add0~123  = CARRY((\a[30]~input_o  & (!\Add0~121_combout  & !\Add0~119 )) # (!\a[30]~input_o  & ((!\Add0~119 ) # (!\Add0~121_combout ))))

	.dataa(\a[30]~input_o ),
	.datab(\Add0~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~119 ),
	.combout(\Add0~122_combout ),
	.cout(\Add0~123 ));
// synopsys translate_off
defparam \Add0~122 .lut_mask = 16'h9617;
defparam \Add0~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \Add0~124 (
// Equation(s):
// \Add0~124_combout  = (!\ALUOp[2]~input_o  & \Add0~122_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(\Add0~122_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~124 .lut_mask = 16'h5050;
defparam \Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y4_N20
cycloneive_lcell_comb \ALUOut[30]$latch (
// Equation(s):
// \ALUOut[30]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[30]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~124_combout ))

	.dataa(\Add0~124_combout ),
	.datab(gnd),
	.datac(\Mux32~0clkctrl_outclk ),
	.datad(\ALUOut[30]$latch~combout ),
	.cin(gnd),
	.combout(\ALUOut[30]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[30]$latch .lut_mask = 16'hFA0A;
defparam \ALUOut[30]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y4_N18
cycloneive_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_combout  = \b[31]~input_o  $ (\ALUOp[1]~input_o )

	.dataa(\b[31]~input_o ),
	.datab(gnd),
	.datac(\ALUOp[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~125 .lut_mask = 16'h5A5A;
defparam \Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
cycloneive_lcell_comb \Add0~126 (
// Equation(s):
// \Add0~126_combout  = \Add0~125_combout  $ (\Add0~123  $ (!\a[31]~input_o ))

	.dataa(gnd),
	.datab(\Add0~125_combout ),
	.datac(gnd),
	.datad(\a[31]~input_o ),
	.cin(\Add0~123 ),
	.combout(\Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~126 .lut_mask = 16'h3CC3;
defparam \Add0~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \Add0~128 (
// Equation(s):
// \Add0~128_combout  = (!\ALUOp[2]~input_o  & \Add0~126_combout )

	.dataa(\ALUOp[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~126_combout ),
	.cin(gnd),
	.combout(\Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~128 .lut_mask = 16'h5500;
defparam \Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \ALUOut[31]$latch (
// Equation(s):
// \ALUOut[31]$latch~combout  = (GLOBAL(\Mux32~0clkctrl_outclk ) & ((\ALUOut[31]$latch~combout ))) # (!GLOBAL(\Mux32~0clkctrl_outclk ) & (\Add0~128_combout ))

	.dataa(\Add0~128_combout ),
	.datab(gnd),
	.datac(\ALUOut[31]$latch~combout ),
	.datad(\Mux32~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALUOut[31]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \ALUOut[31]$latch .lut_mask = 16'hF0AA;
defparam \ALUOut[31]$latch .sum_lutc_input = "datac";
// synopsys translate_on

assign ALUOut[0] = \ALUOut[0]~output_o ;

assign ALUOut[1] = \ALUOut[1]~output_o ;

assign ALUOut[2] = \ALUOut[2]~output_o ;

assign ALUOut[3] = \ALUOut[3]~output_o ;

assign ALUOut[4] = \ALUOut[4]~output_o ;

assign ALUOut[5] = \ALUOut[5]~output_o ;

assign ALUOut[6] = \ALUOut[6]~output_o ;

assign ALUOut[7] = \ALUOut[7]~output_o ;

assign ALUOut[8] = \ALUOut[8]~output_o ;

assign ALUOut[9] = \ALUOut[9]~output_o ;

assign ALUOut[10] = \ALUOut[10]~output_o ;

assign ALUOut[11] = \ALUOut[11]~output_o ;

assign ALUOut[12] = \ALUOut[12]~output_o ;

assign ALUOut[13] = \ALUOut[13]~output_o ;

assign ALUOut[14] = \ALUOut[14]~output_o ;

assign ALUOut[15] = \ALUOut[15]~output_o ;

assign ALUOut[16] = \ALUOut[16]~output_o ;

assign ALUOut[17] = \ALUOut[17]~output_o ;

assign ALUOut[18] = \ALUOut[18]~output_o ;

assign ALUOut[19] = \ALUOut[19]~output_o ;

assign ALUOut[20] = \ALUOut[20]~output_o ;

assign ALUOut[21] = \ALUOut[21]~output_o ;

assign ALUOut[22] = \ALUOut[22]~output_o ;

assign ALUOut[23] = \ALUOut[23]~output_o ;

assign ALUOut[24] = \ALUOut[24]~output_o ;

assign ALUOut[25] = \ALUOut[25]~output_o ;

assign ALUOut[26] = \ALUOut[26]~output_o ;

assign ALUOut[27] = \ALUOut[27]~output_o ;

assign ALUOut[28] = \ALUOut[28]~output_o ;

assign ALUOut[29] = \ALUOut[29]~output_o ;

assign ALUOut[30] = \ALUOut[30]~output_o ;

assign ALUOut[31] = \ALUOut[31]~output_o ;

assign overflow = \overflow~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
