#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14fe04c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14fe0ceb0 .scope function.vec4.u32, "rtoi" "rtoi" 3 21, 3 21 0, S_0x14fe04c80;
 .timescale 0 0;
; Variable rtoi is vec4 return value of scope S_0x14fe0ceb0
v0x600001f0e880_0 .var/i "x", 31 0;
TD_$unit.rtoi ;
    %load/vec4 v0x600001f0e880_0;
    %ret/vec4 0, 0, 32;  Assign to rtoi (store_vec4_to_lval)
    %disable/flow S_0x14fe0ceb0;
    %end;
S_0x14fe04df0 .scope module, "sdram32_tb" "sdram32_tb" 4 3;
 .timescale -9 -9;
P_0x14fe0cd70 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000100000>;
P_0x14fe0cdb0 .param/l "DQM_WIDTH" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x14fe0cdf0 .param/l "NUM_PORTS" 0 4 16, +C4<00000000000000000000000000000010>;
P_0x14fe0ce30 .param/l "PORT_ADDR_WIDTH" 0 4 17, +C4<00000000000000000000000000010101>;
P_0x14fe0ce70 .param/l "PORT_OUTPUT_WIDTH" 0 4 20, +C4<00000000000000000000000000100000>;
v0x600001f10ea0_0 .array/port v0x600001f10ea0, 0;
L_0x60000061cfc0 .functor BUFZ 32, v0x600001f10ea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000061d110 .functor BUFZ 1, L_0x600000624070, C4<0>, C4<0>, C4<0>;
v0x600001f11170_0 .array/port v0x600001f11170, 0;
L_0x60000061d180 .functor BUFZ 1, v0x600001f11170_0, C4<0>, C4<0>, C4<0>;
v0x600001f10ea0_1 .array/port v0x600001f10ea0, 1;
L_0x60000061d340 .functor BUFZ 32, v0x600001f10ea0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000061d500 .functor BUFZ 1, L_0x600000624000, C4<0>, C4<0>, C4<0>;
v0x600001f11170_1 .array/port v0x600001f11170, 1;
L_0x60000061d420 .functor BUFZ 1, v0x600001f11170_1, C4<0>, C4<0>, C4<0>;
L_0x60000061faa0 .functor BUFZ 21, v0x600001f18630_0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x60000061fb10 .functor BUFZ 21, v0x600001f181b0_0, C4<000000000000000000000>, C4<000000000000000000000>, C4<000000000000000000000>;
L_0x60000061fb80 .functor BUFZ 32, v0x600001f187e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000061fbf0 .functor BUFZ 32, v0x600001f18360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x60000061fc60 .functor BUFZ 4, v0x600001f18750_0, C4<0000>, C4<0000>, C4<0000>;
L_0x60000061fcd0 .functor BUFZ 4, v0x600001f182d0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x60000061fe20 .functor BUFZ 1, v0x600001f18a20_0, C4<0>, C4<0>, C4<0>;
L_0x60000061fe90 .functor BUFZ 1, v0x600001f185a0_0, C4<0>, C4<0>, C4<0>;
L_0x60000061ff00 .functor BUFZ 1, v0x600001f18900_0, C4<0>, C4<0>, C4<0>;
L_0x60000061ff70 .functor BUFZ 1, v0x600001f18480_0, C4<0>, C4<0>, C4<0>;
L_0x600000624000 .functor BUFZ 1, L_0x60000061f950, C4<0>, C4<0>, C4<0>;
L_0x600000624070 .functor BUFZ 1, L_0x60000061f6b0, C4<0>, C4<0>, C4<0>;
v0x600001f1fba0_0 .net "addr", 10 0, v0x600001f0fd50_0;  1 drivers
v0x600001f1fc30_0 .net "ba", 1 0, v0x600001f0fde0_0;  1 drivers
v0x600001f1fcc0_0 .net "cas_n", 0 0, L_0x600001c05e00;  1 drivers
v0x600001f1fd50_0 .net "chip_clk", 0 0, L_0x60000061fa30;  1 drivers
v0x600001f1fde0_0 .net "cke", 0 0, v0x600001f0fe70_0;  1 drivers
v0x600001f1fe70_0 .var "clk", 0 0;
v0x600001f1ff00_0 .net "cs_n", 0 0, L_0x600001c05cc0;  1 drivers
RS_0x130040640 .resolv tri, v0x600001f134e0_0, L_0x600001c05f40;
v0x600001f18000_0 .net8 "dq", 31 0, RS_0x130040640;  2 drivers
v0x600001f18090_0 .net "dqm", 3 0, v0x600001f10090_0;  1 drivers
v0x600001f18120_0 .net "init_complete", 0 0, L_0x600001c05fe0;  1 drivers
v0x600001f181b0_0 .var "p0_addr", 20 0;
v0x600001f18240_0 .net "p0_available", 0 0, L_0x60000061d110;  1 drivers
v0x600001f182d0_0 .var "p0_byte_en", 3 0;
v0x600001f18360_0 .var "p0_data", 31 0;
v0x600001f183f0_0 .net "p0_q", 31 0, L_0x60000061cfc0;  1 drivers
v0x600001f18480_0 .var "p0_rd_req", 0 0;
v0x600001f18510_0 .net "p0_ready", 0 0, L_0x60000061d180;  1 drivers
v0x600001f185a0_0 .var "p0_wr_req", 0 0;
v0x600001f18630_0 .var "p1_addr", 20 0;
v0x600001f186c0_0 .net "p1_available", 0 0, L_0x60000061d500;  1 drivers
v0x600001f18750_0 .var "p1_byte_en", 3 0;
v0x600001f187e0_0 .var "p1_data", 31 0;
v0x600001f18870_0 .net "p1_q", 31 0, L_0x60000061d340;  1 drivers
v0x600001f18900_0 .var "p1_rd_req", 0 0;
v0x600001f18990_0 .net "p1_ready", 0 0, L_0x60000061d420;  1 drivers
v0x600001f18a20_0 .var "p1_wr_req", 0 0;
v0x600001f18ab0 .array "port_addr", 0 1;
v0x600001f18ab0_0 .net v0x600001f18ab0 0, 20 0, v0x600001f181b0_0; 1 drivers
v0x600001f18ab0_1 .net v0x600001f18ab0 1, 20 0, v0x600001f18630_0; 1 drivers
v0x600001f18b40 .array "port_available", 0 1;
v0x600001f18b40_0 .net v0x600001f18b40 0, 0 0, L_0x600000624070; 1 drivers
v0x600001f18b40_1 .net v0x600001f18b40 1, 0 0, L_0x600000624000; 1 drivers
v0x600001f18bd0 .array "port_byte_en", 0 1;
v0x600001f18bd0_0 .net v0x600001f18bd0 0, 3 0, v0x600001f182d0_0; 1 drivers
v0x600001f18bd0_1 .net v0x600001f18bd0 1, 3 0, v0x600001f18750_0; 1 drivers
v0x600001f18c60 .array "port_data", 0 1;
v0x600001f18c60_0 .net v0x600001f18c60 0, 31 0, v0x600001f18360_0; 1 drivers
v0x600001f18c60_1 .net v0x600001f18c60 1, 31 0, v0x600001f187e0_0; 1 drivers
v0x600001f18cf0 .array "port_q", 0 1;
v0x600001f18cf0_0 .net v0x600001f18cf0 0, 31 0, v0x600001f10ea0_0; 1 drivers
v0x600001f18cf0_1 .net v0x600001f18cf0 1, 31 0, v0x600001f10ea0_1; 1 drivers
v0x600001f18d80 .array "port_rd", 0 1;
v0x600001f18d80_0 .net v0x600001f18d80 0, 0 0, v0x600001f18480_0; 1 drivers
v0x600001f18d80_1 .net v0x600001f18d80 1, 0 0, v0x600001f18900_0; 1 drivers
v0x600001f18e10 .array "port_ready", 0 1;
v0x600001f18e10_0 .net v0x600001f18e10 0, 0 0, v0x600001f11170_0; 1 drivers
v0x600001f18e10_1 .net v0x600001f18e10 1, 0 0, v0x600001f11170_1; 1 drivers
v0x600001f18ea0 .array "port_wr", 0 1;
v0x600001f18ea0_0 .net v0x600001f18ea0 0, 0 0, v0x600001f185a0_0; 1 drivers
v0x600001f18ea0_1 .net v0x600001f18ea0 1, 0 0, v0x600001f18a20_0; 1 drivers
v0x600001f18f30_0 .net "ras_n", 0 0, L_0x600001c05d60;  1 drivers
v0x600001f18fc0_0 .var "reset", 0 0;
v0x600001f19050_0 .net "sdram_cmd", 2 0, L_0x600001c04640;  1 drivers
v0x600001f190e0_0 .net "we_n", 0 0, L_0x600001c05ea0;  1 drivers
E_0x60000384e740 .event anyedge, v0x600001f18240_0;
E_0x60000384e780 .event anyedge, v0x600001f18510_0;
E_0x60000384e7c0 .event anyedge, v0x600001f115f0_0;
E_0x60000384e800 .event anyedge, v0x600001f18990_0;
E_0x60000384e840 .event anyedge, v0x600001f105a0_0;
E_0x60000384e880 .event anyedge, v0x600001f10990_0;
v0x600001f11050_1 .array/port v0x600001f11050, 1;
v0x600001f11440_1 .array/port v0x600001f11440, 1;
E_0x60000384e8c0/0 .event anyedge, v0x600001f11290_1, v0x600001f11200_1, v0x600001f11050_1, v0x600001f11440_1;
E_0x60000384e8c0/1 .event anyedge, v0x600001f110e0_1, v0x600001f114d0_1;
E_0x60000384e8c0 .event/or E_0x60000384e8c0/0, E_0x60000384e8c0/1;
v0x600001f11050_0 .array/port v0x600001f11050, 0;
v0x600001f11440_0 .array/port v0x600001f11440, 0;
E_0x60000384e940/0 .event anyedge, v0x600001f11290_0, v0x600001f11200_0, v0x600001f11050_0, v0x600001f11440_0;
E_0x60000384e940/1 .event anyedge, v0x600001f110e0_0, v0x600001f114d0_0;
E_0x60000384e940 .event/or E_0x60000384e940/0, E_0x60000384e940/1;
E_0x60000384e980/0 .event anyedge, v0x600001f0fe70_0, v0x600001f10120_0, v0x600001f10240_0, v0x600001f102d0_0;
E_0x60000384e980/1 .event anyedge, v0x600001f101b0_0, v0x600001f0fde0_0, v0x600001f10090_0, v0x600001f0fd50_0;
E_0x60000384e980/2 .event anyedge, v0x600001f10000_0, v0x600001f19050_0;
E_0x60000384e980 .event/or E_0x60000384e980/0, E_0x60000384e980/1, E_0x60000384e980/2;
E_0x60000384e900/0 .event anyedge, v0x600001f186c0_0, v0x600001f18990_0, v0x600001f18870_0, v0x600001f187e0_0;
E_0x60000384e900/1 .event anyedge, v0x600001f18630_0, v0x600001f18a20_0, v0x600001f18900_0;
E_0x60000384e900 .event/or E_0x60000384e900/0, E_0x60000384e900/1;
E_0x60000384ea00/0 .event anyedge, v0x600001f18240_0, v0x600001f18510_0, v0x600001f183f0_0, v0x600001f18360_0;
E_0x60000384ea00/1 .event anyedge, v0x600001f181b0_0, v0x600001f185a0_0, v0x600001f18480_0;
E_0x60000384ea00 .event/or E_0x60000384ea00/0, E_0x60000384ea00/1;
L_0x600001c04640 .concat [ 1 1 1 0], L_0x600001c05ea0, L_0x600001c05e00, L_0x600001c05d60;
L_0x600001c06080 .reduce/nor v0x600001f1fe70_0;
S_0x14fe354b0 .scope module, "sdram" "sdram" 4 122, 3 27 0, S_0x14fe04df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdram_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "init_complete";
    .port_info 4 /INPUT 42 "port_addr";
    .port_info 5 /INPUT 64 "port_data";
    .port_info 6 /INPUT 8 "port_byte_en";
    .port_info 7 /OUTPUT 64 "port_q";
    .port_info 8 /INPUT 2 "port_wr";
    .port_info 9 /INPUT 2 "port_rd";
    .port_info 10 /OUTPUT 2 "port_available";
    .port_info 11 /OUTPUT 2 "port_ready";
    .port_info 12 /INOUT 32 "SDRAM_DQ";
    .port_info 13 /OUTPUT 11 "SDRAM_A";
    .port_info 14 /OUTPUT 4 "SDRAM_DQM";
    .port_info 15 /OUTPUT 2 "SDRAM_BA";
    .port_info 16 /OUTPUT 1 "SDRAM_nCS";
    .port_info 17 /OUTPUT 1 "SDRAM_nWE";
    .port_info 18 /OUTPUT 1 "SDRAM_nRAS";
    .port_info 19 /OUTPUT 1 "SDRAM_nCAS";
    .port_info 20 /OUTPUT 1 "SDRAM_CKE";
    .port_info 21 /OUTPUT 1 "SDRAM_CLK";
P_0x15002d200 .param/l "BANK_WIDTH" 0 3 40, +C4<00000000000000000000000000000010>;
P_0x15002d240 .param/l "BURST_LENGTH" 0 3 30, +C4<00000000000000000000000000000001>;
P_0x15002d280 .param/l "BURST_TYPE" 0 3 31, +C4<00000000000000000000000000000000>;
P_0x15002d2c0 .param/l "CAS_LATENCY" 0 3 34, +C4<00000000000000000000000000000010>;
P_0x15002d300 .param/real "CLOCK_PERIOD_NANO_SEC" 1 3 119, Cr<m5000000000000000gfc5>; value=10.0000
P_0x15002d340 .param/l "CLOCK_SPEED_MHZ" 0 3 28, +C4<00000000000000000000000001100100>;
P_0x15002d380 .param/l "COL_WIDTH" 0 3 38, +C4<00000000000000000000000000001000>;
P_0x15002d3c0 .param/l "CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND" 1 3 147, +C4<000000000000000000000000000000100>;
P_0x15002d400 .param/l "CYCLES_BETWEEN_ACTIVE_COMMAND" 1 3 139, +C4<000000000000000000000000000000111>;
P_0x15002d440 .param/l "CYCLES_FOR_ACTIVE_ROW" 1 3 143, +C4<000000000000000000000000000000010>;
P_0x15002d480 .param/l "CYCLES_FOR_AUTOREFRESH" 1 3 134, +C4<000000000000000000000000000001001>;
P_0x15002d4c0 .param/l "CYCLES_PER_REFRESH" 1 3 152, +C4<000000000000000000000010111011101>;
P_0x15002d500 .param/l "CYCLES_UNTIL_CLEAR_INHIBIT" 1 3 126, +C4<0000000000000000000010011101110101>;
P_0x15002d540 .param/l "CYCLES_UNTIL_INIT_PRECHARGE_END" 1 3 159, +C4<000000000000000000000010011110000001>;
P_0x15002d580 .param/l "CYCLES_UNTIL_REFRESH1_END" 1 3 162, +C4<0000000000000000000000010011110001010>;
P_0x15002d5c0 .param/l "CYCLES_UNTIL_REFRESH2_END" 1 3 163, +C4<00000000000000000000000010011110010011>;
P_0x15002d600 .param/l "CYCLES_UNTIL_START_INHIBIT" 1 3 122, +C4<000000000000000000001001110001001>;
P_0x15002d640 .param/l "DATA_WIDTH" 0 3 36, +C4<00000000000000000000000000100000>;
P_0x15002d680 .param/l "DQM_WIDTH" 0 3 41, +C4<00000000000000000000000000000100>;
P_0x15002d6c0 .param/l "NUM_PORTS" 0 3 82, +C4<00000000000000000000000000000010>;
P_0x15002d700 .param/l "PORT_ADDR_WIDTH" 0 3 84, +C4<00000000000000000000000000010101>;
P_0x15002d740 .param/l "PORT_BITS" 1 3 226, +C4<000000000000000000000000000000000>;
P_0x15002d780 .param/l "PORT_BURST_LENGTH" 0 3 85, +C4<00000000000000000000000000000001>;
P_0x15002d7c0 .param/l "PORT_OUTPUT_WIDTH" 0 3 86, +C4<00000000000000000000000000100000>;
P_0x15002d800 .param/l "PRECHARGE_BIT" 0 3 39, +C4<00000000000000000000000000001010>;
P_0x15002d840 .param/l "ROW_WIDTH" 0 3 37, +C4<00000000000000000000000000001011>;
P_0x15002d880 .param/l "SETTING_INHIBIT_DELAY_MICRO_SEC" 0 3 44, +C4<00000000000000000000000001100100>;
P_0x15002d8c0 .param/l "SETTING_REFRESH_TIMER_NANO_SEC" 0 3 74, +C4<00000000000000000011101010011000>;
P_0x15002d900 .param/l "SETTING_T_CK_MIN_CLOCK_CYCLE_TIME_NANO_SEC" 0 3 47, +C4<00000000000000000000000000000110>;
P_0x15002d940 .param/l "SETTING_T_MRD_MIN_LOAD_MODE_CLOCK_CYCLES" 0 3 71, +C4<00000000000000000000000000000010>;
P_0x15002d980 .param/l "SETTING_T_RAS_MIN_ROW_ACTIVE_TIME_NANO_SEC" 0 3 50, +C4<00000000000000000000000000110000>;
P_0x15002d9c0 .param/l "SETTING_T_RCD_MIN_READ_WRITE_DELAY_NANO_SEC" 0 3 65, +C4<00000000000000000000000000010010>;
P_0x15002da00 .param/l "SETTING_T_RC_MIN_ACTIVE_TO_ACTIVE_PERIOD_NANO_SEC" 0 3 62, +C4<00000000000000000000000000111100>;
P_0x15002da40 .param/l "SETTING_T_RC_MIN_ROW_CYCLE_TIME_NANO_SEC" 0 3 53, +C4<00000000000000000000000000111100>;
P_0x15002da80 .param/l "SETTING_T_RFC_MIN_AUTOREFRESH_PERIOD_NANO_SEC" 0 3 59, +C4<00000000000000000000000001010000>;
P_0x15002dac0 .param/l "SETTING_T_RP_MIN_PRECHARGE_CMD_PERIOD_NANO_SEC" 0 3 56, +C4<00000000000000000000000000010010>;
P_0x15002db00 .param/l "SETTING_T_WR_MIN_WRITE_AUTO_PRECHARGE_RECOVERY_NANO_SEC" 0 3 68, +C4<00000000000000000000000000010000>;
P_0x15002db40 .param/l "SETTING_USE_FAST_INPUT_REGISTER" 0 3 79, +C4<00000000000000000000000000000001>;
P_0x15002db80 .param/l "WRITE_BURST" 0 3 32, +C4<00000000000000000000000000000000>;
enum0x600000300000 .enum2 (4)
   "COMMAND_NOP" 7,
   "COMMAND_ACTIVE" 3,
   "COMMAND_READ" 5,
   "COMMAND_WRITE" 4,
   "COMMAND_PRECHARGE" 2,
   "COMMAND_AUTO_REFRESH" 1,
   "COMMAND_LOAD_MODE_REG" 0
 ;
enum0x600000300080 .enum2 (3)
   "INIT" 0,
   "IDLE" 1,
   "DELAY" 2,
   "WRITE" 3,
   "READ" 4,
   "READ_OUTPUT" 5
 ;
enum0x600000300100 .enum2 (2)
   "IO_NONE" 0,
   "IO_WRITE" 1,
   "IO_READ" 2
 ;
L_0x60000061fa30 .functor BUFZ 1, L_0x600001c06080, C4<0>, C4<0>, C4<0>;
v0x600001f0fd50_0 .var "SDRAM_A", 10 0;
v0x600001f0fde0_0 .var "SDRAM_BA", 1 0;
v0x600001f0fe70_0 .var "SDRAM_CKE", 0 0;
v0x600001f0ff00_0 .net "SDRAM_CLK", 0 0, L_0x60000061fa30;  alias, 1 drivers
v0x600001f10000_0 .net8 "SDRAM_DQ", 31 0, RS_0x130040640;  alias, 2 drivers
v0x600001f10090_0 .var "SDRAM_DQM", 3 0;
v0x600001f10120_0 .net "SDRAM_nCAS", 0 0, L_0x600001c05e00;  alias, 1 drivers
v0x600001f101b0_0 .net "SDRAM_nCS", 0 0, L_0x600001c05cc0;  alias, 1 drivers
v0x600001f10240_0 .net "SDRAM_nRAS", 0 0, L_0x600001c05d60;  alias, 1 drivers
v0x600001f102d0_0 .net "SDRAM_nWE", 0 0, L_0x600001c05ea0;  alias, 1 drivers
v0x600001f10360_0 .net/2u *"_ivl_20", 3 0, v0x600001f117a0_0;  1 drivers
o0x130040790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x600001f103f0_0 name=_ivl_21
L_0x130078130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001f10480_0 .net/2u *"_ivl_25", 2 0, L_0x130078130;  1 drivers
v0x600001f10510_0 .var "active_port", 0 0;
v0x600001f105a0_0 .net "clk", 0 0, v0x600001f1fe70_0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001f10630_0 .net "concrete_burst_length", 2 0, L_0x1300780e8;  1 drivers
L_0x130078178 .functor BUFT 1, C4<0001000100000>, C4<0>, C4<0>, C4<0>;
v0x600001f106c0_0 .net "configured_mode", 12 0, L_0x130078178;  1 drivers
v0x600001f10750_0 .var/2u "current_io_operation", 1 0;
v0x600001f107e0_0 .var "delay_counter", 31 0;
v0x600001f10870_0 .var/2u "delay_state", 2 0;
v0x600001f10900_0 .var "dq_output", 0 0;
v0x600001f10990_0 .net "init_complete", 0 0, L_0x600001c05fe0;  alias, 1 drivers
v0x600001f10a20 .array "port_addr", 0 1;
v0x600001f10a20_0 .net v0x600001f10a20 0, 20 0, L_0x60000061fb10; 1 drivers
v0x600001f10a20_1 .net v0x600001f10a20 1, 20 0, L_0x60000061faa0; 1 drivers
v0x600001f10ab0 .array "port_addr_current", 0 1;
v0x600001f10ab0_0 .net v0x600001f10ab0 0, 20 0, L_0x600001c05900; 1 drivers
v0x600001f10ab0_1 .net v0x600001f10ab0 1, 20 0, L_0x600001c05b80; 1 drivers
v0x600001f10b40 .array "port_addr_queue", 0 1, 20 0;
v0x600001f10bd0 .array "port_available", 0 1;
v0x600001f10bd0_0 .net v0x600001f10bd0 0, 0 0, L_0x60000061f6b0; 1 drivers
v0x600001f10bd0_1 .net v0x600001f10bd0 1, 0 0, L_0x60000061f950; 1 drivers
v0x600001f10c60 .array "port_byte_en", 0 1;
v0x600001f10c60_0 .net v0x600001f10c60 0, 3 0, L_0x60000061fcd0; 1 drivers
v0x600001f10c60_1 .net v0x600001f10c60 1, 3 0, L_0x60000061fc60; 1 drivers
v0x600001f10cf0 .array "port_byte_en_queue", 0 1, 3 0;
v0x600001f10d80 .array "port_data", 0 1;
v0x600001f10d80_0 .net v0x600001f10d80 0, 31 0, L_0x60000061fbf0; 1 drivers
v0x600001f10d80_1 .net v0x600001f10d80 1, 31 0, L_0x60000061fb80; 1 drivers
v0x600001f10e10 .array "port_data_queue", 0 1, 31 0;
v0x600001f10ea0 .array "port_q", 0 1, 31 0;
v0x600001f10f30 .array "port_rd", 0 1;
v0x600001f10f30_0 .net v0x600001f10f30 0, 0 0, L_0x60000061ff70; 1 drivers
v0x600001f10f30_1 .net v0x600001f10f30 1, 0 0, L_0x60000061ff00; 1 drivers
v0x600001f10fc0 .array "port_rd_prev", 0 1, 0 0;
v0x600001f11050 .array "port_rd_queue", 0 1, 0 0;
v0x600001f110e0 .array "port_rd_req", 0 1;
v0x600001f110e0_0 .net v0x600001f110e0 0, 0 0, L_0x60000061f4f0; 1 drivers
v0x600001f110e0_1 .net v0x600001f110e0 1, 0 0, L_0x60000061f790; 1 drivers
v0x600001f11170 .array "port_ready", 0 1, 0 0;
v0x600001f11200 .array "port_req", 0 1;
v0x600001f11200_0 .net v0x600001f11200 0, 0 0, L_0x60000061f560; 1 drivers
v0x600001f11200_1 .net v0x600001f11200 1, 0 0, L_0x60000061f800; 1 drivers
v0x600001f11290 .array "port_req_queue", 0 1;
v0x600001f11290_0 .net v0x600001f11290 0, 0 0, L_0x60000061f5d0; 1 drivers
v0x600001f11290_1 .net v0x600001f11290 1, 0 0, L_0x60000061f870; 1 drivers
v0x600001f11320 .array "port_wr", 0 1;
v0x600001f11320_0 .net v0x600001f11320 0, 0 0, L_0x60000061fe90; 1 drivers
v0x600001f11320_1 .net v0x600001f11320 1, 0 0, L_0x60000061fe20; 1 drivers
v0x600001f113b0 .array "port_wr_prev", 0 1, 0 0;
v0x600001f11440 .array "port_wr_queue", 0 1, 0 0;
v0x600001f114d0 .array "port_wr_req", 0 1;
v0x600001f114d0_0 .net v0x600001f114d0 0, 0 0, L_0x60000061f480; 1 drivers
v0x600001f114d0_1 .net v0x600001f114d0 1, 0 0, L_0x60000061f720; 1 drivers
v0x600001f11560_0 .var "read_counter", 3 0;
v0x600001f115f0_0 .var "refresh_counter", 15 0;
v0x600001f11680_0 .net "reset", 0 0, v0x600001f18fc0_0;  1 drivers
v0x600001f11710_0 .net "sdram_clk", 0 0, L_0x600001c06080;  1 drivers
v0x600001f117a0_0 .var/2u "sdram_command", 3 0;
v0x600001f11830_0 .var "sdram_data", 31 0;
v0x600001f118c0_0 .var "sdram_dq_reg", 31 0;
v0x600001f11950_0 .var/2u "state", 2 0;
E_0x60000384f440 .event posedge, v0x600001f105a0_0;
E_0x60000384f480 .event posedge, v0x600001f11710_0;
L_0x600001c05cc0 .part v0x600001f117a0_0, 3, 1;
L_0x600001c05d60 .part v0x600001f117a0_0, 2, 1;
L_0x600001c05e00 .part v0x600001f117a0_0, 1, 1;
L_0x600001c05ea0 .part v0x600001f117a0_0, 0, 1;
L_0x600001c05f40 .functor MUXZ 32, o0x130040790, v0x600001f11830_0, v0x600001f10900_0, C4<>;
L_0x600001c05fe0 .cmp/ne 3, v0x600001f11950_0, L_0x130078130;
S_0x14fe35620 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 351, 3 351 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0e6d0_0 .var/2s "i", 31 0;
S_0x14fe33380 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 372, 3 372 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0e640_0 .var/2s "i", 31 0;
S_0x14fe334f0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 435, 3 435 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0e5b0_0 .var/2s "i", 31 0;
S_0x14fe32f00 .scope begin, "$unm_blk_30" "$unm_blk_30" 3 480, 3 480 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0e520_0 .var "active_port_entries", 43 0;
S_0x14fe33070 .scope begin, "$unm_blk_31" "$unm_blk_31" 3 505, 3 505 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0e760_0 .var "active_port_entries", 43 0;
S_0x14fe31890 .scope begin, "$unm_blk_34" "$unm_blk_34" 3 539, 3 539 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0ef40_0 .var "expected_count", 3 0;
v0x600001f0f3c0_0 .var "temp", 255 0;
S_0x14fe31a00 .scope function.vec4.s44, "get_active_port" "get_active_port" 3 316, 3 316 0, S_0x14fe354b0;
 .timescale 0 0;
; Variable get_active_port is vec4 return value of scope S_0x14fe31a00
v0x600001f0f210_0 .var "selection", 43 0;
TD_sdram32_tb.sdram.get_active_port ;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x600001f10b40, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f210_0, 4, 8;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x600001f10e10, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f210_0, 4, 32;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x600001f10cf0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f210_0, 4, 4;
    %load/vec4 v0x600001f0f210_0;
    %ret/vec4 0, 0, 44;  Assign to get_active_port (store_vec4_to_lval)
    %disable/flow S_0x14fe31a00;
    %end;
S_0x14fe28990 .scope autofunction.vec4.s1, "get_priority_port" "get_priority_port" 3 265, 3 265 0, S_0x14fe354b0;
 .timescale 0 0;
; Variable get_priority_port is vec4 return value of scope S_0x14fe28990
v0x600001f0f330_0 .var/2u "result", 0 0;
TD_sdram32_tb.sdram.get_priority_port ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f0f330_0, 0, 1;
    %fork t_1, S_0x14fe28b00;
    %jmp t_0;
    .scope S_0x14fe28b00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f0f2a0_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x600001f0f2a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v0x600001f0f2a0_0;
    %load/vec4a v0x600001f11200, 4;
    %flag_set/vec4 8;
    %jmp/1 T_2.5, 8;
    %ix/getv/s 4, v0x600001f0f2a0_0;
    %load/vec4a v0x600001f11290, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.5;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x600001f0f2a0_0;
    %pad/s 1;
    %store/vec4 v0x600001f0f330_0, 0, 1;
    %jmp T_2.1; break
T_2.3 ;
T_2.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001f0f2a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001f0f2a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .scope S_0x14fe28990;
t_0 %join;
    %vpi_call/w 3 273 "$display", "Priority port identified as %b", v0x600001f0f330_0 {0 0 0};
    %load/vec4 v0x600001f0f330_0;
    %ret/vec4 0, 0, 1;  Assign to get_priority_port (store_vec4_to_lval)
    %disable/flow S_0x14fe28990;
    %end;
S_0x14fe28b00 .scope autobegin, "$ivl_for_loop0" "$ivl_for_loop0" 3 267, 3 267 0, S_0x14fe28990;
 .timescale 0 0;
v0x600001f0f2a0_0 .var/2s "i", 31 0;
S_0x14fe28c70 .scope generate, "port_loop[0]" "port_loop[0]" 3 247, 3 247 0, S_0x14fe354b0;
 .timescale 0 0;
P_0x60000384f4c0 .param/l "i" 1 3 247, +C4<00>;
L_0x60000061f480 .functor AND 1, L_0x60000061fe90, L_0x600001c057c0, C4<1>, C4<1>;
L_0x60000061f4f0 .functor AND 1, L_0x60000061ff70, L_0x600001c05860, C4<1>, C4<1>;
L_0x60000061f560 .functor OR 1, L_0x60000061f480, L_0x60000061f4f0, C4<0>, C4<0>;
L_0x60000061f5d0 .functor OR 1, v0x600001f11440_0, v0x600001f11050_0, C4<0>, C4<0>;
L_0x60000061f640 .functor NOT 1, L_0x60000061f560, C4<0>, C4<0>, C4<0>;
L_0x60000061f6b0 .functor AND 1, L_0x600001c059a0, L_0x60000061f640, C4<1>, C4<1>;
v0x600001f0f4e0_0 .net *"_ivl_11", 0 0, L_0x600001c05860;  1 drivers
L_0x130078058 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001f0f570_0 .net/2u *"_ivl_31", 2 0, L_0x130078058;  1 drivers
v0x600001f0f600_0 .net *"_ivl_33", 0 0, L_0x600001c059a0;  1 drivers
v0x600001f0f690_0 .net *"_ivl_36", 0 0, L_0x60000061f640;  1 drivers
v0x600001f0f720_0 .net *"_ivl_4", 0 0, L_0x600001c057c0;  1 drivers
v0x600001f113b0_0 .array/port v0x600001f113b0, 0;
L_0x600001c057c0 .reduce/nor v0x600001f113b0_0;
v0x600001f10fc0_0 .array/port v0x600001f10fc0, 0;
L_0x600001c05860 .reduce/nor v0x600001f10fc0_0;
v0x600001f10b40_0 .array/port v0x600001f10b40, 0;
L_0x600001c05900 .functor MUXZ 21, L_0x60000061fb10, v0x600001f10b40_0, L_0x60000061f5d0, C4<>;
L_0x600001c059a0 .cmp/eq 3, v0x600001f11950_0, L_0x130078058;
S_0x14fe28de0 .scope generate, "port_loop[1]" "port_loop[1]" 3 247, 3 247 0, S_0x14fe354b0;
 .timescale 0 0;
P_0x60000384f580 .param/l "i" 1 3 247, +C4<01>;
L_0x60000061f720 .functor AND 1, L_0x60000061fe20, L_0x600001c05a40, C4<1>, C4<1>;
L_0x60000061f790 .functor AND 1, L_0x60000061ff00, L_0x600001c05ae0, C4<1>, C4<1>;
L_0x60000061f800 .functor OR 1, L_0x60000061f720, L_0x60000061f790, C4<0>, C4<0>;
L_0x60000061f870 .functor OR 1, v0x600001f11440_1, v0x600001f11050_1, C4<0>, C4<0>;
L_0x60000061f8e0 .functor NOT 1, L_0x60000061f800, C4<0>, C4<0>, C4<0>;
L_0x60000061f950 .functor AND 1, L_0x600001c05c20, L_0x60000061f8e0, C4<1>, C4<1>;
v0x600001f0f7b0_0 .net *"_ivl_11", 0 0, L_0x600001c05ae0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001f0f840_0 .net/2u *"_ivl_31", 2 0, L_0x1300780a0;  1 drivers
v0x600001f0f8d0_0 .net *"_ivl_33", 0 0, L_0x600001c05c20;  1 drivers
v0x600001f0f960_0 .net *"_ivl_36", 0 0, L_0x60000061f8e0;  1 drivers
v0x600001f0f9f0_0 .net *"_ivl_4", 0 0, L_0x600001c05a40;  1 drivers
v0x600001f113b0_1 .array/port v0x600001f113b0, 1;
L_0x600001c05a40 .reduce/nor v0x600001f113b0_1;
v0x600001f10fc0_1 .array/port v0x600001f10fc0, 1;
L_0x600001c05ae0 .reduce/nor v0x600001f10fc0_1;
v0x600001f10b40_1 .array/port v0x600001f10b40, 1;
L_0x600001c05b80 .functor MUXZ 21, L_0x60000061faa0, v0x600001f10b40_1, L_0x60000061f870, C4<>;
L_0x600001c05c20 .cmp/eq 3, v0x600001f11950_0, L_0x1300780a0;
S_0x14fe28f50 .scope function.vec2.s1, "port_rd_pending" "port_rd_pending" 3 306, 3 306 0, S_0x14fe354b0;
 .timescale 0 0;
; Variable port_rd_pending is bool return value of scope S_0x14fe28f50
TD_sdram32_tb.sdram.port_rd_pending ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to port_rd_pending (store_vec4_to_lval)
    %fork t_3, S_0x14fe290c0;
    %jmp t_2;
    .scope S_0x14fe290c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f0fa80_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x600001f0fa80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_3.7, 5;
    %ix/getv/s 4, v0x600001f0fa80_0;
    %load/vec4a v0x600001f110e0, 4;
    %flag_set/vec4 8;
    %jmp/1 T_3.11, 8;
    %ix/getv/s 4, v0x600001f0fa80_0;
    %load/vec4a v0x600001f11050, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.11;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to port_rd_pending (store_vec4_to_lval)
    %jmp T_3.7; break
T_3.9 ;
T_3.8 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001f0fa80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001f0fa80_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %end;
    .scope S_0x14fe28f50;
t_2 %join;
    %end;
S_0x14fe290c0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 308, 3 308 0, S_0x14fe28f50;
 .timescale 0 0;
v0x600001f0fa80_0 .var/2s "i", 31 0;
S_0x14fe29230 .scope function.vec2.s1, "port_wr_pending" "port_wr_pending" 3 296, 3 296 0, S_0x14fe354b0;
 .timescale 0 0;
; Variable port_wr_pending is bool return value of scope S_0x14fe29230
TD_sdram32_tb.sdram.port_wr_pending ;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to port_wr_pending (store_vec4_to_lval)
    %fork t_5, S_0x14fe293a0;
    %jmp t_4;
    .scope S_0x14fe293a0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f0fba0_0, 0, 32;
T_4.12 ; Top of for-loop 
    %load/vec4 v0x600001f0fba0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.13, 5;
    %ix/getv/s 4, v0x600001f0fba0_0;
    %load/vec4a v0x600001f114d0, 4;
    %flag_set/vec4 8;
    %jmp/1 T_4.17, 8;
    %ix/getv/s 4, v0x600001f0fba0_0;
    %load/vec4a v0x600001f11440, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.17;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to port_wr_pending (store_vec4_to_lval)
    %jmp T_4.13; break
T_4.15 ;
T_4.14 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001f0fba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001f0fba0_0, 0, 32;
    %jmp T_4.12;
T_4.13 ; for-loop exit label
    %end;
    .scope S_0x14fe29230;
t_4 %join;
    %end;
S_0x14fe293a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 298, 3 298 0, S_0x14fe29230;
 .timescale 0 0;
v0x600001f0fba0_0 .var/2s "i", 31 0;
S_0x14fe29510 .scope task, "set_active_command" "set_active_command" 3 278, 3 278 0, S_0x14fe354b0;
 .timescale 0 0;
v0x600001f0fcc0_0 .var "port", 0 0;
TD_sdram32_tb.sdram.set_active_command ;
    %vpi_call/w 3 279 "$display", "Priority port: %d", v0x600001f0fcc0_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %load/vec4 v0x600001f0fcc0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x600001f10ab0, 4;
    %parti/s 2, 19, 6;
    %assign/vec4 v0x600001f0fde0_0, 0;
    %load/vec4 v0x600001f0fcc0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x600001f10ab0, 4;
    %parti/s 11, 8, 5;
    %assign/vec4 v0x600001f0fd50_0, 0;
    %load/vec4 v0x600001f0fcc0_0;
    %assign/vec4 v0x600001f10510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001f0fcc0_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11440, 0, 4;
    %end;
S_0x14fe29880 .scope module, "sdram0" "mt48lc2m32b2" 4 94, 5 42 0, S_0x14fe04df0;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "Dq";
    .port_info 1 /INPUT 11 "Addr";
    .port_info 2 /INPUT 2 "Ba";
    .port_info 3 /INPUT 1 "Clk";
    .port_info 4 /INPUT 1 "Cke";
    .port_info 5 /INPUT 1 "Cs_n";
    .port_info 6 /INPUT 1 "Ras_n";
    .port_info 7 /INPUT 1 "Cas_n";
    .port_info 8 /INPUT 1 "We_n";
    .port_info 9 /INPUT 4 "Dqm";
P_0x150023000 .param/l "addr_bits" 0 5 44, +C4<00000000000000000000000000001011>;
P_0x150023040 .param/l "col_bits" 0 5 46, +C4<00000000000000000000000000001000>;
P_0x150023080 .param/l "data_bits" 0 5 45, +C4<00000000000000000000000000100000>;
P_0x1500230c0 .param/l "mem_sizes" 0 5 47, +C4<00000000000001111111111111111111>;
P_0x150023100 .param/real "tAC" 0 5 139, Cr<m5800000000000000gfc4>; value=5.50000
P_0x150023140 .param/real "tAH" 0 5 1070, Cr<m4000000000000000gfc2>; value=1.00000
P_0x150023180 .param/real "tAS" 0 5 1071, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1500231c0 .param/real "tCH" 0 5 1072, Cr<m5000000000000000gfc3>; value=2.50000
P_0x150023200 .param/real "tCK" 0 5 1074, Cr<m6000000000000000gfc4>; value=6.00000
P_0x150023240 .param/real "tCKH" 0 5 1077, Cr<m4000000000000000gfc2>; value=1.00000
P_0x150023280 .param/real "tCKS" 0 5 1078, Cr<m6000000000000000gfc2>; value=1.50000
P_0x1500232c0 .param/real "tCL" 0 5 1073, Cr<m5000000000000000gfc3>; value=2.50000
P_0x150023300 .param/real "tCMH" 0 5 1079, Cr<m4000000000000000gfc2>; value=1.00000
P_0x150023340 .param/real "tCMS" 0 5 1080, Cr<m6000000000000000gfc2>; value=1.50000
P_0x150023380 .param/real "tDH" 0 5 1075, Cr<m4000000000000000gfc2>; value=1.00000
P_0x1500233c0 .param/real "tDS" 0 5 1076, Cr<m6000000000000000gfc2>; value=1.50000
P_0x150023400 .param/real "tHZ" 0 5 140, Cr<m5800000000000000gfc4>; value=5.50000
P_0x150023440 .param/real "tMRD" 0 5 142, Cr<m4000000000000000gfc3>; value=2.00000
P_0x150023480 .param/real "tOH" 0 5 141, Cr<m5000000000000000gfc3>; value=2.50000
P_0x1500234c0 .param/real "tRAS" 0 5 143, Cr<m5400000000000000gfc7>; value=42.0000
P_0x150023500 .param/real "tRC" 0 5 144, Cr<m7800000000000000gfc7>; value=60.0000
P_0x150023540 .param/real "tRCD" 0 5 145, Cr<m4800000000000000gfc6>; value=18.0000
P_0x150023580 .param/real "tRFC" 0 5 146, Cr<m7800000000000000gfc7>; value=60.0000
P_0x1500235c0 .param/real "tRP" 0 5 147, Cr<m4800000000000000gfc6>; value=18.0000
P_0x150023600 .param/real "tRRD" 0 5 148, Cr<m6000000000000000gfc5>; value=12.0000
P_0x150023640 .param/real "tWRa" 0 5 149, Cr<m6000000000000000gfc4>; value=6.00000
P_0x150023680 .param/real "tWRm" 0 5 150, Cr<m6000000000000000gfc5>; value=12.0000
L_0x60000061d570 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061d5e0 .functor NOT 1, L_0x600001c05d60, C4<0>, C4<0>, C4<0>;
L_0x60000061d650 .functor AND 1, L_0x60000061d570, L_0x60000061d5e0, C4<1>, C4<1>;
L_0x60000061d6c0 .functor AND 1, L_0x60000061d650, L_0x600001c05e00, C4<1>, C4<1>;
L_0x60000061d730 .functor AND 1, L_0x60000061d6c0, L_0x600001c05ea0, C4<1>, C4<1>;
L_0x60000061d7a0 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061d810 .functor NOT 1, L_0x600001c05d60, C4<0>, C4<0>, C4<0>;
L_0x60000061d880 .functor AND 1, L_0x60000061d7a0, L_0x60000061d810, C4<1>, C4<1>;
L_0x60000061d8f0 .functor NOT 1, L_0x600001c05e00, C4<0>, C4<0>, C4<0>;
L_0x60000061d960 .functor AND 1, L_0x60000061d880, L_0x60000061d8f0, C4<1>, C4<1>;
L_0x60000061d9d0 .functor AND 1, L_0x60000061d960, L_0x600001c05ea0, C4<1>, C4<1>;
L_0x60000061da40 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061dab0 .functor AND 1, L_0x60000061da40, L_0x600001c05d60, C4<1>, C4<1>;
L_0x60000061db90 .functor AND 1, L_0x60000061dab0, L_0x600001c05e00, C4<1>, C4<1>;
L_0x60000061dc00 .functor NOT 1, L_0x600001c05ea0, C4<0>, C4<0>, C4<0>;
L_0x60000061db20 .functor AND 1, L_0x60000061db90, L_0x60000061dc00, C4<1>, C4<1>;
L_0x60000061dc70 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061dce0 .functor NOT 1, L_0x600001c05d60, C4<0>, C4<0>, C4<0>;
L_0x60000061dd50 .functor AND 1, L_0x60000061dc70, L_0x60000061dce0, C4<1>, C4<1>;
L_0x60000061ddc0 .functor NOT 1, L_0x600001c05e00, C4<0>, C4<0>, C4<0>;
L_0x60000061de30 .functor AND 1, L_0x60000061dd50, L_0x60000061ddc0, C4<1>, C4<1>;
L_0x60000061dea0 .functor NOT 1, L_0x600001c05ea0, C4<0>, C4<0>, C4<0>;
L_0x60000061df10 .functor AND 1, L_0x60000061de30, L_0x60000061dea0, C4<1>, C4<1>;
L_0x60000061df80 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061dff0 .functor NOT 1, L_0x600001c05d60, C4<0>, C4<0>, C4<0>;
L_0x60000061e060 .functor AND 1, L_0x60000061df80, L_0x60000061dff0, C4<1>, C4<1>;
L_0x60000061e0d0 .functor AND 1, L_0x60000061e060, L_0x600001c05e00, C4<1>, C4<1>;
L_0x60000061e140 .functor NOT 1, L_0x600001c05ea0, C4<0>, C4<0>, C4<0>;
L_0x60000061e1b0 .functor AND 1, L_0x60000061e0d0, L_0x60000061e140, C4<1>, C4<1>;
L_0x60000061e220 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061e290 .functor AND 1, L_0x60000061e220, L_0x600001c05d60, C4<1>, C4<1>;
L_0x60000061e300 .functor NOT 1, L_0x600001c05e00, C4<0>, C4<0>, C4<0>;
L_0x60000061e370 .functor AND 1, L_0x60000061e290, L_0x60000061e300, C4<1>, C4<1>;
L_0x60000061e3e0 .functor AND 1, L_0x60000061e370, L_0x600001c05ea0, C4<1>, C4<1>;
L_0x60000061e450 .functor NOT 1, L_0x600001c05cc0, C4<0>, C4<0>, C4<0>;
L_0x60000061e4c0 .functor AND 1, L_0x60000061e450, L_0x600001c05d60, C4<1>, C4<1>;
L_0x60000061e530 .functor NOT 1, L_0x600001c05e00, C4<0>, C4<0>, C4<0>;
L_0x60000061e5a0 .functor AND 1, L_0x60000061e4c0, L_0x60000061e530, C4<1>, C4<1>;
L_0x60000061e610 .functor NOT 1, L_0x600001c05ea0, C4<0>, C4<0>, C4<0>;
L_0x60000061e680 .functor AND 1, L_0x60000061e5a0, L_0x60000061e610, C4<1>, C4<1>;
L_0x60000061e6f0 .functor NOT 1, L_0x600001c04780, C4<0>, C4<0>, C4<0>;
L_0x60000061e760 .functor NOT 1, L_0x600001c04820, C4<0>, C4<0>, C4<0>;
L_0x60000061e7d0 .functor AND 1, L_0x60000061e6f0, L_0x60000061e760, C4<1>, C4<1>;
L_0x60000061e840 .functor NOT 1, L_0x600001c048c0, C4<0>, C4<0>, C4<0>;
L_0x60000061e8b0 .functor AND 1, L_0x60000061e7d0, L_0x60000061e840, C4<1>, C4<1>;
L_0x60000061e920 .functor NOT 1, L_0x600001c04aa0, C4<0>, C4<0>, C4<0>;
L_0x60000061e990 .functor NOT 1, L_0x600001c04960, C4<0>, C4<0>, C4<0>;
L_0x60000061ea00 .functor AND 1, L_0x60000061e920, L_0x60000061e990, C4<1>, C4<1>;
L_0x60000061ea70 .functor AND 1, L_0x60000061ea00, L_0x600001c04b40, C4<1>, C4<1>;
L_0x60000061eae0 .functor NOT 1, L_0x600001c04be0, C4<0>, C4<0>, C4<0>;
L_0x60000061eb50 .functor AND 1, L_0x60000061eae0, L_0x600001c04c80, C4<1>, C4<1>;
L_0x60000061ebc0 .functor NOT 1, L_0x600001c04d20, C4<0>, C4<0>, C4<0>;
L_0x60000061ec30 .functor AND 1, L_0x60000061eb50, L_0x60000061ebc0, C4<1>, C4<1>;
L_0x60000061eca0 .functor NOT 1, L_0x600001c04dc0, C4<0>, C4<0>, C4<0>;
L_0x60000061ed10 .functor AND 1, L_0x60000061eca0, L_0x600001c04e60, C4<1>, C4<1>;
L_0x60000061ed80 .functor AND 1, L_0x60000061ed10, L_0x600001c04f00, C4<1>, C4<1>;
L_0x60000061ee60 .functor AND 1, L_0x600001c04fa0, L_0x600001c05040, C4<1>, C4<1>;
L_0x60000061edf0 .functor AND 1, L_0x60000061ee60, L_0x600001c050e0, C4<1>, C4<1>;
L_0x60000061eed0 .functor NOT 1, L_0x600001c05180, C4<0>, C4<0>, C4<0>;
L_0x60000061ef40 .functor NOT 1, L_0x600001c05220, C4<0>, C4<0>, C4<0>;
L_0x60000061efb0 .functor AND 1, L_0x60000061eed0, L_0x60000061ef40, C4<1>, C4<1>;
L_0x60000061f020 .functor AND 1, L_0x60000061efb0, L_0x600001c052c0, C4<1>, C4<1>;
L_0x60000061f090 .functor NOT 1, L_0x600001c05360, C4<0>, C4<0>, C4<0>;
L_0x60000061f100 .functor AND 1, L_0x60000061f090, L_0x600001c054a0, C4<1>, C4<1>;
L_0x60000061f170 .functor NOT 1, L_0x600001c05540, C4<0>, C4<0>, C4<0>;
L_0x60000061f1e0 .functor AND 1, L_0x60000061f100, L_0x60000061f170, C4<1>, C4<1>;
L_0x60000061f250 .functor NOT 1, L_0x600001c05400, C4<0>, C4<0>, C4<0>;
L_0x60000061f2c0 .functor AND 1, L_0x60000061f250, L_0x600001c055e0, C4<1>, C4<1>;
L_0x60000061f330 .functor AND 1, L_0x60000061f2c0, L_0x600001c05680, C4<1>, C4<1>;
L_0x60000061f3a0 .functor AND 1, v0x600001f1cb40_0, v0x600001f13180_0, C4<1>, C4<1>;
v0x600001f119e0 .array "A10_precharge", 3 0, 0 0;
v0x600001f11a70_0 .var "Act_b0", 0 0;
v0x600001f11b00_0 .var "Act_b1", 0 0;
v0x600001f11b90_0 .var "Act_b2", 0 0;
v0x600001f11c20_0 .var "Act_b3", 0 0;
v0x600001f11cb0_0 .net "Active_enable", 0 0, L_0x60000061d730;  1 drivers
v0x600001f11d40_0 .net "Addr", 10 0, v0x600001f0fd50_0;  alias, 1 drivers
v0x600001f11dd0_0 .net "Aref_enable", 0 0, L_0x60000061d9d0;  1 drivers
v0x600001f11e60 .array "Auto_precharge", 3 0, 0 0;
v0x600001f11ef0_0 .var "B0_row_addr", 10 0;
v0x600001f11f80_0 .var "B1_row_addr", 10 0;
v0x600001f12010_0 .var "B2_row_addr", 10 0;
v0x600001f120a0_0 .var "B3_row_addr", 10 0;
v0x600001f12130_0 .net "Ba", 1 0, v0x600001f0fde0_0;  alias, 1 drivers
v0x600001f121c0_0 .var "Bank", 1 0;
v0x600001f12250 .array "Bank0", 524287 0, 31 0;
v0x600001f122e0 .array "Bank1", 524287 0, 31 0;
v0x600001f12370 .array "Bank2", 524287 0, 31 0;
v0x600001f12400 .array "Bank3", 524287 0, 31 0;
v0x600001f12490 .array "Bank_addr", 3 0, 1 0;
v0x600001f12520 .array "Bank_precharge", 3 0, 1 0;
v0x600001f125b0_0 .var "Burst_counter", 7 0;
v0x600001f12640_0 .net "Burst_length_1", 0 0, L_0x60000061e8b0;  1 drivers
v0x600001f126d0_0 .net "Burst_length_2", 0 0, L_0x60000061ea70;  1 drivers
v0x600001f12760_0 .net "Burst_length_4", 0 0, L_0x60000061ec30;  1 drivers
v0x600001f127f0_0 .net "Burst_length_8", 0 0, L_0x60000061ed80;  1 drivers
v0x600001f12880_0 .net "Burst_length_f", 0 0, L_0x60000061edf0;  1 drivers
v0x600001f12910_0 .net "Burst_term", 0 0, L_0x60000061db20;  1 drivers
v0x600001f129a0_0 .net "Cas_latency_1", 0 0, L_0x60000061f020;  1 drivers
v0x600001f12a30_0 .net "Cas_latency_2", 0 0, L_0x60000061f1e0;  1 drivers
v0x600001f12ac0_0 .net "Cas_latency_3", 0 0, L_0x60000061f330;  1 drivers
v0x600001f12b50_0 .net "Cas_n", 0 0, L_0x600001c05e00;  alias, 1 drivers
v0x600001f12be0_0 .net "Cke", 0 0, v0x600001f0fe70_0;  alias, 1 drivers
v0x600001f12c70_0 .var "CkeZ", 0 0;
v0x600001f12d00_0 .net "Clk", 0 0, L_0x60000061fa30;  alias, 1 drivers
v0x600001f12d90_0 .var "Col", 7 0;
v0x600001f12e20 .array "Col_addr", 3 0, 7 0;
v0x600001f12eb0_0 .var "Col_brst", 7 0;
v0x600001f12f40_0 .var "Col_temp", 7 0;
v0x600001f12fd0 .array "Command", 3 0, 3 0;
v0x600001f13060 .array/i "Count_precharge", 3 0, 31 0;
v0x600001f130f0_0 .net "Cs_n", 0 0, L_0x600001c05cc0;  alias, 1 drivers
v0x600001f13180_0 .var "Data_in_enable", 0 0;
v0x600001f13210_0 .var "Data_out_enable", 0 0;
L_0x130078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001f132a0_0 .net "Debug", 0 0, L_0x130078010;  1 drivers
v0x600001f13330_0 .net8 "Dq", 31 0, RS_0x130040640;  alias, 2 drivers
v0x600001f133c0_0 .net "Dq_chk", 0 0, L_0x60000061f3a0;  1 drivers
v0x600001f13450_0 .var "Dq_dqm", 31 0;
v0x600001f134e0_0 .var "Dq_reg", 31 0;
v0x600001f13570_0 .net "Dqm", 3 0, v0x600001f10090_0;  alias, 1 drivers
v0x600001f13600_0 .var "Dqm_reg0", 3 0;
v0x600001f13690_0 .var "Dqm_reg1", 3 0;
v0x600001f13720_0 .var "MRD_chk", 63 0;
v0x600001f137b0_0 .var "Mode_reg", 10 0;
v0x600001f13840_0 .net "Mode_reg_enable", 0 0, L_0x60000061df10;  1 drivers
v0x600001f138d0_0 .var "Pc_b0", 0 0;
v0x600001f13960_0 .var "Pc_b1", 0 0;
v0x600001f139f0_0 .var "Pc_b2", 0 0;
v0x600001f13a80_0 .var "Pc_b3", 0 0;
v0x600001f13b10_0 .net "Prech_enable", 0 0, L_0x60000061e1b0;  1 drivers
v0x600001f13ba0_0 .var "Prev_bank", 1 0;
v0x600001f13c30_0 .var "RAS_chk0", 63 0;
v0x600001f13cc0_0 .var "RAS_chk1", 63 0;
v0x600001f13d50_0 .var "RAS_chk2", 63 0;
v0x600001f13de0_0 .var "RAS_chk3", 63 0;
v0x600001f13e70_0 .var "RCD_chk0", 63 0;
v0x600001f13f00_0 .var "RCD_chk1", 63 0;
v0x600001f1c000_0 .var "RCD_chk2", 63 0;
v0x600001f1c090_0 .var "RCD_chk3", 63 0;
v0x600001f1c120_0 .var "RC_chk0", 63 0;
v0x600001f1c1b0_0 .var "RC_chk1", 63 0;
v0x600001f1c240_0 .var "RC_chk2", 63 0;
v0x600001f1c2d0_0 .var "RC_chk3", 63 0;
v0x600001f1c360_0 .var "RFC_chk", 63 0;
v0x600001f1c3f0_0 .var "RP_chk0", 63 0;
v0x600001f1c480_0 .var "RP_chk1", 63 0;
v0x600001f1c510_0 .var "RP_chk2", 63 0;
v0x600001f1c5a0_0 .var "RP_chk3", 63 0;
v0x600001f1c630_0 .var "RRD_chk", 63 0;
v0x600001f1c6c0_0 .var "RW_interrupt_bank", 1 0;
v0x600001f1c750 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x600001f1c7e0 .array "RW_interrupt_read", 3 0, 0 0;
v0x600001f1c870 .array "RW_interrupt_write", 3 0, 0 0;
v0x600001f1c900_0 .net "Ras_n", 0 0, L_0x600001c05d60;  alias, 1 drivers
v0x600001f1c990_0 .net "Read_enable", 0 0, L_0x60000061e3e0;  1 drivers
v0x600001f1ca20 .array "Read_precharge", 3 0, 0 0;
v0x600001f1cab0_0 .var "Row", 10 0;
v0x600001f1cb40_0 .var "Sys_clk", 0 0;
v0x600001f1cbd0 .array "WR_chkm", 3 0, 63 0;
v0x600001f1cc60_0 .net "We_n", 0 0, L_0x600001c05ea0;  alias, 1 drivers
v0x600001f1ccf0_0 .net "Write_burst_mode", 0 0, L_0x600001c05720;  1 drivers
v0x600001f1cd80_0 .net "Write_enable", 0 0, L_0x60000061e680;  1 drivers
v0x600001f1ce10 .array "Write_precharge", 3 0, 0 0;
v0x600001f1cea0_0 .net *"_ivl_0", 0 0, L_0x60000061d570;  1 drivers
v0x600001f1cf30_0 .net *"_ivl_10", 0 0, L_0x60000061d7a0;  1 drivers
v0x600001f1cfc0_0 .net *"_ivl_101", 0 0, L_0x600001c04960;  1 drivers
v0x600001f1d050_0 .net *"_ivl_102", 0 0, L_0x60000061e990;  1 drivers
v0x600001f1d0e0_0 .net *"_ivl_104", 0 0, L_0x60000061ea00;  1 drivers
v0x600001f1d170_0 .net *"_ivl_107", 0 0, L_0x600001c04b40;  1 drivers
v0x600001f1d200_0 .net *"_ivl_111", 0 0, L_0x600001c04be0;  1 drivers
v0x600001f1d290_0 .net *"_ivl_112", 0 0, L_0x60000061eae0;  1 drivers
v0x600001f1d320_0 .net *"_ivl_115", 0 0, L_0x600001c04c80;  1 drivers
v0x600001f1d3b0_0 .net *"_ivl_116", 0 0, L_0x60000061eb50;  1 drivers
v0x600001f1d440_0 .net *"_ivl_119", 0 0, L_0x600001c04d20;  1 drivers
v0x600001f1d4d0_0 .net *"_ivl_12", 0 0, L_0x60000061d810;  1 drivers
v0x600001f1d560_0 .net *"_ivl_120", 0 0, L_0x60000061ebc0;  1 drivers
v0x600001f1d5f0_0 .net *"_ivl_125", 0 0, L_0x600001c04dc0;  1 drivers
v0x600001f1d680_0 .net *"_ivl_126", 0 0, L_0x60000061eca0;  1 drivers
v0x600001f1d710_0 .net *"_ivl_129", 0 0, L_0x600001c04e60;  1 drivers
v0x600001f1d7a0_0 .net *"_ivl_130", 0 0, L_0x60000061ed10;  1 drivers
v0x600001f1d830_0 .net *"_ivl_133", 0 0, L_0x600001c04f00;  1 drivers
v0x600001f1d8c0_0 .net *"_ivl_137", 0 0, L_0x600001c04fa0;  1 drivers
v0x600001f1d950_0 .net *"_ivl_139", 0 0, L_0x600001c05040;  1 drivers
v0x600001f1d9e0_0 .net *"_ivl_14", 0 0, L_0x60000061d880;  1 drivers
v0x600001f1da70_0 .net *"_ivl_140", 0 0, L_0x60000061ee60;  1 drivers
v0x600001f1db00_0 .net *"_ivl_143", 0 0, L_0x600001c050e0;  1 drivers
v0x600001f1db90_0 .net *"_ivl_147", 0 0, L_0x600001c05180;  1 drivers
v0x600001f1dc20_0 .net *"_ivl_148", 0 0, L_0x60000061eed0;  1 drivers
v0x600001f1dcb0_0 .net *"_ivl_151", 0 0, L_0x600001c05220;  1 drivers
v0x600001f1dd40_0 .net *"_ivl_152", 0 0, L_0x60000061ef40;  1 drivers
v0x600001f1ddd0_0 .net *"_ivl_154", 0 0, L_0x60000061efb0;  1 drivers
v0x600001f1de60_0 .net *"_ivl_157", 0 0, L_0x600001c052c0;  1 drivers
v0x600001f1def0_0 .net *"_ivl_16", 0 0, L_0x60000061d8f0;  1 drivers
v0x600001f1df80_0 .net *"_ivl_161", 0 0, L_0x600001c05360;  1 drivers
v0x600001f1e010_0 .net *"_ivl_162", 0 0, L_0x60000061f090;  1 drivers
v0x600001f1e0a0_0 .net *"_ivl_165", 0 0, L_0x600001c054a0;  1 drivers
v0x600001f1e130_0 .net *"_ivl_166", 0 0, L_0x60000061f100;  1 drivers
v0x600001f1e1c0_0 .net *"_ivl_169", 0 0, L_0x600001c05540;  1 drivers
v0x600001f1e250_0 .net *"_ivl_170", 0 0, L_0x60000061f170;  1 drivers
v0x600001f1e2e0_0 .net *"_ivl_175", 0 0, L_0x600001c05400;  1 drivers
v0x600001f1e370_0 .net *"_ivl_176", 0 0, L_0x60000061f250;  1 drivers
v0x600001f1e400_0 .net *"_ivl_179", 0 0, L_0x600001c055e0;  1 drivers
v0x600001f1e490_0 .net *"_ivl_18", 0 0, L_0x60000061d960;  1 drivers
v0x600001f1e520_0 .net *"_ivl_180", 0 0, L_0x60000061f2c0;  1 drivers
v0x600001f1e5b0_0 .net *"_ivl_183", 0 0, L_0x600001c05680;  1 drivers
v0x600001f1e640_0 .var *"_ivl_198", 31 0; Local signal
v0x600001f1e6d0_0 .var *"_ivl_199", 31 0; Local signal
v0x600001f1e760_0 .net *"_ivl_2", 0 0, L_0x60000061d5e0;  1 drivers
v0x600001f1e7f0_0 .net *"_ivl_22", 0 0, L_0x60000061da40;  1 drivers
v0x600001f1e880_0 .net *"_ivl_24", 0 0, L_0x60000061dab0;  1 drivers
v0x600001f1e910_0 .net *"_ivl_26", 0 0, L_0x60000061db90;  1 drivers
v0x600001f1e9a0_0 .net *"_ivl_28", 0 0, L_0x60000061dc00;  1 drivers
v0x600001f1ea30_0 .net *"_ivl_32", 0 0, L_0x60000061dc70;  1 drivers
v0x600001f1eac0_0 .net *"_ivl_34", 0 0, L_0x60000061dce0;  1 drivers
v0x600001f1eb50_0 .net *"_ivl_36", 0 0, L_0x60000061dd50;  1 drivers
v0x600001f1ebe0_0 .net *"_ivl_38", 0 0, L_0x60000061ddc0;  1 drivers
v0x600001f1ec70_0 .net *"_ivl_4", 0 0, L_0x60000061d650;  1 drivers
v0x600001f1ed00_0 .net *"_ivl_40", 0 0, L_0x60000061de30;  1 drivers
v0x600001f1ed90_0 .net *"_ivl_42", 0 0, L_0x60000061dea0;  1 drivers
v0x600001f1ee20_0 .net *"_ivl_46", 0 0, L_0x60000061df80;  1 drivers
v0x600001f1eeb0_0 .net *"_ivl_48", 0 0, L_0x60000061dff0;  1 drivers
v0x600001f1ef40_0 .net *"_ivl_50", 0 0, L_0x60000061e060;  1 drivers
v0x600001f1efd0_0 .net *"_ivl_52", 0 0, L_0x60000061e0d0;  1 drivers
v0x600001f1f060_0 .net *"_ivl_54", 0 0, L_0x60000061e140;  1 drivers
v0x600001f1f0f0_0 .net *"_ivl_58", 0 0, L_0x60000061e220;  1 drivers
v0x600001f1f180_0 .net *"_ivl_6", 0 0, L_0x60000061d6c0;  1 drivers
v0x600001f1f210_0 .net *"_ivl_60", 0 0, L_0x60000061e290;  1 drivers
v0x600001f1f2a0_0 .net *"_ivl_62", 0 0, L_0x60000061e300;  1 drivers
v0x600001f1f330_0 .net *"_ivl_64", 0 0, L_0x60000061e370;  1 drivers
v0x600001f1f3c0_0 .net *"_ivl_68", 0 0, L_0x60000061e450;  1 drivers
v0x600001f1f450_0 .net *"_ivl_70", 0 0, L_0x60000061e4c0;  1 drivers
v0x600001f1f4e0_0 .net *"_ivl_72", 0 0, L_0x60000061e530;  1 drivers
v0x600001f1f570_0 .net *"_ivl_74", 0 0, L_0x60000061e5a0;  1 drivers
v0x600001f1f600_0 .net *"_ivl_76", 0 0, L_0x60000061e610;  1 drivers
v0x600001f1f690_0 .net *"_ivl_81", 0 0, L_0x600001c04780;  1 drivers
v0x600001f1f720_0 .net *"_ivl_82", 0 0, L_0x60000061e6f0;  1 drivers
v0x600001f1f7b0_0 .net *"_ivl_85", 0 0, L_0x600001c04820;  1 drivers
v0x600001f1f840_0 .net *"_ivl_86", 0 0, L_0x60000061e760;  1 drivers
v0x600001f1f8d0_0 .net *"_ivl_88", 0 0, L_0x60000061e7d0;  1 drivers
v0x600001f1f960_0 .net *"_ivl_91", 0 0, L_0x600001c048c0;  1 drivers
v0x600001f1f9f0_0 .net *"_ivl_92", 0 0, L_0x60000061e840;  1 drivers
v0x600001f1fa80_0 .net *"_ivl_97", 0 0, L_0x600001c04aa0;  1 drivers
v0x600001f1fb10_0 .net *"_ivl_98", 0 0, L_0x60000061e920;  1 drivers
E_0x60000384fd00 .event posedge, v0x600001f1cb40_0;
E_0x60000384fd40 .event negedge, v0x600001f0ff00_0;
E_0x60000384fd80 .event posedge, v0x600001f0ff00_0;
L_0x600001c04780 .part v0x600001f137b0_0, 2, 1;
L_0x600001c04820 .part v0x600001f137b0_0, 1, 1;
L_0x600001c048c0 .part v0x600001f137b0_0, 0, 1;
L_0x600001c04aa0 .part v0x600001f137b0_0, 2, 1;
L_0x600001c04960 .part v0x600001f137b0_0, 1, 1;
L_0x600001c04b40 .part v0x600001f137b0_0, 0, 1;
L_0x600001c04be0 .part v0x600001f137b0_0, 2, 1;
L_0x600001c04c80 .part v0x600001f137b0_0, 1, 1;
L_0x600001c04d20 .part v0x600001f137b0_0, 0, 1;
L_0x600001c04dc0 .part v0x600001f137b0_0, 2, 1;
L_0x600001c04e60 .part v0x600001f137b0_0, 1, 1;
L_0x600001c04f00 .part v0x600001f137b0_0, 0, 1;
L_0x600001c04fa0 .part v0x600001f137b0_0, 2, 1;
L_0x600001c05040 .part v0x600001f137b0_0, 1, 1;
L_0x600001c050e0 .part v0x600001f137b0_0, 0, 1;
L_0x600001c05180 .part v0x600001f137b0_0, 6, 1;
L_0x600001c05220 .part v0x600001f137b0_0, 5, 1;
L_0x600001c052c0 .part v0x600001f137b0_0, 4, 1;
L_0x600001c05360 .part v0x600001f137b0_0, 6, 1;
L_0x600001c054a0 .part v0x600001f137b0_0, 5, 1;
L_0x600001c05540 .part v0x600001f137b0_0, 4, 1;
L_0x600001c05400 .part v0x600001f137b0_0, 6, 1;
L_0x600001c055e0 .part v0x600001f137b0_0, 5, 1;
L_0x600001c05680 .part v0x600001f137b0_0, 4, 1;
L_0x600001c05720 .part v0x600001f137b0_0, 9, 1;
S_0x14fe29b30 .scope task, "Burst_decode" "Burst_decode" 5 1012, 5 1012 0, S_0x14fe29880;
 .timescale -9 -12;
TD_sdram32_tb.sdram0.Burst_decode ;
    %load/vec4 v0x600001f125b0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001f125b0_0, 0, 8;
    %load/vec4 v0x600001f137b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.18, 4;
    %load/vec4 v0x600001f12d90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x600001f12f40_0, 0, 8;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x600001f137b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v0x600001f125b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x600001f12eb0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f12f40_0, 4, 1;
    %load/vec4 v0x600001f125b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x600001f12eb0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f12f40_0, 4, 1;
    %load/vec4 v0x600001f125b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x600001f12eb0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f12f40_0, 4, 1;
T_6.20 ;
T_6.19 ;
    %load/vec4 v0x600001f126d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %load/vec4 v0x600001f12f40_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f12d90_0, 4, 1;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v0x600001f12760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %load/vec4 v0x600001f12f40_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f12d90_0, 4, 2;
    %jmp T_6.25;
T_6.24 ;
    %load/vec4 v0x600001f127f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %load/vec4 v0x600001f12f40_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f12d90_0, 4, 3;
    %jmp T_6.27;
T_6.26 ;
    %load/vec4 v0x600001f12f40_0;
    %store/vec4 v0x600001f12d90_0, 0, 8;
T_6.27 ;
T_6.25 ;
T_6.23 ;
    %load/vec4 v0x600001f1ccf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.28, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
T_6.28 ;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.30, 4;
    %load/vec4 v0x600001f125b0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.32, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_6.32 ;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.34, 4;
    %load/vec4 v0x600001f125b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.36, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_6.36 ;
    %jmp T_6.35;
T_6.34 ;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.38, 4;
    %load/vec4 v0x600001f125b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.40, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_6.40 ;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.42, 4;
    %load/vec4 v0x600001f125b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.44, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_6.44 ;
T_6.42 ;
T_6.39 ;
T_6.35 ;
T_6.31 ;
    %end;
    .scope S_0x14fe29880;
T_7 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600001f134e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f138d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f139f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13a80_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1cbd0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1cbd0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1cbd0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1cbd0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13720_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c360_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c630_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13c30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13cc0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13d50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13de0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13e70_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13f00_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c000_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c090_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c120_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c1b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c240_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c2d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c3f0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c480_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c510_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f1c5a0_0, 0, 64;
    %vpi_call/w 5 174 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14fe29880;
T_8 ;
    %wait E_0x60000384fd80;
    %load/vec4 v0x600001f12c70_0;
    %store/vec4 v0x600001f1cb40_0, 0, 1;
    %load/vec4 v0x600001f12be0_0;
    %store/vec4 v0x600001f12c70_0, 0, 1;
    %wait E_0x60000384fd40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f1cb40_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14fe29880;
T_9 ;
    %wait E_0x60000384fd00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f119e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f119e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f119e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
    %load/vec4 v0x600001f13690_0;
    %store/vec4 v0x600001f13600_0, 0, 4;
    %load/vec4 v0x600001f13570_0;
    %store/vec4 v0x600001f13690_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f13060, 4, 0;
T_9.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f13060, 4, 0;
T_9.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.4, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f13060, 4, 0;
T_9.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.6, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f13060, 4, 0;
T_9.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.8, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c750, 4, 0;
T_9.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.10, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c750, 4, 0;
T_9.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c750, 4, 0;
T_9.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.14, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c750, 4, 0;
T_9.14 ;
    %load/vec4 v0x600001f13720_0;
    %addi 1, 0, 64;
    %store/vec4 v0x600001f13720_0, 0, 64;
    %load/vec4 v0x600001f11dd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %vpi_call/w 5 253 "$display", "%m : at time %t AREF : Auto Refresh", $time {0 0 0};
T_9.18 ;
    %vpi_func 5 257 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c360_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.20, 5;
    %vpi_call/w 5 258 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time {0 0 0};
T_9.20 ;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c3f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_9.26, 5;
    %flag_mov 8, 5;
    %vpi_func 5 262 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c480_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_9.26;
    %jmp/1 T_9.25, 5;
    %flag_mov 8, 5;
    %vpi_func 5 263 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c510_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_9.25;
    %jmp/1 T_9.24, 5;
    %flag_mov 8, 5;
    %vpi_func 5 263 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c5a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_9.24;
    %jmp/0xz  T_9.22, 5;
    %vpi_call/w 5 264 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_9.22 ;
    %load/vec4 v0x600001f138d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_9.31, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600001f13960_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_9.31;
    %jmp/1 T_9.30, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600001f139f0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_9.30;
    %jmp/1 T_9.29, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x600001f13a80_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
T_9.29;
    %jmp/0xz  T_9.27, 6;
    %vpi_call/w 5 269 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_9.27 ;
    %load/vec4 v0x600001f13720_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_9.32, 5;
    %vpi_call/w 5 274 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time {0 0 0};
T_9.32 ;
    %vpi_func 5 278 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c360_0, 0, 64;
T_9.16 ;
    %load/vec4 v0x600001f13840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.34, 6;
    %load/vec4 v0x600001f11d40_0;
    %store/vec4 v0x600001f137b0_0, 0, 11;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %vpi_call/w 5 288 "$display", "%m : at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x600001f11d40_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.40, 6;
    %vpi_call/w 5 294 "$display", "%m :                             CAS Latency      = Reserved" {0 0 0};
    %jmp T_9.42;
T_9.38 ;
    %vpi_call/w 5 291 "$display", "%m :                             CAS Latency      = 1" {0 0 0};
    %jmp T_9.42;
T_9.39 ;
    %vpi_call/w 5 292 "$display", "%m :                             CAS Latency      = 2" {0 0 0};
    %jmp T_9.42;
T_9.40 ;
    %vpi_call/w 5 293 "$display", "%m :                             CAS Latency      = 3" {0 0 0};
    %jmp T_9.42;
T_9.42 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %vpi_call/w 5 304 "$display", "%m :                             Burst Length     = Reserved" {0 0 0};
    %jmp T_9.49;
T_9.43 ;
    %vpi_call/w 5 299 "$display", "%m :                             Burst Length     = 1" {0 0 0};
    %jmp T_9.49;
T_9.44 ;
    %vpi_call/w 5 300 "$display", "%m :                             Burst Length     = 2" {0 0 0};
    %jmp T_9.49;
T_9.45 ;
    %vpi_call/w 5 301 "$display", "%m :                             Burst Length     = 4" {0 0 0};
    %jmp T_9.49;
T_9.46 ;
    %vpi_call/w 5 302 "$display", "%m :                             Burst Length     = 8" {0 0 0};
    %jmp T_9.49;
T_9.47 ;
    %vpi_call/w 5 303 "$display", "%m :                             Burst Length     = Full" {0 0 0};
    %jmp T_9.49;
T_9.49 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.50, 6;
    %vpi_call/w 5 309 "$display", "%m :                             Burst Type       = Sequential" {0 0 0};
    %jmp T_9.51;
T_9.50 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.52, 6;
    %vpi_call/w 5 311 "$display", "%m :                             Burst Type       = Interleaved" {0 0 0};
    %jmp T_9.53;
T_9.52 ;
    %vpi_call/w 5 313 "$display", "%m :                             Burst Type       = Reserved" {0 0 0};
T_9.53 ;
T_9.51 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.54, 6;
    %vpi_call/w 5 318 "$display", "%m :                             Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_9.55;
T_9.54 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.56, 6;
    %vpi_call/w 5 320 "$display", "%m :                             Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_9.57;
T_9.56 ;
    %vpi_call/w 5 322 "$display", "%m :                             Write Burst Mode = Reserved" {0 0 0};
T_9.57 ;
T_9.55 ;
T_9.36 ;
    %load/vec4 v0x600001f138d0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.62, 6;
    %load/vec4 v0x600001f13960_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.62;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.61, 10;
    %load/vec4 v0x600001f139f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.60, 9;
    %load/vec4 v0x600001f13a80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.58, 8;
    %vpi_call/w 5 328 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_9.58 ;
    %vpi_func 5 332 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c3f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/1 T_9.67, 5;
    %flag_mov 8, 5;
    %vpi_func 5 332 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c480_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_9.67;
    %jmp/1 T_9.66, 5;
    %flag_mov 8, 5;
    %vpi_func 5 333 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c510_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_9.66;
    %jmp/1 T_9.65, 5;
    %flag_mov 8, 5;
    %vpi_func 5 333 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c5a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
T_9.65;
    %jmp/0xz  T_9.63, 5;
    %vpi_call/w 5 334 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time {0 0 0};
T_9.63 ;
    %vpi_func 5 338 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c360_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.68, 5;
    %vpi_call/w 5 339 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time {0 0 0};
T_9.68 ;
    %load/vec4 v0x600001f13720_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_9.70, 5;
    %vpi_call/w 5 344 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_9.70 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x600001f13720_0, 0, 64;
T_9.34 ;
    %load/vec4 v0x600001f11cb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.72, 6;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_9.79, 6;
    %load/vec4 v0x600001f11a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.79;
    %flag_set/vec4 8;
    %jmp/1 T_9.78, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_9.80, 6;
    %load/vec4 v0x600001f11b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.80;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.78;
    %jmp/1 T_9.77, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_9.81, 6;
    %load/vec4 v0x600001f11b90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.81;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.77;
    %jmp/1 T_9.76, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_9.82, 6;
    %load/vec4 v0x600001f11c20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.82;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.76;
    %jmp/0xz  T_9.74, 8;
    %vpi_call/w 5 356 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time {0 0 0};
T_9.74 ;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 6;
    %jmp/0 T_9.85, 6;
    %load/vec4 v0x600001f138d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.85;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.83, 8;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.86, 8;
    %vpi_call/w 5 363 "$display", "%m : at time %t ACT  : Bank = 0 Row = %d", $time, v0x600001f11d40_0 {0 0 0};
T_9.86 ;
    %vpi_func 5 367 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c120_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.88, 5;
    %vpi_call/w 5 368 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time {0 0 0};
T_9.88 ;
    %vpi_func 5 372 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c3f0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_9.90, 5;
    %vpi_call/w 5 373 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0", $time {0 0 0};
T_9.90 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f138d0_0, 0, 1;
    %load/vec4 v0x600001f11d40_0;
    %store/vec4 v0x600001f11ef0_0, 0, 11;
    %vpi_func 5 380 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f13c30_0, 0, 64;
    %vpi_func 5 381 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c120_0, 0, 64;
    %vpi_func 5 382 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f13e70_0, 0, 64;
T_9.83 ;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.94, 4;
    %load/vec4 v0x600001f13960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.94;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.92, 8;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.95, 8;
    %vpi_call/w 5 388 "$display", "%m : at time %t ACT  : Bank = 1 Row = %d", $time, v0x600001f11d40_0 {0 0 0};
T_9.95 ;
    %vpi_func 5 392 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c1b0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.97, 5;
    %vpi_call/w 5 393 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time {0 0 0};
T_9.97 ;
    %vpi_func 5 397 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c480_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_9.99, 5;
    %vpi_call/w 5 398 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_9.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11b00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13960_0, 0, 1;
    %load/vec4 v0x600001f11d40_0;
    %store/vec4 v0x600001f11f80_0, 0, 11;
    %vpi_func 5 405 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f13cc0_0, 0, 64;
    %vpi_func 5 406 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c1b0_0, 0, 64;
    %vpi_func 5 407 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f13f00_0, 0, 64;
T_9.92 ;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.103, 4;
    %load/vec4 v0x600001f139f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.103;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.101, 8;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.104, 8;
    %vpi_call/w 5 413 "$display", "%m : at time %t ACT  : Bank = 2 Row = %d", $time, v0x600001f11d40_0 {0 0 0};
T_9.104 ;
    %vpi_func 5 417 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c240_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.106, 5;
    %vpi_call/w 5 418 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time {0 0 0};
T_9.106 ;
    %vpi_func 5 422 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c510_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_9.108, 5;
    %vpi_call/w 5 423 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_9.108 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f139f0_0, 0, 1;
    %load/vec4 v0x600001f11d40_0;
    %store/vec4 v0x600001f12010_0, 0, 11;
    %vpi_func 5 430 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f13d50_0, 0, 64;
    %vpi_func 5 431 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c240_0, 0, 64;
    %vpi_func 5 432 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c000_0, 0, 64;
T_9.101 ;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.112, 4;
    %load/vec4 v0x600001f13a80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.112;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.110, 8;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.113, 8;
    %vpi_call/w 5 438 "$display", "%m : at time %t ACT  : Bank = 3 Row = %d", $time, v0x600001f11d40_0 {0 0 0};
T_9.113 ;
    %vpi_func 5 442 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c2d0_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.115, 5;
    %vpi_call/w 5 443 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time {0 0 0};
T_9.115 ;
    %vpi_func 5 447 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c5a0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_9.117, 5;
    %vpi_call/w 5 448 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_9.117 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f11c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13a80_0, 0, 1;
    %load/vec4 v0x600001f11d40_0;
    %store/vec4 v0x600001f120a0_0, 0, 11;
    %vpi_func 5 455 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f13de0_0, 0, 64;
    %vpi_func 5 456 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c2d0_0, 0, 64;
    %vpi_func 5 457 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c090_0, 0, 64;
T_9.110 ;
    %load/vec4 v0x600001f13ba0_0;
    %load/vec4 v0x600001f12130_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_9.121, 4;
    %vpi_func 5 461 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c630_0;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.121;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.119, 8;
    %vpi_call/w 5 462 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x600001f12130_0 {0 0 0};
T_9.119 ;
    %vpi_func 5 466 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c360_0;
    %sub;
    %cvt/rv;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_9.122, 5;
    %vpi_call/w 5 467 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %d", $time, v0x600001f12130_0 {0 0 0};
T_9.122 ;
    %load/vec4 v0x600001f13720_0;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_9.124, 5;
    %vpi_call/w 5 472 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x600001f12130_0 {0 0 0};
T_9.124 ;
    %vpi_func 5 476 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c630_0, 0, 64;
    %load/vec4 v0x600001f12130_0;
    %store/vec4 v0x600001f13ba0_0, 0, 2;
T_9.72 ;
    %load/vec4 v0x600001f13b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.126, 4;
    %vpi_func 5 483 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13720_0;
    %sub;
    %cvt/rv;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_9.128, 5;
    %vpi_call/w 5 484 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time {0 0 0};
T_9.128 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.133, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.134, 6;
    %load/vec4 v0x600001f12130_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.134;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_9.133;
    %flag_get/vec4 6;
    %jmp/0 T_9.132, 6;
    %load/vec4 v0x600001f11a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.132;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.130, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f138d0_0, 0, 1;
    %vpi_func 5 491 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c3f0_0, 0, 64;
    %vpi_func 5 494 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13c30_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_9.135, 5;
    %vpi_call/w 5 495 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_9.135 ;
    %vpi_func 5 499 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1cbd0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_9.137, 5;
    %vpi_call/w 5 500 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_9.137 ;
T_9.130 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.142, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.143, 6;
    %load/vec4 v0x600001f12130_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.143;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_9.142;
    %flag_get/vec4 6;
    %jmp/0 T_9.141, 6;
    %load/vec4 v0x600001f11b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.141;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.139, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13960_0, 0, 1;
    %vpi_func 5 508 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c480_0, 0, 64;
    %vpi_func 5 511 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13cc0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_9.144, 5;
    %vpi_call/w 5 512 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_9.144 ;
    %vpi_func 5 516 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1cbd0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_9.146, 5;
    %vpi_call/w 5 517 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_9.146 ;
T_9.139 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.151, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.152, 6;
    %load/vec4 v0x600001f12130_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.152;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_9.151;
    %flag_get/vec4 6;
    %jmp/0 T_9.150, 6;
    %load/vec4 v0x600001f11b90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.150;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.148, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f139f0_0, 0, 1;
    %vpi_func 5 525 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c510_0, 0, 64;
    %vpi_func 5 528 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13d50_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_9.153, 5;
    %vpi_call/w 5 529 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_9.153 ;
    %vpi_func 5 533 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1cbd0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_9.155, 5;
    %vpi_call/w 5 534 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_9.155 ;
T_9.148 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.160, 6;
    %flag_mov 9, 6;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.161, 6;
    %load/vec4 v0x600001f12130_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.161;
    %flag_set/vec4 10;
    %flag_or 10, 9;
    %flag_mov 6, 10;
T_9.160;
    %flag_get/vec4 6;
    %jmp/0 T_9.159, 6;
    %load/vec4 v0x600001f11c20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_9.159;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.157, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13a80_0, 0, 1;
    %vpi_func 5 542 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c5a0_0, 0, 64;
    %vpi_func 5 545 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13de0_0;
    %sub;
    %cvt/rv;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_9.162, 5;
    %vpi_call/w 5 546 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_9.162 ;
    %vpi_func 5 550 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1cbd0, 4;
    %sub;
    %cvt/rv;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_9.164, 5;
    %vpi_call/w 5 551 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_9.164 ;
T_9.157 ;
    %load/vec4 v0x600001f13180_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.168, 6;
    %load/vec4 v0x600001f121c0_0;
    %load/vec4 v0x600001f12130_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/1 T_9.169, 6;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
T_9.169;
    %and;
T_9.168;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.166, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
T_9.166 ;
    %load/vec4 v0x600001f12ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.170, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
    %jmp T_9.171;
T_9.170 ;
    %load/vec4 v0x600001f12a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.172, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
    %jmp T_9.173;
T_9.172 ;
    %load/vec4 v0x600001f129a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.174, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12520, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f119e0, 4, 0;
T_9.174 ;
T_9.173 ;
T_9.171 ;
T_9.126 ;
    %load/vec4 v0x600001f12910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.176, 6;
    %load/vec4 v0x600001f13180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.178, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
T_9.178 ;
    %load/vec4 v0x600001f12ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.180, 6;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %jmp T_9.181;
T_9.180 ;
    %load/vec4 v0x600001f12a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.182, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %jmp T_9.183;
T_9.182 ;
    %load/vec4 v0x600001f129a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.184, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
T_9.184 ;
T_9.183 ;
T_9.181 ;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.186, 8;
    %vpi_call/w 5 594 "$display", "%m : at time %t BST  : Burst Terminate", $time {0 0 0};
T_9.186 ;
T_9.176 ;
    %load/vec4 v0x600001f1c990_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.188, 6;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.195, 4;
    %load/vec4 v0x600001f138d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.195;
    %flag_set/vec4 8;
    %jmp/1 T_9.194, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.196, 4;
    %load/vec4 v0x600001f13960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.196;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.194;
    %jmp/1 T_9.193, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.197, 4;
    %load/vec4 v0x600001f139f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.197;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.193;
    %jmp/1 T_9.192, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.198, 4;
    %load/vec4 v0x600001f13a80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.198;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.192;
    %jmp/0xz  T_9.190, 8;
    %vpi_call/w 5 603 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time {0 0 0};
T_9.190 ;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.204, 4;
    %vpi_func 5 607 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13e70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.204;
    %flag_set/vec4 8;
    %jmp/1 T_9.203, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.205, 4;
    %vpi_func 5 608 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13f00_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.205;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.203;
    %jmp/1 T_9.202, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.206, 4;
    %vpi_func 5 609 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c000_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.206;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.202;
    %jmp/1 T_9.201, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.207, 4;
    %vpi_func 5 610 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c090_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.207;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.201;
    %jmp/0xz  T_9.199, 8;
    %vpi_call/w 5 611 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_9.199 ;
    %load/vec4 v0x600001f12ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.208, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %jmp T_9.209;
T_9.208 ;
    %load/vec4 v0x600001f12a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.210, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %jmp T_9.211;
T_9.210 ;
    %load/vec4 v0x600001f129a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.212, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
T_9.212 ;
T_9.211 ;
T_9.209 ;
    %load/vec4 v0x600001f13180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.214, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.218, 4;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f1ce10, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.218;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.216, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1c750, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.219, 8;
    %vpi_call/w 5 640 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time {0 0 0};
T_9.219 ;
T_9.216 ;
T_9.214 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.221, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f12130_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001f12130_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f13060, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %store/vec4 v0x600001f1c6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f12130_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1ca20, 4, 0;
T_9.221 ;
T_9.188 ;
    %load/vec4 v0x600001f1cd80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.223, 4;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.230, 4;
    %load/vec4 v0x600001f138d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.230;
    %flag_set/vec4 8;
    %jmp/1 T_9.229, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.231, 4;
    %load/vec4 v0x600001f13960_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.231;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.229;
    %jmp/1 T_9.228, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.232, 4;
    %load/vec4 v0x600001f139f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.232;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.228;
    %jmp/1 T_9.227, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.233, 4;
    %load/vec4 v0x600001f13a80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.233;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.227;
    %jmp/0xz  T_9.225, 8;
    %vpi_call/w 5 659 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time {0 0 0};
T_9.225 ;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.239, 4;
    %vpi_func 5 663 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13e70_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.239;
    %flag_set/vec4 8;
    %jmp/1 T_9.238, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.240, 4;
    %vpi_func 5 664 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13f00_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.240;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.238;
    %jmp/1 T_9.237, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.241, 4;
    %vpi_func 5 665 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c000_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.241;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.237;
    %jmp/1 T_9.236, 8;
    %load/vec4 v0x600001f12130_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_9.242, 4;
    %vpi_func 5 666 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f1c090_0;
    %sub;
    %cvt/rv;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
T_9.242;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.236;
    %jmp/0xz  T_9.234, 8;
    %vpi_call/w 5 667 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_9.234 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12fd0, 4, 0;
    %load/vec4 v0x600001f11d40_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12e20, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f12490, 4, 0;
    %load/vec4 v0x600001f13180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.243, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.247, 4;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f1ce10, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.247;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.245, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1c870, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.248, 8;
    %vpi_call/w 5 685 "$display", "%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x600001f12130_0, v0x600001f1c6c0_0 {0 0 0};
T_9.248 ;
T_9.245 ;
T_9.243 ;
    %load/vec4 v0x600001f13210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.250, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.254, 4;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f1ca20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.254;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.252, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f1c6c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.255, 8;
    %vpi_call/w 5 700 "$display", "%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x600001f12130_0, v0x600001f1c6c0_0 {0 0 0};
T_9.255 ;
T_9.252 ;
T_9.250 ;
    %load/vec4 v0x600001f11d40_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.257, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f12130_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001f12130_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f13060, 4, 0;
    %load/vec4 v0x600001f12130_0;
    %store/vec4 v0x600001f1c6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f12130_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1ce10, 4, 0;
T_9.257 ;
T_9.223 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.261, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ce10, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.261;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.259, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 725 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13c30_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.265, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.270, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600001f1ccf0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_9.270;
    %flag_get/vec4 4;
    %jmp/0 T_9.269, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.269;
    %flag_set/vec4 9;
    %jmp/1 T_9.268, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.271, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.271;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.268;
    %jmp/1 T_9.267, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.272, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.272;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.267;
    %flag_get/vec4 9;
    %jmp/1 T_9.266, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.273, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.273;
    %or;
T_9.266;
    %and;
T_9.265;
    %flag_set/vec4 8;
    %jmp/1 T_9.264, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.274, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.274;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.264;
    %jmp/0xz  T_9.262, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f138d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11a70_0, 0, 1;
    %vpi_func 5 736 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600001f1c3f0_0, 0, 64;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.275, 8;
    %vpi_call/w 5 738 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_9.275 ;
T_9.262 ;
T_9.259 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.279, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ce10, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.279;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.277, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 743 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13cc0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.283, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.288, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600001f1ccf0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_9.288;
    %flag_get/vec4 4;
    %jmp/0 T_9.287, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.287;
    %flag_set/vec4 9;
    %jmp/1 T_9.286, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.289, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.289;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.286;
    %jmp/1 T_9.285, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.290, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.290;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.285;
    %flag_get/vec4 9;
    %jmp/1 T_9.284, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.291, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.291;
    %or;
T_9.284;
    %and;
T_9.283;
    %flag_set/vec4 8;
    %jmp/1 T_9.282, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.292, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.292;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.282;
    %jmp/0xz  T_9.280, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11b00_0, 0, 1;
    %vpi_func 5 754 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600001f1c480_0, 0, 64;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.293, 8;
    %vpi_call/w 5 756 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_9.293 ;
T_9.280 ;
T_9.277 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.297, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ce10, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.297;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.295, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 761 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13d50_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.301, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.306, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600001f1ccf0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_9.306;
    %flag_get/vec4 4;
    %jmp/0 T_9.305, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.305;
    %flag_set/vec4 9;
    %jmp/1 T_9.304, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.307, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.307;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.304;
    %jmp/1 T_9.303, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.308, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.308;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.303;
    %flag_get/vec4 9;
    %jmp/1 T_9.302, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.309, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.309;
    %or;
T_9.302;
    %and;
T_9.301;
    %flag_set/vec4 8;
    %jmp/1 T_9.300, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.310, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.310;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.300;
    %jmp/0xz  T_9.298, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f139f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11b90_0, 0, 1;
    %vpi_func 5 772 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600001f1c510_0, 0, 64;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.311, 8;
    %vpi_call/w 5 774 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_9.311 ;
T_9.298 ;
T_9.295 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.315, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ce10, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.315;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.313, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 779 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13de0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.319, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_9.324, 4;
    %flag_mov 10, 4;
    %load/vec4 v0x600001f1ccf0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 10;
T_9.324;
    %flag_get/vec4 4;
    %jmp/0 T_9.323, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.323;
    %flag_set/vec4 9;
    %jmp/1 T_9.322, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.325, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.325;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.322;
    %jmp/1 T_9.321, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.326, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.326;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.321;
    %flag_get/vec4 9;
    %jmp/1 T_9.320, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.327, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.327;
    %or;
T_9.320;
    %and;
T_9.319;
    %flag_set/vec4 8;
    %jmp/1 T_9.318, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c870, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.328, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c750, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.328;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.318;
    %jmp/0xz  T_9.316, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ce10, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c870, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11c20_0, 0, 1;
    %vpi_func 5 790 "$time" 64 {0 0 0};
    %cvt/rv;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x600001f1c5a0_0, 0, 64;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.329, 8;
    %vpi_call/w 5 792 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_9.329 ;
T_9.316 ;
T_9.313 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.333, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ca20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.333;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.331, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 803 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13c30_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.337, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.341, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.341;
    %flag_set/vec4 9;
    %jmp/1 T_9.340, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.342, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.342;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.340;
    %jmp/1 T_9.339, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.343, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.343;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.339;
    %flag_get/vec4 9;
    %jmp/1 T_9.338, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.344, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.344;
    %or;
T_9.338;
    %and;
T_9.337;
    %flag_set/vec4 8;
    %jmp/1 T_9.336, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c7e0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_9.336;
    %jmp/0xz  T_9.334, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f138d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11a70_0, 0, 1;
    %vpi_func 5 811 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c3f0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ca20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.345, 8;
    %vpi_call/w 5 816 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_9.345 ;
T_9.334 ;
T_9.331 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.349, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ca20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.349;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.347, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 821 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13cc0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.353, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.357, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.357;
    %flag_set/vec4 9;
    %jmp/1 T_9.356, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.358, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.358;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.356;
    %jmp/1 T_9.355, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.359, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.359;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.355;
    %flag_get/vec4 9;
    %jmp/1 T_9.354, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.360, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.360;
    %or;
T_9.354;
    %and;
T_9.353;
    %flag_set/vec4 8;
    %jmp/1 T_9.352, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c7e0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_9.352;
    %jmp/0xz  T_9.350, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11b00_0, 0, 1;
    %vpi_func 5 829 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c480_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ca20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.361, 8;
    %vpi_call/w 5 834 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_9.361 ;
T_9.350 ;
T_9.347 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.365, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ca20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.365;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.363, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 839 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13d50_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.369, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.373, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.373;
    %flag_set/vec4 9;
    %jmp/1 T_9.372, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.374, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.374;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.372;
    %jmp/1 T_9.371, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.375, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.375;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.371;
    %flag_get/vec4 9;
    %jmp/1 T_9.370, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.376, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.376;
    %or;
T_9.370;
    %and;
T_9.369;
    %flag_set/vec4 8;
    %jmp/1 T_9.368, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c7e0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_9.368;
    %jmp/0xz  T_9.366, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f139f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11b90_0, 0, 1;
    %vpi_func 5 847 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c510_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ca20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.377, 8;
    %vpi_call/w 5 852 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_9.377 ;
T_9.366 ;
T_9.363 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f11e60, 4;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.381, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1ca20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.381;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.379, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 5 857 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f13de0_0;
    %sub;
    %cvt/rv;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_9.385, 5;
    %load/vec4 v0x600001f12640_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.389, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.389;
    %flag_set/vec4 9;
    %jmp/1 T_9.388, 9;
    %load/vec4 v0x600001f126d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.390, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.390;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.388;
    %jmp/1 T_9.387, 9;
    %load/vec4 v0x600001f12760_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.391, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.391;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_9.387;
    %flag_get/vec4 9;
    %jmp/1 T_9.386, 9;
    %load/vec4 v0x600001f127f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.392, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f13060, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_9.392;
    %or;
T_9.386;
    %and;
T_9.385;
    %flag_set/vec4 8;
    %jmp/1 T_9.384, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f1c7e0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 8, 4;
T_9.384;
    %jmp/0xz  T_9.382, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f11c20_0, 0, 1;
    %vpi_func 5 865 "$time" 64 {0 0 0};
    %store/vec4 v0x600001f1c5a0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f11e60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1ca20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f1c7e0, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.393, 8;
    %vpi_call/w 5 870 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_9.393 ;
T_9.382 ;
T_9.379 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_9.395, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12520, 4;
    %load/vec4 v0x600001f121c0_0;
    %cmp/e;
    %jmp/1 T_9.399, 4;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f119e0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_9.399;
    %jmp/0xz  T_9.397, 4;
    %load/vec4 v0x600001f13210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.400, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_9.400 ;
T_9.397 ;
    %jmp T_9.396;
T_9.395 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_9.402, 4;
    %load/vec4 v0x600001f13210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.404, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_9.404 ;
T_9.402 ;
T_9.396 ;
    %load/vec4 v0x600001f13210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.406, 4;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x600001f134e0_0, 2500;
T_9.406 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.408, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %store/vec4 v0x600001f121c0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %store/vec4 v0x600001f12d90_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %store/vec4 v0x600001f12eb0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.410, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.411, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.412, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.413, 6;
    %jmp T_9.414;
T_9.410 ;
    %load/vec4 v0x600001f11ef0_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.414;
T_9.411 ;
    %load/vec4 v0x600001f11f80_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.414;
T_9.412 ;
    %load/vec4 v0x600001f12010_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.414;
T_9.413 ;
    %load/vec4 v0x600001f120a0_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.414;
T_9.414 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001f125b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
    %jmp T_9.409;
T_9.408 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12fd0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.415, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %store/vec4 v0x600001f121c0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %store/vec4 v0x600001f12d90_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12e20, 4;
    %store/vec4 v0x600001f12eb0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f12490, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.417, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.418, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.419, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.420, 6;
    %jmp T_9.421;
T_9.417 ;
    %load/vec4 v0x600001f11ef0_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.421;
T_9.418 ;
    %load/vec4 v0x600001f11f80_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.421;
T_9.419 ;
    %load/vec4 v0x600001f12010_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.421;
T_9.420 ;
    %load/vec4 v0x600001f120a0_0;
    %store/vec4 v0x600001f1cab0_0, 0, 11;
    %jmp T_9.421;
T_9.421 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600001f125b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f13180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f13210_0, 0, 1;
T_9.415 ;
T_9.409 ;
    %load/vec4 v0x600001f13180_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.422, 4;
    %load/vec4 v0x600001f121c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.424, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.425, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.426, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.427, 6;
    %jmp T_9.428;
T_9.424 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f12250, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.428;
T_9.425 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f122e0, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.428;
T_9.426 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f12370, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.428;
T_9.427 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f12400, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.428;
T_9.428 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f13570_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.429, 4;
    %load/vec4 v0x600001f13330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.429 ;
    %load/vec4 v0x600001f13570_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.431, 4;
    %load/vec4 v0x600001f13330_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.431 ;
    %load/vec4 v0x600001f13570_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.433, 4;
    %load/vec4 v0x600001f13330_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.433 ;
    %load/vec4 v0x600001f13570_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.435, 4;
    %load/vec4 v0x600001f13330_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.435 ;
    %load/vec4 v0x600001f121c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.437, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.438, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.439, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.440, 6;
    %jmp T_9.441;
T_9.437 ;
    %load/vec4 v0x600001f13450_0;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600001f12250, 4, 0;
    %jmp T_9.441;
T_9.438 ;
    %load/vec4 v0x600001f13450_0;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600001f122e0, 4, 0;
    %jmp T_9.441;
T_9.439 ;
    %load/vec4 v0x600001f13450_0;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600001f12370, 4, 0;
    %jmp T_9.441;
T_9.440 ;
    %load/vec4 v0x600001f13450_0;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x600001f12400, 4, 0;
    %jmp T_9.441;
T_9.441 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f13570_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_9.442, 6;
    %vpi_func 5 956 "$time" 64 {0 0 0};
    %load/vec4 v0x600001f121c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x600001f1cbd0, 4, 0;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.444, 8;
    %vpi_call/w 5 959 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x600001f121c0_0, v0x600001f1cab0_0, v0x600001f12d90_0, v0x600001f13450_0 {0 0 0};
T_9.444 ;
    %jmp T_9.443;
T_9.442 ;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.446, 8;
    %vpi_call/w 5 963 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x600001f121c0_0, v0x600001f1cab0_0, v0x600001f12d90_0 {0 0 0};
T_9.446 ;
T_9.443 ;
    %delay 5500, 0;
    %fork TD_sdram32_tb.sdram0.Burst_decode, S_0x14fe29b30;
    %join;
    %jmp T_9.423;
T_9.422 ;
    %load/vec4 v0x600001f13210_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.448, 4;
    %load/vec4 v0x600001f121c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.450, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.451, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.452, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.453, 6;
    %jmp T_9.454;
T_9.450 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f12250, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.454;
T_9.451 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f122e0, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.454;
T_9.452 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f12370, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.454;
T_9.453 ;
    %load/vec4 v0x600001f1cab0_0;
    %load/vec4 v0x600001f12d90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x600001f12400, 4;
    %store/vec4 v0x600001f13450_0, 0, 32;
    %jmp T_9.454;
T_9.454 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f13600_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.455, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.455 ;
    %load/vec4 v0x600001f13600_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.457, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.457 ;
    %load/vec4 v0x600001f13600_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.459, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.459 ;
    %load/vec4 v0x600001f13600_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.461, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f13450_0, 4, 8;
T_9.461 ;
    %load/vec4 v0x600001f13600_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_9.463, 6;
    %load/vec4 v0x600001f13450_0;
    %store/vec4 v0x600001f1e640_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600001f1e640_0;
    %store/vec4 v0x600001f134e0_0, 0, 32;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.465, 8;
    %vpi_call/w 5 997 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = %d", $time, v0x600001f121c0_0, v0x600001f1cab0_0, v0x600001f12d90_0, v0x600001f134e0_0 {0 0 0};
T_9.465 ;
    %jmp T_9.464;
T_9.463 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x600001f1e6d0_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x600001f1e6d0_0;
    %store/vec4 v0x600001f134e0_0, 0, 32;
    %load/vec4 v0x600001f132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.467, 8;
    %vpi_call/w 5 1002 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x600001f121c0_0, v0x600001f1cab0_0, v0x600001f12d90_0 {0 0 0};
T_9.467 ;
T_9.464 ;
    %fork TD_sdram32_tb.sdram0.Burst_decode, S_0x14fe29b30;
    %join;
T_9.448 ;
T_9.423 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14fe354b0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f107e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001f11560_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001f115f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f10510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f10900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f11830_0, 0, 32;
    %end;
    .thread T_10, $init;
    .scope S_0x14fe354b0;
T_11 ;
    %wait E_0x60000384f480;
    %load/vec4 v0x600001f10000_0;
    %assign/vec4 v0x600001f118c0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14fe354b0;
T_12 ;
    %wait E_0x60000384f440;
    %load/vec4 v0x600001f11680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f0fe70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001f10870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f10750_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %fork t_7, S_0x14fe35620;
    %jmp t_6;
    .scope S_0x14fe35620;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f0e6d0_0, 0, 32;
T_12.2 ; Top of for-loop 
    %load/vec4 v0x600001f0e6d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f113b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10fc0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10cf0, 0, 4;
    %pushi/vec4 0, 0, 21;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10b40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10e10, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11440, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11050, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11170, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001f0e6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10ea0, 0, 4;
T_12.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001f0e6d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001f0e6d0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ; for-loop exit label
    %end;
    .scope S_0x14fe354b0;
t_6 %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f10900_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %fork t_9, S_0x14fe33380;
    %jmp t_8;
    .scope S_0x14fe33380;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f0e640_0, 0, 32;
T_12.5 ; Top of for-loop 
    %load/vec4 v0x600001f0e640_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_12.6, 5;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f11320, 4;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f113b0, 0, 4;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f10f30, 4;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10fc0, 0, 4;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f114d0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11440, 0, 4;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f10c60, 4;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10cf0, 0, 4;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f10a20, 4;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10b40, 0, 4;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f10d80, 4;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10e10, 0, 4;
    %jmp T_12.9;
T_12.8 ;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f110e0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11050, 0, 4;
    %ix/getv/s 4, v0x600001f0e640_0;
    %load/vec4a v0x600001f10a20, 4;
    %ix/getv/s 3, v0x600001f0e640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10b40, 0, 4;
T_12.10 ;
T_12.9 ;
T_12.7 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001f0e640_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001f0e640_0, 0, 32;
    %jmp T_12.5;
T_12.6 ; for-loop exit label
    %end;
    .scope S_0x14fe354b0;
t_8 %join;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %load/vec4 v0x600001f11950_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_12.12, 4;
    %load/vec4 v0x600001f115f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001f115f0_0, 0;
T_12.12 ;
    %load/vec4 v0x600001f11950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %jmp T_12.20;
T_12.14 ;
    %load/vec4 v0x600001f107e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %load/vec4 v0x600001f107e0_0;
    %pad/u 33;
    %cmpi/e 5001, 0, 33;
    %jmp/0xz  T_12.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f0fe70_0, 0;
    %jmp T_12.22;
T_12.21 ;
    %load/vec4 v0x600001f107e0_0;
    %pad/u 34;
    %cmpi/e 10101, 0, 34;
    %jmp/0xz  T_12.23, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f0fd50_0, 4, 5;
    %jmp T_12.24;
T_12.23 ;
    %load/vec4 v0x600001f107e0_0;
    %pad/u 36;
    %cmpi/e 10113, 0, 36;
    %jmp/1 T_12.27, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x600001f107e0_0;
    %pad/u 37;
    %cmpi/e 10122, 0, 37;
    %flag_or 4, 8;
T_12.27;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f0fe70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %jmp T_12.26;
T_12.25 ;
    %load/vec4 v0x600001f107e0_0;
    %pad/u 38;
    %cmpi/e 10131, 0, 38;
    %jmp/0xz  T_12.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f0fde0_0, 0;
    %load/vec4 v0x600001f106c0_0;
    %pad/u 11;
    %assign/vec4 v0x600001f0fd50_0, 0;
    %jmp T_12.29;
T_12.28 ;
    %load/vec4 v0x600001f107e0_0;
    %pad/u 38;
    %cmpi/e 10133, 0, 38;
    %jmp/0xz  T_12.30, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
T_12.30 ;
T_12.29 ;
T_12.26 ;
T_12.24 ;
T_12.22 ;
    %jmp T_12.20;
T_12.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f10900_0, 0;
    %fork t_11, S_0x14fe334f0;
    %jmp t_10;
    .scope S_0x14fe334f0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f0e5b0_0, 0, 32;
T_12.32 ; Top of for-loop 
    %load/vec4 v0x600001f0e5b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_12.33, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x600001f0e5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11170, 0, 4;
T_12.34 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600001f0e5b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600001f0e5b0_0, 0, 32;
    %jmp T_12.32;
T_12.33 ; for-loop exit label
    %end;
    .scope S_0x14fe354b0;
t_10 %join;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f10750_0, 0;
    %load/vec4 v0x600001f115f0_0;
    %cmpi/u 1501, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.35, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001f10870_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001f115f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %jmp T_12.36;
T_12.35 ;
    %callf/vec4 TD_sdram32_tb.sdram.port_wr_pending, S_0x14fe29230;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.37, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001f10870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f10750_0, 0;
    %alloc S_0x14fe28990;
    %callf/vec4 TD_sdram32_tb.sdram.get_priority_port, S_0x14fe28990;
    %free S_0x14fe28990;
    %store/vec4 v0x600001f0fcc0_0, 0, 1;
    %fork TD_sdram32_tb.sdram.set_active_command, S_0x14fe29510;
    %join;
    %jmp T_12.38;
T_12.37 ;
    %callf/vec4 TD_sdram32_tb.sdram.port_rd_pending, S_0x14fe28f50;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.39, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001f10870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f10750_0, 0;
    %alloc S_0x14fe28990;
    %callf/vec4 TD_sdram32_tb.sdram.get_priority_port, S_0x14fe28990;
    %free S_0x14fe28990;
    %store/vec4 v0x600001f0fcc0_0, 0, 1;
    %fork TD_sdram32_tb.sdram.set_active_command, S_0x14fe29510;
    %join;
T_12.39 ;
T_12.38 ;
T_12.36 ;
    %jmp T_12.20;
T_12.16 ;
    %load/vec4 v0x600001f107e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.41, 5;
    %load/vec4 v0x600001f107e0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %jmp T_12.42;
T_12.41 ;
    %load/vec4 v0x600001f10870_0;
    %assign/vec4 v0x600001f11950_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001f10870_0, 0;
    %load/vec4 v0x600001f10870_0;
    %cmpi/e 1, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_12.45, 4;
    %load/vec4 v0x600001f10750_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.43, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11170, 0, 4;
T_12.43 ;
T_12.42 ;
    %jmp T_12.20;
T_12.17 ;
    %fork t_13, S_0x14fe32f00;
    %jmp t_12;
    .scope S_0x14fe32f00;
t_13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %callf/vec4 TD_sdram32_tb.sdram.get_active_port, S_0x14fe31a00;
    %store/vec4 v0x600001f0e520_0, 0, 44;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x600001f0fd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f0fd50_0, 4, 5;
    %load/vec4 v0x600001f0e520_0;
    %parti/u 8, 36, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f0fd50_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001f10900_0, 0;
    %load/vec4 v0x600001f0e520_0;
    %parti/u 32, 4, 32;
    %assign/vec4 v0x600001f11830_0, 0;
    %load/vec4 v0x600001f0e520_0;
    %parti/u 4, 0, 32;
    %inv;
    %assign/vec4 v0x600001f10090_0, 0;
    %end;
    .scope S_0x14fe354b0;
t_12 %join;
    %jmp T_12.20;
T_12.18 ;
    %fork t_15, S_0x14fe33070;
    %jmp t_14;
    .scope S_0x14fe33070;
t_15 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001f10870_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f11560_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600001f107e0_0, 0;
    %callf/vec4 TD_sdram32_tb.sdram.get_active_port, S_0x14fe31a00;
    %store/vec4 v0x600001f0e760_0, 0, 44;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11050, 0, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001f117a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x600001f0fd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f0fd50_0, 4, 5;
    %load/vec4 v0x600001f0e760_0;
    %parti/u 8, 36, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600001f0fd50_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001f10090_0, 0;
    %end;
    .scope S_0x14fe354b0;
t_14 %join;
    %jmp T_12.20;
T_12.19 ;
    %fork t_17, S_0x14fe31890;
    %jmp t_16;
    .scope S_0x14fe31890;
t_17 ;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001f0f3c0_0, 0, 256;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x600001f10ea0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001f0ef40_0, 0, 4;
    %load/vec4 v0x600001f11560_0;
    %load/vec4 v0x600001f0ef40_0;
    %cmp/u;
    %jmp/0xz  T_12.46, 5;
    %load/vec4 v0x600001f11560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600001f11560_0, 0;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001f11950_0, 0;
T_12.47 ;
    %load/vec4 v0x600001f11560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.48, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.55, 6;
    %jmp T_12.56;
T_12.48 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.49 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.50 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.51 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.52 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.53 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.54 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.55 ;
    %load/vec4 v0x600001f118c0_0;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001f0f3c0_0, 4, 32;
    %jmp T_12.56;
T_12.56 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f0f3c0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f10ea0, 0, 4;
    %load/vec4 v0x600001f11560_0;
    %load/vec4 v0x600001f0ef40_0;
    %cmp/e;
    %jmp/0xz  T_12.57, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x600001f10510_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f11170, 0, 4;
T_12.57 ;
    %end;
    .scope S_0x14fe354b0;
t_16 %join;
    %jmp T_12.20;
T_12.20 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14fe354b0;
T_13 ;
    %vpi_call/w 3 610 "$info", "Instantiated SDRAM with the following settings" {0 0 0};
    %vpi_call/w 3 611 "$info", "  Clock speed %f, period %f", P_0x15002d340, P_0x15002d300 {0 0 0};
    %vpi_call/w 3 617 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 618 "$info", "Configured values:" {0 0 0};
    %vpi_call/w 3 619 "$info", "  CAS Latency %h", P_0x15002d2c0 {0 0 0};
    %vpi_call/w 3 625 "$info", "  Burst length %h", P_0x15002d240 {0 0 0};
    %vpi_call/w 3 631 "$info", "  Burst type %s", "\000Sequential" {0 0 0};
    %vpi_call/w 3 638 "$info", "  Write burst %s", "Single word write" {0 0 0};
    %vpi_call/w 3 645 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 646 "$info", "Port values:" {0 0 0};
    %vpi_call/w 3 647 "$info", "  Port 0 burst length %d, port width %d", P_0x15002d780, P_0x15002d7c0 {0 0 0};
    %vpi_call/w 3 653 "$info", "--------------------" {0 0 0};
    %vpi_call/w 3 654 "$info", "Delays:" {0 0 0};
    %vpi_call/w 3 655 "$info", "  Cycles until start inhibit %f, clear inhibit %f", P_0x15002d600, P_0x15002d500 {0 0 0};
    %vpi_call/w 3 658 "$info", "  Cycles between autorefresh instances %f", P_0x15002d4c0 {0 0 0};
    %vpi_call/w 3 660 "$info", "  CYCLES_FOR_AUTOREFRESH %f", P_0x15002d480 {0 0 0};
    %vpi_call/w 3 661 "$info", "  CYCLES_AFTER_WRITE_FOR_NEXT_COMMAND %f", P_0x15002d3c0 {0 0 0};
    %vpi_call/w 3 663 "$info", "  Cycles until between active commands %f, command duration %f", P_0x15002d400, P_0x15002d440 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x14fe04df0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f1fe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18fc0_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001f182d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f18630_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f187e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001f18750_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18900_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0x14fe04df0;
T_15 ;
    %vpi_call/w 4 7 "$dumpfile", "sdram32_tb.vcd" {0 0 0};
    %vpi_call/w 4 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14fe04df0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x14fe04df0;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v0x600001f1fe70_0;
    %inv;
    %assign/vec4 v0x600001f1fe70_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14fe04df0;
T_17 ;
    %wait E_0x60000384ea00;
    %vpi_call/w 4 153 "$display", "Time: %0t | Port 0 | RD: %b WR: %b ADDR: %h DIN: %h DOUT: %h READY: %b AVAIL: %b", $time, v0x600001f18480_0, v0x600001f185a0_0, v0x600001f181b0_0, v0x600001f18360_0, v0x600001f183f0_0, v0x600001f18510_0, v0x600001f18240_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x14fe04df0;
T_18 ;
    %wait E_0x60000384e900;
    %vpi_call/w 4 157 "$display", "Time: %0t | Port 1 | RD: %b WR: %b ADDR: %h DIN: %h DOUT: %h READY: %b AVAIL: %b", $time, v0x600001f18900_0, v0x600001f18a20_0, v0x600001f18630_0, v0x600001f187e0_0, v0x600001f18870_0, v0x600001f18990_0, v0x600001f186c0_0 {0 0 0};
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x14fe04df0;
T_19 ;
    %wait E_0x60000384e980;
    %vpi_call/w 4 161 "$display", "Time: %0t | CMD: %h SDRAM_DQ: %h SDRAM_A: %h SDRAM_DQM: %b SDRAM_BA: %b SDRAM_nCS: %b SDRAM_nWE: %b SDRAM_nRAS: %b SDRAM_nCAS: %b SDRAM_CKE: %b", $time, v0x600001f19050_0, v0x600001f18000_0, v0x600001f1fba0_0, v0x600001f18090_0, v0x600001f1fc30_0, v0x600001f1ff00_0, v0x600001f190e0_0, v0x600001f18f30_0, v0x600001f1fcc0_0, v0x600001f1fde0_0 {0 0 0};
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x14fe04df0;
T_20 ;
    %wait E_0x60000384e940;
    %vpi_call/w 4 165 "$display", "Time: %0t | Port 0 CONTROLLER | port_wr_req: %b port_rd_req: %b port_wr_queue: %b port_rd_queue: %b port_req: %b port_req_queue: %b", $time, v0x600001f114d0_0, v0x600001f110e0_0, &A<v0x600001f11440, 0>, &A<v0x600001f11050, 0>, v0x600001f11200_0, v0x600001f11290_0 {0 0 0};
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x14fe04df0;
T_21 ;
    %wait E_0x60000384e8c0;
    %vpi_call/w 4 169 "$display", "Time: %0t | Port 1 CONTROLLER | port_wr_req: %b port_rd_req: %b port_wr_queue: %b port_rd_queue: %b port_req: %b port_req_queue: %b", $time, v0x600001f114d0_1, v0x600001f110e0_1, &A<v0x600001f11440, 1>, &A<v0x600001f11050, 1>, v0x600001f11200_1, v0x600001f11290_1 {0 0 0};
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x14fe04df0;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18fc0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18fc0_0, 0, 1;
T_22.0 ;
    %load/vec4 v0x600001f18120_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.1, 6;
    %wait E_0x60000384e880;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call/w 4 190 "$display", "Init complete at %t", $time {0 0 0};
    %delay 25000, 0;
T_22.2 ;
    %load/vec4 v0x600001f1fe70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.3, 6;
    %wait E_0x60000384e840;
    %jmp T_22.2;
T_22.3 ;
    %vpi_call/w 4 197 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 198 "$display", "Write 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600001f182d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %vpi_call/w 4 204 "$display", "Write 1a" {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 4 207 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 208 "$display", "Write 1b" {0 0 0};
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %vpi_call/w 4 213 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 214 "$display", "Write 1c" {0 0 0};
T_22.4 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.5, 6;
    %wait E_0x60000384e780;
    %jmp T_22.4;
T_22.5 ;
    %delay 5000, 0;
    %vpi_call/w 4 220 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 221 "$display", "Write 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.6 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.7, 6;
    %wait E_0x60000384e780;
    %jmp T_22.6;
T_22.7 ;
    %delay 5000, 0;
    %vpi_call/w 4 237 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 238 "$display", "Write 3 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 39612, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.8 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.9, 6;
    %wait E_0x60000384e780;
    %jmp T_22.8;
T_22.9 ;
    %delay 5000, 0;
    %vpi_call/w 4 253 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 254 "$display", "Write 4 at %t", $time {0 0 0};
    %pushi/vec4 8227, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 57072, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.10 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.11, 6;
    %wait E_0x60000384e780;
    %jmp T_22.10;
T_22.11 ;
    %delay 5000, 0;
    %vpi_call/w 4 269 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 270 "$display", "Write 5 at %t", $time {0 0 0};
    %pushi/vec4 8228, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 65244, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.12 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.13, 6;
    %wait E_0x60000384e780;
    %jmp T_22.12;
T_22.13 ;
    %delay 5000, 0;
    %vpi_call/w 4 285 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 286 "$display", "Write 6 at %t", $time {0 0 0};
    %pushi/vec4 8229, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 47768, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.14 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.15, 6;
    %wait E_0x60000384e780;
    %jmp T_22.14;
T_22.15 ;
    %delay 5000, 0;
    %vpi_call/w 4 301 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 302 "$display", "Write 7 at %t", $time {0 0 0};
    %pushi/vec4 8230, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 30292, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.16 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.17, 6;
    %wait E_0x60000384e780;
    %jmp T_22.16;
T_22.17 ;
    %delay 5000, 0;
    %vpi_call/w 4 317 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 318 "$display", "Write 8 at %t", $time {0 0 0};
    %pushi/vec4 8231, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 12816, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f185a0_0, 0, 1;
T_22.18 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.19, 6;
    %wait E_0x60000384e780;
    %jmp T_22.18;
T_22.19 ;
    %delay 5000, 0;
    %vpi_call/w 4 334 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 335 "$display", "Read 1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001f182d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
T_22.20 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.21, 6;
    %wait E_0x60000384e780;
    %jmp T_22.20;
T_22.21 ;
    %delay 5000, 0;
    %vpi_call/w 4 350 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 351 "$display", "Read 2 at %t", $time {0 0 0};
    %pushi/vec4 8225, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001f182d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
T_22.22 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.23, 6;
    %wait E_0x60000384e780;
    %jmp T_22.22;
T_22.23 ;
    %delay 5000, 0;
    %vpi_call/w 4 366 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 367 "$display", "Read 3, p1 at %t", $time {0 0 0};
    %pushi/vec4 8224, 0, 21;
    %store/vec4 v0x600001f18630_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600001f187e0_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001f18750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18900_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f18630_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18900_0, 0, 1;
T_22.24 ;
    %load/vec4 v0x600001f18990_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.25, 6;
    %wait E_0x60000384e800;
    %jmp T_22.24;
T_22.25 ;
    %delay 5000, 0;
    %vpi_call/w 4 382 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 383 "$display", "wait for refresh at %t", $time {0 0 0};
T_22.26 ;
    %load/vec4 v0x600001f115f0_0;
    %pad/u 32;
    %pushi/vec4 1501, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.27, 6;
    %wait E_0x60000384e7c0;
    %jmp T_22.26;
T_22.27 ;
    %vpi_call/w 4 386 "$display", "refresh 1 at %t", $time {0 0 0};
    %delay 5000, 0;
    %vpi_call/w 4 391 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 392 "$display", "Read 4, p0 at %t", $time {0 0 0};
    %pushi/vec4 8226, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001f182d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
T_22.28 ;
    %load/vec4 v0x600001f18510_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.29, 6;
    %wait E_0x60000384e780;
    %jmp T_22.28;
T_22.29 ;
    %delay 5000, 0;
    %vpi_call/w 4 406 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call/w 4 407 "$display", "Read 5, p1&p2 at %t", $time {0 0 0};
    %pushi/vec4 8227, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600001f18360_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
    %pushi/vec4 8228, 0, 21;
    %store/vec4 v0x600001f18630_0, 0, 21;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x600001f187e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f18900_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f181b0_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18480_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x600001f18630_0, 0, 21;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f18900_0, 0, 1;
T_22.30 ;
    %load/vec4 v0x600001f18240_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.31, 6;
    %wait E_0x60000384e740;
    %jmp T_22.30;
T_22.31 ;
    %delay 5000, 0;
    %delay 15000000, 0;
    %vpi_call/w 4 428 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../sdram.sv";
    "sdram32_tb.sv";
    "mt48lc2m32b2.v";
