// Seed: 1863526437
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign id_3 = 1'd0;
  logic [7:0] id_4;
  wire id_5 = id_5;
  assign id_4[1] = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wire id_6,
    input wand id_7,
    output uwire id_8,
    output tri0 id_9,
    input wand id_10,
    output tri id_11,
    output tri0 id_12
);
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.type_1 = 0;
  wire id_14;
  assign id_12 = id_0;
endmodule
