{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462983742685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462983742690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 18:22:22 2016 " "Processing started: Wed May 11 18:22:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462983742690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462983742690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth " "Command: quartus_map --read_settings_files=on --write_settings_files=off ace-synth -c ace-synth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462983742691 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1462983742950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" { { "Info" "ISGN_ENTITY_NAME" "1 ace " "Found entity 1: ace" {  } { { "../src/ace.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_delay " "Found entity 1: clock_delay" {  } { { "../src/clock_delay.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/clock_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ace-top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ace-top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ace-top " "Found entity 1: ace-top" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../src/timer.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/timer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "io_ctrl.v(114) " "Verilog HDL information at io_ctrl.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1462983743072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_ctrl " "Found entity 1: io_ctrl" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/7segments_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/7segments_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 segments_converter " "Found entity 1: segments_converter" {  } { { "../src/7segments_converter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/7segments_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/reseter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/reseter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reseter " "Found entity 1: reseter" {  } { { "../src/reseter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/reseter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "../src/flipflop.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/flipflop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462983743078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462983743078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ace-top " "Elaborating entity \"ace-top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462983743152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ace ace:inst " "Elaborating entity \"ace\" for hierarchy \"ace:inst\"" {  } { { "ace-top.bdf" "inst" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 224 544 752 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743158 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledg\[8\] ace.v(29) " "Output port \"ledg\[8\]\" at ace.v(29) has no driver" {  } { { "../src/ace.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743167 "|ace-top|ace:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_delay ace:inst\|clock_delay:clock_delay " "Elaborating entity \"clock_delay\" for hierarchy \"ace:inst\|clock_delay:clock_delay\"" {  } { { "../src/ace.v" "clock_delay" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reseter ace:inst\|reseter:reseter " "Elaborating entity \"reseter\" for hierarchy \"ace:inst\|reseter:reseter\"" {  } { { "../src/ace.v" "reseter" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu ace:inst\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"ace:inst\|cpu:cpu\"" {  } { { "../src/ace.v" "cpu" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743198 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_addr cpu.v(55) " "Verilog HDL Always Construct warning at cpu.v(55): inferring latch(es) for variable \"ic_read_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743200 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_addr\[0\] cpu.v(55) " "Inferred latch for \"ic_read_addr\[0\]\" at cpu.v(55)" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743200 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_addr\[1\] cpu.v(55) " "Inferred latch for \"ic_read_addr\[1\]\" at cpu.v(55)" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743201 "|ace-top|ace:inst|cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter ace:inst\|cpu:cpu\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"ace:inst\|cpu:cpu\|arbiter:arbiter\"" {  } { { "../src/cpu.v" "arbiter" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(60) " "Verilog HDL assignment warning at arbiter.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(61) " "Verilog HDL assignment warning at arbiter.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_write_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"mem_data_write_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ic_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"ic_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dc_read_data_next arbiter.v(75) " "Verilog HDL Always Construct warning at arbiter.v(75): inferring latch(es) for variable \"dc_read_data_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743206 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743207 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743208 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dc_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"dc_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[0\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[1\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[2\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[3\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[4\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[5\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[6\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[7\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[8\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[9\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[10\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[11\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[12\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[13\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[14\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[15\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743209 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[16\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[17\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[18\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[19\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[20\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[21\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[22\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[23\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[24\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[25\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[26\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[27\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[28\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[29\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[30\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ic_read_data_next\[31\] arbiter.v(75) " "Inferred latch for \"ic_read_data_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743210 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743211 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_write_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_data_write_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[0\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[0\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[1\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[1\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[2\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[2\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[3\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[3\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743212 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[4\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[4\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[5\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[5\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[6\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[6\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[7\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[7\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[8\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[8\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[9\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[9\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[10\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[10\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[11\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[11\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[12\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[12\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[13\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[13\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[14\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[14\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[15\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[15\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[16\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[16\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[17\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[17\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[18\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[18\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[19\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[19\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[20\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[20\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743213 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[21\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[21\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[22\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[22\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[23\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[23\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[24\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[24\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[25\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[25\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[26\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[26\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[27\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[27\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[28\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[28\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[29\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[29\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[30\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[30\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr_next\[31\] arbiter.v(75) " "Inferred latch for \"mem_addr_next\[31\]\" at arbiter.v(75)" {  } { { "../src/arbiter.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/arbiter.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743214 "|ace-top|ace:inst|cpu:cpu|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segments_converter ace:inst\|cpu:cpu\|segments_converter:data_conv0 " "Elaborating entity \"segments_converter\" for hierarchy \"ace:inst\|cpu:cpu\|segments_converter:data_conv0\"" {  } { { "../src/cpu.v" "data_conv0" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ctrl ace:inst\|io_ctrl:io_ctrl " "Elaborating entity \"io_ctrl\" for hierarchy \"ace:inst\|io_ctrl:io_ctrl\"" {  } { { "../src/ace.v" "io_ctrl" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/ace.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462983743224 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(129) " "Verilog HDL Case Statement warning at io_ctrl.v(129): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 129 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "io_ctrl.v(158) " "Verilog HDL Case Statement warning at io_ctrl.v(158): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 158 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledg_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"ledg_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"addr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_next io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"wr_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "word io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"word\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "real_addr io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"real_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memwr_buffer io_ctrl.v(114) " "Verilog HDL Always Construct warning at io_ctrl.v(114): inferring latch(es) for variable \"memwr_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 io_ctrl.v(36) " "Output port \"hex0\" at io_ctrl.v(36) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 io_ctrl.v(37) " "Output port \"hex1\" at io_ctrl.v(37) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743229 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 io_ctrl.v(38) " "Output port \"hex2\" at io_ctrl.v(38) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 io_ctrl.v(39) " "Output port \"hex3\" at io_ctrl.v(39) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex4 io_ctrl.v(40) " "Output port \"hex4\" at io_ctrl.v(40) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex5 io_ctrl.v(41) " "Output port \"hex5\" at io_ctrl.v(41) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex6 io_ctrl.v(42) " "Output port \"hex6\" at io_ctrl.v(42) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex7 io_ctrl.v(43) " "Output port \"hex7\" at io_ctrl.v(43) has no driver" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[0\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[1\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[2\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[3\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[4\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[5\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[6\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[7\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[8\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[9\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[10\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[11\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743230 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[12\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[13\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[14\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_buffer\[15\] io_ctrl.v(114) " "Inferred latch for \"memwr_buffer\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[0\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[1\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[2\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[3\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[4\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[5\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[6\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[7\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[8\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[9\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[10\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[11\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[12\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743231 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[13\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[14\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[15\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[16\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[17\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[18\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "real_addr\[19\] io_ctrl.v(114) " "Inferred latch for \"real_addr\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[0\] io_ctrl.v(114) " "Inferred latch for \"word\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[1\] io_ctrl.v(114) " "Inferred latch for \"word\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[2\] io_ctrl.v(114) " "Inferred latch for \"word\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[3\] io_ctrl.v(114) " "Inferred latch for \"word\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[4\] io_ctrl.v(114) " "Inferred latch for \"word\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[5\] io_ctrl.v(114) " "Inferred latch for \"word\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[6\] io_ctrl.v(114) " "Inferred latch for \"word\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[7\] io_ctrl.v(114) " "Inferred latch for \"word\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[8\] io_ctrl.v(114) " "Inferred latch for \"word\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[9\] io_ctrl.v(114) " "Inferred latch for \"word\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[10\] io_ctrl.v(114) " "Inferred latch for \"word\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743232 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[11\] io_ctrl.v(114) " "Inferred latch for \"word\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[12\] io_ctrl.v(114) " "Inferred latch for \"word\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[13\] io_ctrl.v(114) " "Inferred latch for \"word\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[14\] io_ctrl.v(114) " "Inferred latch for \"word\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[15\] io_ctrl.v(114) " "Inferred latch for \"word\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[16\] io_ctrl.v(114) " "Inferred latch for \"word\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[17\] io_ctrl.v(114) " "Inferred latch for \"word\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[18\] io_ctrl.v(114) " "Inferred latch for \"word\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[19\] io_ctrl.v(114) " "Inferred latch for \"word\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[20\] io_ctrl.v(114) " "Inferred latch for \"word\[20\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[21\] io_ctrl.v(114) " "Inferred latch for \"word\[21\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[22\] io_ctrl.v(114) " "Inferred latch for \"word\[22\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[23\] io_ctrl.v(114) " "Inferred latch for \"word\[23\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[24\] io_ctrl.v(114) " "Inferred latch for \"word\[24\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[25\] io_ctrl.v(114) " "Inferred latch for \"word\[25\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[26\] io_ctrl.v(114) " "Inferred latch for \"word\[26\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[27\] io_ctrl.v(114) " "Inferred latch for \"word\[27\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[28\] io_ctrl.v(114) " "Inferred latch for \"word\[28\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743233 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[29\] io_ctrl.v(114) " "Inferred latch for \"word\[29\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[30\] io_ctrl.v(114) " "Inferred latch for \"word\[30\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word\[31\] io_ctrl.v(114) " "Inferred latch for \"word\[31\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743234 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"wr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743235 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[18\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[18\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_next\[19\] io_ctrl.v(114) " "Inferred latch for \"addr_next\[19\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledg_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledg_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[0\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[0\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[1\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[1\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[2\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[2\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[3\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[3\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743236 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[4\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[4\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[5\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[5\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[6\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[6\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[7\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[7\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[8\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[8\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[9\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[9\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[10\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[10\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[11\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[11\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[12\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[12\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[13\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[13\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[14\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[14\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[15\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[15\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[16\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[16\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr_next\[17\] io_ctrl.v(114) " "Inferred latch for \"ledr_next\[17\]\" at io_ctrl.v(114)" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1462983743237 "|ace-top|ace:inst|io_ctrl:io_ctrl"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[0\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[1\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[2\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[3\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[4\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[5\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[6\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[7\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[8\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[9\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[10\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[11\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[12\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[13\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[14\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\] " "Converted tri-state buffer \"ace:inst\|io_ctrl:io_ctrl\|wr_next\[15\]\" feeding internal logic into a wire" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1462983743596 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1462983743596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1462983744048 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744074 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744074 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744074 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744074 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744075 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744075 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744075 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744076 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744076 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744076 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744076 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744077 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744077 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744077 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744077 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744078 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744078 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[1\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744078 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] " "Latch ace:inst\|io_ctrl:io_ctrl\|addr_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ace:inst\|io_ctrl:io_ctrl\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal ace:inst\|io_ctrl:io_ctrl\|state\[0\]" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1462983744078 ""}  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1462983744078 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 31 -1 0 } } { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 92 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1462983744083 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1462983744084 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[15\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[14\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[13\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[12\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[11\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[10\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[9\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[8\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[7\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[6\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[5\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[4\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[3\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[2\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[1\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth " "Node \"ace:inst\|io_ctrl:io_ctrl\|sram_dq\[0\]~synth\"" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744125 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1462983744125 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n VCC " "Pin \"sram_we_n\" is stuck at VCC" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 280 752 928 296 "sram_we_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|sram_we_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 312 752 928 328 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 328 752 928 344 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ce_n GND " "Pin \"sram_ce_n\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 344 752 928 360 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|sram_ce_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 360 752 928 376 "hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[17\] GND " "Pin \"ledr\[17\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[16\] GND " "Pin \"ledr\[16\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[15\] GND " "Pin \"ledr\[15\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[14\] GND " "Pin \"ledr\[14\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[13\] GND " "Pin \"ledr\[13\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[12\] GND " "Pin \"ledr\[12\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[11\] GND " "Pin \"ledr\[11\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[10\] GND " "Pin \"ledr\[10\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[9\] GND " "Pin \"ledr\[9\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[8\] GND " "Pin \"ledr\[8\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[7\] GND " "Pin \"ledr\[7\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[6\] GND " "Pin \"ledr\[6\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[5\] GND " "Pin \"ledr\[5\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[4\] GND " "Pin \"ledr\[4\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[3\] GND " "Pin \"ledr\[3\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[2\] GND " "Pin \"ledr\[2\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[1\] GND " "Pin \"ledr\[1\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledr\[0\] GND " "Pin \"ledr\[0\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 488 752 928 504 "ledr\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[19\] GND " "Pin \"sram_addr\[19\]\" is stuck at GND" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 248 752 931 264 "sram_addr\[19..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462983744126 "|ace-top|sram_addr[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462983744126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462983744273 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462983744456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/output_files/ace-synth.map.smsg " "Generated suppressed messages file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/output_files/ace-synth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462983744516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462983744692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744692 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 280 376 544 296 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 280 376 544 296 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 280 376 544 296 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[17\] " "No output dependent on input pin \"sw\[17\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[16\] " "No output dependent on input pin \"sw\[16\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[15\] " "No output dependent on input pin \"sw\[15\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "No output dependent on input pin \"sw\[11\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "No output dependent on input pin \"sw\[10\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 376 544 280 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462983744844 "|ace-top|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1462983744844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "452 " "Implemented 452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462983744847 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462983744847 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1462983744847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462983744847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462983744847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "337 " "Peak virtual memory: 337 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462983744880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 18:22:24 2016 " "Processing ended: Wed May 11 18:22:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462983744880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462983744880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462983744880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462983744880 ""}
