// Seed: 3067396056
module module_0 (
    output uwire id_0,
    output tri1  id_1
    , id_3
);
  always @(id_3 or posedge 1) begin : LABEL_0
    id_3 <= #1 1 ? 1'b0 - id_3 : ~&id_3;
  end
  assign module_1.type_1 = 0;
  logic [7:0] id_4;
  reg id_5;
  always @(1 !=? 1 or posedge 1'd0 or id_5) begin : LABEL_0
    id_5 <= 1'd0;
    id_4["" : 1] = 1'b0;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    output tri  id_2,
    output tri1 id_3,
    input  tri1 id_4,
    output wire id_5
);
  always force id_0 = 1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
endmodule
