# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../i2s2.gen/sources_1/bd/design_1/ipshared/c2c6" --include "../../../../../i2s2.ip_user_files/ipstatic" \
"top_tb_func_synth.v" \
"../../../../../i2s2.srcs/sources_1/new/axis_i2s2.v" \
"../../../../../i2s2.srcs/sources_1/new/axis_volume_controller.v" \
"../../../../../i2s2.srcs/sources_1/new/top.v" \
"../../../../../i2s2.srcs/sources_1/new/top_tb.v" \

# Do not sort compile order
nosort
