// Seed: 405291097
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  id_7 :
  assert property (@(posedge 1'd0 ? id_1 : id_1) 1)
  else disable module_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wand id_4 = 1;
endmodule
module module_2;
  wire id_1;
endmodule
