library verilog;
use verilog.vl_types.all;
entity ram is
    generic(
        d_width         : integer := 8;
        a_width         : integer := 8
    );
    port(
        clk             : in     vl_logic;
        clr             : in     vl_logic;
        enab            : in     vl_logic;
        rw              : in     vl_logic;
        Addr            : in     vl_logic_vector;
        data_in         : in     vl_logic_vector;
        mem0            : out    vl_logic_vector;
        mem1            : out    vl_logic_vector;
        mem2            : out    vl_logic_vector;
        mem3            : out    vl_logic_vector;
        mem4            : out    vl_logic_vector;
        mem5            : out    vl_logic_vector;
        mem6            : out    vl_logic_vector;
        mem7            : out    vl_logic_vector;
        mem8            : out    vl_logic_vector;
        mem9            : out    vl_logic_vector;
        mem10           : out    vl_logic_vector;
        mem11           : out    vl_logic_vector;
        mem12           : out    vl_logic_vector;
        mem13           : out    vl_logic_vector;
        mem14           : out    vl_logic_vector;
        mem15           : out    vl_logic_vector;
        data_out        : out    vl_logic_vector
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of d_width : constant is 1;
    attribute mti_svvh_generic_type of a_width : constant is 1;
end ram;
