{
    "version": 2.0,
    "questions": [
    {
        "question": " 1. <img src='images/d_ff_clk0.jpg'> <br> The above figure is the gate level implementation of:",
        "answers": {
            "a": "SR-Latch",
            "b": "D-Latch",
            "c": "T-Latch",
            "d": "None of the above"
        },
        "correctAnswer": "b",
        "explanations": {
          "a":"",
          "b":"",
          "c":"",
          "d":""},
      "difficulty": "intermediate"
    },
    {
        "question": "2. What kind of flip flop is generally preferred for constructing counters?",
        "answers": {
            "a": "J K-flip flop",
            "b": "T flip flop",
            "c": "D flip flop",
            "d": "None of the above"
        },
        "correctAnswer": "b",
        "explanations": {
          "a":" K-flip flops have an additional input, the 'K' input, which can be used to control the toggling behavior of the flip flop. However, this added flexibility can also introduce complexity and potential for errors in counter designs. Therefore, J K-flip flops are not the most commonly preferred choice for constructing counters.",
          "b":"By cascading multiple T flip flops, it is possible to create binary counters that can count up or down depending on the design. T flip flops are particularly well-suited for counter designs due to their simplicity and straightforward toggling behavior.",
          "c":"D flip flops require an additional logic circuit to convert the D flip flop into a T flip flop, adding complexity to counter designs. ",
          "d":"One of the above options is correct"},
      "difficulty": "beginner"
    },
    {
        "question": "3. What is meant by the problem of metastability in flip flop",
        "answers": {
            "a": "The data and the control input changes at the instant of clock pulse",
            "b": "The data and the control input does not change at all",
            "c": "The clock input does not change at all",
            "d": "None of the above"
        },
        "correctAnswer": "a",
        "explanations": {
          "a":"In a flip flop, metastability refers to a condition where the inputs (data and control) change close to the rising or falling edge of the clock pulse. When this happens, the flip flop can enter an unpredictable state, and the output becomes uncertain for a brief period. Metastability can occur due to setup and hold time violations, where the inputs change too close to the clock edge, making it difficult for the flip flop to latch the correct values.",
          "b":"It occurs due to the timing relationship between the clock and the changing inputs.",
          "c":"Metastability is not directly related to the clock input. It occurs due to the timing relationship between the clock and the changing inputs.",
          "d":"One of the above options is correct"},
      "difficulty": "intermediate"
    },
    {
        "question": "4. Mankar is doing an experiment on 8*1 Mux where the inputs are from i0 to i7. The value of s1,s0 and s2 are 1,0,1 respectively. The output of the mux is:",
        "answers": {
            "a": "i5",
            "b": "i6",
            "c": "i7",
            "d": "None of the above"
        },
        "correctAnswer": "b",
        "explanations": {
          "a":"To determine the output, we can convert the binary representation of the selector (s0s1s2) to decimal",
          "b":"To determine the output, we can convert the binary representation of the selector (s0s1s2) to decimal",
          "c":"To determine the output, we can convert the binary representation of the selector (s0s1s2) to decimal",
          "d":"To determine the output, we can convert the binary representation of the selector (s0s1s2) to decimal"},
      "difficulty": "advanced"
    },
    {
        "question": "5. How many D-Latches are required to implement a D-Flip Flop?",
        "answers": {
            "a": "1",
            "b": "0",
            "c": "3",
            "d": "2"
        },
        "correctAnswer": "d",
        "explanations": {
          "a":"A D-Latch is a level-sensitive device, while a D-Flip Flop is an edge-triggered device. They have different functionalities and cannot be directly substituted for each other.",
          "b":"A D-Flip Flop cannot be implemented without any D-Latches. D-Latches are essential components in building a D-Flip Flop.",
          "c":"Although three D-Latches can be used to implement certain types of flip-flops, such as a T Flip Flop or JK Flip Flop, a D-Flip Flop typically requires fewer D-Latches.",
          "d":"To implement a D-Flip Flop, typically two D-Latches are required. The first D-Latch is used as the master latch, which captures the input (D) and holds it until a clock edge triggers the flip-flop. The second D-Latch is used as the slave latch, which stores the output of the master latch and presents it as the output of the D-Flip Flop"},
      "difficulty": "beginner"
    }
]
}