* # FILE NAME: /HOME/ECEGRID/A/559MG3/CADENCE/SIMULATION/PARTIALPRODUCT64/      
* HSPICES/SCHEMATIC/NETLIST/PARTIALPRODUCT64.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON NOV 12 17:57:28 2014
   
* FILE NAME: PROJ_LIB_PARTIALPRODUCT64_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: PARTIALPRODUCT64.
* GENERATED FOR: HSPICES.
* GENERATED ON NOV 12 17:57:28 2014.
   
XI89 NET394 NET424 NET469 NET476 NET483 NET504 NET511 NET525 NET455 NET400 
+NET436 ERROR GD NET393 NET423 NET468 NET475 NET482 NET503 NET510 NET524 NET454 
+NET399 S_5 S_6 S_7 S_8 S_9 S_10 S_11 S_12 S_13 S_14 S_15 VD SUB4 
XI105 A7_B4 A6_B5 C11__1 GD P11__1 VD SUB1 
XI74 CC_10__1 PP_11__1 CCC_11__1 GD PPP_11__1 VD SUB1 
XI75 CC_11__1 PP_12__1 CCC_12__1 GD PPP_12__1 VD SUB1 
XI61 CC_3__1 PP_4__1 CCC_4__1 GD PPP_4__1 VD SUB1 
XI60 CC_2__1 PP_3__1 CCC_3__1 GD S_3 VD SUB1 
XI77 CCC_4__1 PPP_5__1 NET394 GD NET393 VD SUB1 
XI87 CCC_13__1 PPP_14__1 NET400 GD NET399 VD SUB1 
XI59 P13__1 NET727 CCC_13__1 GD PPP_13__1 VD SUB1 
XI44 C1 P2 CC_2__1 GD S_2 VD SUB1 
XI49 P6__2 P6__3 CC_6__2 GD PP_6__2 VD SUB1 
XI78 CCC_5__1 PPP_6__1 NET424 GD NET423 VD SUB1 
XI39 A1_B0 A0_B1 C1 GD S_1 VD SUB1 
XI76 CCC_3__1 PPP_4__1 NET436 GD S_4 VD SUB1 
XI40 A1_B3 A0_B4 C4__2 GD P4__2 VD SUB1 
XI41 A7_B1 A6_B2 C8__1 GD P8__1 VD SUB1 
XI86 CCC_12__1 CCC_12__2 NET455 PPP_13__1 GD NET454 VD SUB2 
XI70 CC_9__1 CC_9__2 CCC_10__1 PP_10__1 GD PPP_10__1 VD SUB2 
XI79 CCC_6__1 PPP_7__1 NET469 PPP_7__2 GD NET468 VD SUB2 
XI80 CCC_7__1 PPP_8__1 NET476 PPP_8__2 GD NET475 VD SUB2 
XI81 CCC_8__1 PPP_9__1 NET483 PPP_9__2 GD NET482 VD SUB2 
XI73 CC_4__1 P5__2 CCC_5__1 PP_5__1 GD PPP_5__1 VD SUB2 
XI63 CC_5__1 PP_6__1 CCC_6__1 PP_6__2 GD PPP_6__1 VD SUB2 
XI82 CCC_9__1 PPP_10__1 NET504 PPP_10__2 GD NET503 VD SUB2 
XI83 CCC_10__1 PPP_11__1 NET511 PPP_11__2 GD NET510 VD SUB2 
XI97 A3_B0 A2_B1 C3__1 A1_B2 GD P3__1 VD SUB2 
XI84 CCC_11__1 PPP_12__1 NET525 PPP_12__2 GD NET524 VD SUB2 
XI66 CC_8__1 CC_8__2 CCC_9__1 PP_9__1 GD PPP_9__1 VD SUB2 
XI98 A4_B0 A3_B1 C4__1 A2_B2 GD P4__1 VD SUB2 
XI58 C11__1 P12__2 CCC_12__2 A7_B5 GD PP_12__1 VD SUB2 
XI99 A5_B0 A4_B1 C5__1 A3_B2 GD P5__1 VD SUB2 
XI100 A6_B0 A5_B1 C6__1 A4_B2 GD P6__1 VD SUB2 
XI57 C10__1 P11__1 CC_11__1 P11__2 GD PP_11__1 VD SUB2 
XI45 C2 P3__1 CC_3__1 P3__2 GD PP_3__1 VD SUB2 
XI46 C3__1 P4__1 CC_4__1 P4__2 GD PP_4__1 VD SUB2 
XI47 C4__1 C4__2 CC_5__1 P5__1 GD PP_5__1 VD SUB2 
XI52 C7__1 C7__2 CC_8__1 P8__2 GD PP_8__1 VD SUB2 
XI53 P8__3 P8__4 CC_8__2 P8__1 GD PPP_8__2 VD SUB2 
XI55 P9__3 P9__4 CC_9__2 P9__2 GD PPP_9__2 VD SUB2 
XI65 CC_7__1 CC_7__2 CCC_8__1 PP_8__1 GD PPP_8__1 VD SUB2 
XI48 C5__1 C5__2 CC_6__1 P6__1 GD PP_6__1 VD SUB2 
XI25 A2_B0 A1_B1 C2 A0_B2 GD P2 VD SUB2 
XI30 A7_B0 A6_B1 C7__1 A5_B2 GD P7__1 VD SUB2 
XI51 P7__2 P7__3 CC_7__2 P7__4 GD PPP_7__2 VD SUB2 
XI50 C6__1 C6__2 CC_7__1 P7__1 GD PP_7__1 VD SUB2 
XI31 A2_B3 A1_B4 C5__2 A0_B5 GD P5__2 VD SUB2 
XI32 A3_B3 A2_B4 C6__2 A1_B5 GD P6__2 VD SUB2 
XI33 A4_B3 A3_B4 C7__2 A2_B5 GD P7__2 VD SUB2 
XI34 A5_B3 A4_B4 C8__2 A3_B5 GD P8__2 VD SUB2 
XI35 A6_B3 A5_B4 C9__1 A4_B5 GD P9__1 VD SUB2 
XI36 A7_B3 A6_B4 C10__1 A5_B5 GD P10__1 VD SUB2 
XI56 C9__1 P10__1 CC_10__1 P10__2 GD PP_10__1 VD SUB2 
XI64 CC_6__1 CC_6__2 CCC_7__1 PP_7__1 GD PPP_7__1 VD SUB2 
XI54 C8__1 C8__2 CC_9__1 P9__1 GD PP_9__1 VD SUB2 
XI18 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__7 GD P7__4 P8__4 P9__4 
+PPP_10__2 PPP_11__2 PPP_12__2 NET727 PPP_14__1 VD SUB5 
XI20 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__0 GD S_0 A1_B0 A2_B0 A3_B0 
+A4_B0 A5_B0 A6_B0 A7_B0 VD SUB5 
XI7 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__6 GD P6__3 P7__3 P8__3 P9__3 
+P11__2 P10__2 P12__2 P13__1 VD SUB5 
XI22 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__5 GD A0_B5 A1_B5 A2_B5 A3_B5 
+A4_B5 A5_B5 A6_B5 A7_B5 VD SUB5 
XI19 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__1 GD A0_B1 A1_B1 A2_B1 A3_B1 
+A4_B1 A5_B1 A6_B1 A7_B1 VD SUB5 
XI23 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__3 GD P3__2 A1_B3 A2_B3 A3_B3 
+A4_B3 A5_B3 A6_B3 A7_B3 VD SUB5 
XI21 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__4 GD A0_B4 A1_B4 A2_B4 A3_B4 
+A4_B4 A5_B4 A6_B4 A7_B4 VD SUB5 
XI24 A__0 A__1 A__2 A__3 A__4 A__5 A__6 A__7 B__2 GD A0_B2 A1_B2 A2_B2 A3_B2 
+A4_B2 A5_B2 A6_B2 P9__2 VD SUB5 
   
   
   
   
* FILE NAME: PROJ_LIB_RIPPLE_CARRY_ADDER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: RIPPLE_CARRY_ADDER.
* GENERATED FOR: HSPICES.
* GENERATED ON NOV 12 17:57:28 2014.
   
* TERMINAL MAPPING: C5 = C5
*                   C6 = C6
*                   C7 = C7
*                   C8 = C8
*                   C9 = C9
*                   C10 = C10
*                   C11 = C11
*                   C12 = C12
*                   C13 = C13
*                   C14 = C14
*                   C_IN = C_IN
*                   ERROR = ERROR
*                   GD = GD
*                   P5 = P5
*                   P6 = P6
*                   P7 = P7
*                   P8 = P8
*                   P9 = P9
*                   P10 = P10
*                   P11 = P11
*                   P12 = P12
*                   P13 = P13
*                   P14 = P14
*                   S_5 = S_5
*                   S_6 = S_6
*                   S_7 = S_7
*                   S_8 = S_8
*                   S_9 = S_9
*                   S_10 = S_10
*                   S_11 = S_11
*                   S_12 = S_12
*                   S_13 = S_13
*                   S_14 = S_14
*                   S_15 = S_15
*                   VD = VD
.SUBCKT SUB4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C_IN ERROR GD P5 P6 P7 P8 P9 
+P10 P11 P12 P13 P14 S_5 S_6 S_7 S_8 S_9 S_10 S_11 S_12 S_13 S_14 S_15 VD 
XI54 NET35 C14 ERROR GD S_15 VD SUB1 
XI55 C_IN P5 NET44 GD S_5 VD SUB1 
XI45 NET44 C5 NET59 P6 GD S_6 VD SUB2 
XI46 NET49 C10 NET54 P11 GD S_11 VD SUB2 
XI47 NET54 C11 NET84 P12 GD S_12 VD SUB2 
XI48 NET59 C6 NET74 P7 GD S_7 VD SUB2 
XI49 NET64 C9 NET49 P10 GD S_10 VD SUB2 
XI50 NET69 C8 NET64 P9 GD S_9 VD SUB2 
XI51 NET74 C7 NET69 P8 GD S_8 VD SUB2 
XI52 NET79 C13 NET35 P14 GD S_14 VD SUB2 
XI53 NET84 C12 NET79 P13 GD S_13 VD SUB2 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB4 
* FILE NAME: PROJ_LIB_HALF_ADDER_22_STATIC_CMOS_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: HALF_ADDER_22_STATIC_CMOS.
* GENERATED FOR: HSPICES.
* GENERATED ON NOV 12 17:57:28 2014.
   
* TERMINAL MAPPING: A_IN = A_IN
*                   B_IN = B_IN
*                   C_OUT_HALF_ADDER22 = 2
*                   GD = GD
*                   S_OUT_HALF_ADDER22 = 1
*                   VD = VD
.SUBCKT SUB1 A_IN B_IN 2 GD 1 VD 
MN9 2 NET52 GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN6 NET26 B_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN7 NET25 B_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN8 NET52 A_IN NET25 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN0 1 NET26 NET34 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN1 NET34 NET46 GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN2 NET45 A_IN 1 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN3 GD B_IN NET45 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN5 NET46 A_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP9 2 NET52 VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP6 NET26 B_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP7 VD B_IN NET52 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP8 NET52 A_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP3 VD NET26 NET77 VD  TSMC18DP  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP2 NET77 B_IN 1 VD  TSMC18DP  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP1 1 A_IN NET77 VD  TSMC18DP  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP0 NET77 NET46 VD VD  TSMC18DP  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP5 NET46 A_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB1 
* FILE NAME: PROJ_LIB_FULL_ADDER_MIRROR_STATICCMOS_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: FULL_ADDER_MIRROR_STATICCMOS.
* GENERATED FOR: HSPICES.
* GENERATED ON NOV 12 17:57:28 2014.
   
* TERMINAL MAPPING: A_IN = A_IN
*                   B_IN = B_IN
*                   CARRY_OUT = CARRY_OUT
*                   C_IN = C_IN
*                   GD = GD
*                   SUM_OUT = SUM_OUT
*                   VD = VD
.SUBCKT SUB2 A_IN B_IN CARRY_OUT C_IN GD SUM_OUT VD 
MP0 NET106 A_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP2 NET111 B_IN NET106 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP3 NET99 A_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP15 SUM_OUT NET179 VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP16 CARRY_OUT NET111 VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP12 NET179 NET111 NET119 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP11 NET139 C_IN NET179 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP10 NET135 A_IN NET139 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP9 VD B_IN NET135 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP8 NET119 C_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP7 NET119 B_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP6 NET119 A_IN VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP5 VD B_IN NET99 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 AS=364.5E-15 
+PD=2.52E-6 PS=2.52E-6 M=1 
MP4 NET111 C_IN NET99 VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MN9 NET191 A_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN0 NET111 B_IN NET195 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN5 GD B_IN NET174 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN1 NET195 A_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN10 NET191 B_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN11 NET191 C_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN14 SUM_OUT NET179 GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN8 NET179 NET111 NET191 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN15 CARRY_OUT NET111 GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN2 NET187 A_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN6 NET174 A_IN NET186 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN7 NET186 C_IN NET179 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN3 NET111 C_IN NET187 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN4 GD B_IN NET187 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB2 
* FILE NAME: PROJ_LIB_AND21_STATICCMOS_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: AND21_STATICCMOS.
* GENERATED FOR: HSPICES.
* GENERATED ON NOV 12 17:57:28 2014.
   
* TERMINAL MAPPING: A_IN = A_IN
*                   B_IN = B_IN
*                   GD = GD
*                   OUT_AND21 = OUT_AND21
*                   VD = VD
.SUBCKT SUB3 A_IN B_IN GD OUT_AND21 VD 
MN2 OUT_AND21 NET18 GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 
+AS=121.5E-15 PD=1.44E-6 PS=1.44E-6 M=1 
MN1 NET6 B_IN GD GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MN0 NET18 A_IN NET6 GD  TSMC18DN  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP2 OUT_AND21 NET18 VD VD  TSMC18DP  L=180E-9 W=810E-9 AD=364.5E-15 
+AS=364.5E-15 PD=2.52E-6 PS=2.52E-6 M=1 
MP1 VD B_IN NET18 VD  TSMC18DP  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
MP0 NET18 A_IN VD VD  TSMC18DP  L=180E-9 W=270E-9 AD=121.5E-15 AS=121.5E-15 
+PD=1.44E-6 PS=1.44E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB3 
* FILE NAME: PROJ_LIB_PARTIALPRODUCT_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: PARTIALPRODUCT.
* GENERATED FOR: HSPICES.
* GENERATED ON NOV 12 17:57:28 2014.
   
* TERMINAL MAPPING: A_0 = A_0
*                   A_1 = A_1
*                   A_2 = A_2
*                   A_3 = A_3
*                   A_4 = A_4
*                   A_5 = A_5
*                   A_6 = A_6
*                   A_7 = A_7
*                   B_I = B_I
*                   GD = GD
*                   PP_0 = PP_0
*                   PP_1 = PP_1
*                   PP_2 = PP_2
*                   PP_3 = PP_3
*                   PP_4 = PP_4
*                   PP_5 = PP_5
*                   PP_6 = PP_6
*                   PP_7 = PP_7
*                   VD = VD
.SUBCKT SUB5 A_0 A_1 A_2 A_3 A_4 A_5 A_6 A_7 B_I GD PP_0 PP_1 PP_2 PP_3 PP_4 
+PP_5 PP_6 PP_7 VD 
XI7 B_I A_5 GD PP_5 VD SUB3 
XI6 B_I A_6 GD PP_6 VD SUB3 
XI5 B_I A_7 GD PP_7 VD SUB3 
XI4 B_I A_4 GD PP_4 VD SUB3 
XI3 B_I A_3 GD PP_3 VD SUB3 
XI2 B_I A_2 GD PP_2 VD SUB3 
XI1 B_I A_1 GD PP_1 VD SUB3 
XI0 B_I A_0 GD PP_0 VD SUB3 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB5 
   
.lib "$CDK_DIR/models/hspice/public/publicModel/tsmc18dP" PMOS 
.lib "$CDK_DIR/models/hspice/public/publicModel/tsmc18dN" NMOS 
   
   
* INCLUDE FILES
* END OF NETLIST
.TEMP    25.0000    
*.OP
*.save
*.OPTION  INGOLD=2 ARTIST=2 PSF=2
*+        PROBE=0
vVD VD 0 DC=1.8v
.END
