Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_039.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451543 heartbeat IPC: 2.89726 cumulative IPC: 2.89726 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896140 heartbeat IPC: 2.9031 cumulative IPC: 2.90017 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10342538 heartbeat IPC: 2.90158 cumulative IPC: 2.90064 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13784345 heartbeat IPC: 2.90545 cumulative IPC: 2.90184 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17225530 heartbeat IPC: 2.90598 cumulative IPC: 2.90267 (Simulation time: 0 hr 2 min 53 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17225530 (Simulation time: 0 hr 2 min 53 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23003306 heartbeat IPC: 1.73077 cumulative IPC: 1.73077 (Simulation time: 0 hr 3 min 28 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28778202 heartbeat IPC: 1.73163 cumulative IPC: 1.7312 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34548952 heartbeat IPC: 1.73288 cumulative IPC: 1.73176 (Simulation time: 0 hr 4 min 39 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40325906 heartbeat IPC: 1.73102 cumulative IPC: 1.73157 (Simulation time: 0 hr 5 min 15 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46104190 heartbeat IPC: 1.73062 cumulative IPC: 1.73138 (Simulation time: 0 hr 5 min 50 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28878660 cumulative IPC: 1.73138 (Simulation time: 0 hr 5 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73138 instructions: 50000001 cycles: 28878660
L1D TOTAL     ACCESS:   19885941  HIT:   19391199  MISS:     494742
L1D LOAD      ACCESS:    6491719  HIT:    6270075  MISS:     221644
L1D RFO       ACCESS:    7089133  HIT:    7022252  MISS:      66881
L1D PREFETCH  ACCESS:    6305089  HIT:    6098872  MISS:     206217
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6507582  ISSUED:    6375243  USEFUL:      50075  USELESS:     156146
L1D AVERAGE MISS LATENCY: 15.0694 cycles
L1I TOTAL     ACCESS:   19554249  HIT:   14296320  MISS:    5257929
L1I LOAD      ACCESS:    9339546  HIT:    9270101  MISS:      69445
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10214703  HIT:    5026219  MISS:    5188484
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10866209  ISSUED:   10563166  USEFUL:    4194552  USELESS:     993929
L1I AVERAGE MISS LATENCY: 14.5307 cycles
L2C TOTAL     ACCESS:    8198231  HIT:    8198155  MISS:         76
L2C LOAD      ACCESS:     270660  HIT:     270655  MISS:          5
L2C RFO       ACCESS:      66751  HIT:      66751  MISS:          0
L2C PREFETCH  ACCESS:    7680729  HIT:    7680661  MISS:         68
L2C WRITEBACK ACCESS:     180091  HIT:     180088  MISS:          3
L2C PREFETCH  REQUESTED:    5300697  ISSUED:    5299393  USEFUL:          3  USELESS:          5
L2C AVERAGE MISS LATENCY: 55.3158 cycles
LLC TOTAL     ACCESS:     801242  HIT:     800896  MISS:        346
LLC LOAD      ACCESS:          5  HIT:          4  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     801232  HIT:     800887  MISS:        345
LLC WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          1  USELESS:          0
LLC AVERAGE MISS LATENCY: 174.798 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         46  ROW_BUFFER_MISS:        300
 DBUS_CONGESTED:         59
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 304.278

Branch types
NOT_BRANCH: 41494970 82.9899%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595255 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209170 2.41834%
BRANCH_OTHER: 0 0%

