Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 21:02:04 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   192 |
| Unused register locations in slices containing registers |   554 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      2 |            4 |
|      3 |            1 |
|      4 |           10 |
|      5 |          102 |
|      6 |            5 |
|      8 |           11 |
|     10 |            2 |
|     11 |            1 |
|    16+ |           46 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             943 |          410 |
| No           | No                    | Yes                    |              30 |            8 |
| No           | Yes                   | No                     |            2767 |          929 |
| Yes          | No                    | No                     |             220 |           56 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1223 |          518 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                Enable Signal                                                                                               |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                       |                1 |              1 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/unroll_mem_0/U0/addr_in[6]_i_1_n_0                                                                                                                                                              | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                            |                                                                                                                                                |                2 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                |                                                                                                                                                |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/S_AXI_ARESETN_0                                                                                                |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/p_5_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                      | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                |                2 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[5]_4                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[65]_64                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[42]_43                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[79]_78                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[33]_32                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[40]_41                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[58]_59                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[37]_36                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[7]_6                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[32]_33                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[35]_34                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[22]_23                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[51]_50                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[4]_5                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[52]_53                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[43]_42                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[57]_56                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[45]_44                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[54]_55                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[59]_58                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[66]_67                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[48]_49                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[27]_26                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[36]_37                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[23]_22                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[67]_66                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[24]_25                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[38]_39                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[25]_24                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[3]_2                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[44]_45                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[60]_61                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[49]_48                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[63]_62                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[70]_71                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[71]_70                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[29]_28                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[26]_27                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[72]_73                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[74]_75                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[30]_31                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                5 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[75]_74                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[68]_69                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[41]_40                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[2]_3                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[61]_60                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[34]_35                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[46]_47                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[55]_54                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[6]_7                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[31]_30                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[50]_51                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[53]_52                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[92]_93                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[89]_88                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[80]_81                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[81]_80                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[94]_95                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[86]_87                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[99]_98                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[90]_91                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[82]_83                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[84]_85                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[83]_82                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[93]_92                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[91]_90                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[87]_86                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[8]_9                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[9]_8                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[96]_97                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[95]_94                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[85]_84                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[98]_99                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[97]_96                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[88]_89                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[19]_18                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[14]_15                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[17]_16                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[1]_0                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[20]_21                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[21]_20                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[11]_10                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[12]_13                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[0]_1                                                                                                                                                                | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[13]_12                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[10]_11                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[15]_14                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[16]_17                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[18]_19                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[28]_29                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[47]_46                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[56]_57                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[73]_72                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[76]_77                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[64]_65                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[77]_76                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[39]_38                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[62]_63                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[69]_68                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/IterativeSorter_0/U0/N_MyAr[78]_79                                                                                                                                                              | design_1_i/IterativeSorter_0/U0/reset                                                                                                          |                2 |              5 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/unroll_mem_0/U0/addr_in[6]_i_1_n_0                                                                                                                                                              | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_4                                                                                     |                4 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                |                3 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_0[0]                                                                                                               |                                                                                                                                                |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                    |                                                                                                                                                |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                    |                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                |                7 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0[0]                                                                                                                                                   |                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                        |                4 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_2[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_15                                                                                                                                                |                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                          |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                6 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                          |               12 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_10                                                                                                                                                |                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                |                8 |             33 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                |               12 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               18 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |               22 |             48 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_9                                                                                     |               17 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               31 |             79 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                       |               27 |             80 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            |                                                                                                                                                |               30 |             80 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_11                                                                                    |               25 |             89 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_4                                                                                     |               38 |             94 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_8                                                                                     |               32 |            110 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_15                                                                                    |               43 |            115 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_6                                                                                     |               38 |            124 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_5                                                                                     |               39 |            125 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                  |                                                                                                                                                |               16 |            128 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_7                                                                                     |               47 |            143 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               65 |            149 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_12                                                                                    |               52 |            155 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_14                                                                                    |               53 |            157 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_13                                                                                    |               57 |            182 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_1                                                                                     |               60 |            182 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN                                                                                       |               66 |            208 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_2                                                                                     |               66 |            212 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               84 |            218 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_10                                                                                    |               77 |            227 |
| ~design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[31]_repN_3                                                                                     |               83 |            247 |
|  design_1_i/clk_wiz_1/inst/clk_out1                            |                                                                                                                                                                                                            |                                                                                                                                                |              129 |            378 |
|  design_1_i/unroll_mem_0/U0/completed                          |                                                                                                                                                                                                            |                                                                                                                                                |              253 |            500 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


