\hypertarget{struct_g_p_i_o___type_def}{\section{G\-P\-I\-O\-\_\-\-Type\-Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}}
}


General Purpose I/\-O.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_g_p_i_o___type_def_a218d21e9ca712cec4ca8f00406b2ec29}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries C\-R\-L}}\label{struct_g_p_i_o___type_def_a218d21e9ca712cec4ca8f00406b2ec29}

\item 
\hypertarget{struct_g_p_i_o___type_def_afe53502a3dbf9e7dcf9ac83f67ac481d}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries C\-R\-H}}\label{struct_g_p_i_o___type_def_afe53502a3dbf9e7dcf9ac83f67ac481d}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{I\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{O\-D\-R}
\item 
\hypertarget{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries B\-S\-R\-R}}\label{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}

\item 
\hypertarget{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries B\-R\-R}}\label{struct_g_p_i_o___type_def_aab918bfbfae459789db1fd0b220c7f21}

\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{L\-C\-K\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{M\-O\-D\-E\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{O\-T\-Y\-P\-E\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{O\-S\-P\-E\-E\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{P\-U\-P\-D\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}{B\-S\-R\-R\-L}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}{B\-S\-R\-R\-H}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_g_p_i_o___type_def_af5b9bb2c6faec85580a3113de9af2fd0}{A\-F\-R} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a4c441e20e7dcea37e648e6e8f1eda862}{O\-T\-Y\-P\-E\-R}
\item 
uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a23e4eb7429215d8513434000a04fc264}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a906a2c895ee5b66f35421e994c8a2b7c}{I\-D\-R}
\item 
uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a6873e6635592f8ecd30ad73fe3301225}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a85ce31084cefb4431ee8fd397555a82f}{O\-D\-R}
\item 
uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a67d9355cb52b179d1d34e860a6750a8a}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a08108dc67ac01f2d1c18a085c3bbffdd}{B\-R\-R}
\item 
uint16\-\_\-t \hyperlink{struct_g_p_i_o___type_def_a0d4f86adb13774488d491504df642e3c}{R\-E\-S\-E\-R\-V\-E\-D3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
General Purpose I/\-O. 

General Purpose I\-O. 

\subsection{Member Data Documentation}
\hypertarget{struct_g_p_i_o___type_def_af5b9bb2c6faec85580a3113de9af2fd0}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!A\-F\-R@{A\-F\-R}}
\index{A\-F\-R@{A\-F\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{A\-F\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-A\-F\-R}}\label{struct_g_p_i_o___type_def_af5b9bb2c6faec85580a3113de9af2fd0}
G\-P\-I\-O alternate function registers, Address offset\-: 0x24-\/0x28

G\-P\-I\-O alternate function low register, Address offset\-: 0x20-\/0x24

G\-P\-I\-O alternate function registers, Address offset\-: 0x20-\/0x24 \hypertarget{struct_g_p_i_o___type_def_a08108dc67ac01f2d1c18a085c3bbffdd}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-R\-R@{B\-R\-R}}
\index{B\-R\-R@{B\-R\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-R\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-B\-R\-R}}\label{struct_g_p_i_o___type_def_a08108dc67ac01f2d1c18a085c3bbffdd}
G\-P\-I\-O bit reset register, Address offset\-: 0x28 \hypertarget{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-S\-R\-R\-H@{B\-S\-R\-R\-H}}
\index{B\-S\-R\-R\-H@{B\-S\-R\-R\-H}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-S\-R\-R\-H}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-B\-S\-R\-R\-H}}\label{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}
G\-P\-I\-O port bit set/reset high register, Address offset\-: 0x1\-A

G\-P\-I\-O port bit set/reset high register\-B\-S\-R\-R, Address offset\-: 0x1\-A \hypertarget{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!B\-S\-R\-R\-L@{B\-S\-R\-R\-L}}
\index{B\-S\-R\-R\-L@{B\-S\-R\-R\-L}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{B\-S\-R\-R\-L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-B\-S\-R\-R\-L}}\label{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}
G\-P\-I\-O port bit set/reset low register, Address offset\-: 0x18

G\-P\-I\-O port bit set/reset low register\-B\-S\-R\-R, Address offset\-: 0x18 \hypertarget{struct_g_p_i_o___type_def_a906a2c895ee5b66f35421e994c8a2b7c}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!I\-D\-R@{I\-D\-R}}
\index{I\-D\-R@{I\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{I\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-I\-D\-R}}\label{struct_g_p_i_o___type_def_a906a2c895ee5b66f35421e994c8a2b7c}
G\-P\-I\-O port input data register, Address offset\-: 0x10 \hypertarget{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!I\-D\-R@{I\-D\-R}}
\index{I\-D\-R@{I\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{I\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-I\-D\-R}}\label{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}
G\-P\-I\-O port input data register, Address offset\-: 0x10 \hypertarget{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!L\-C\-K\-R@{L\-C\-K\-R}}
\index{L\-C\-K\-R@{L\-C\-K\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{L\-C\-K\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-L\-C\-K\-R}}\label{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}
G\-P\-I\-O port configuration lock register, Address offset\-: 0x1\-C \hypertarget{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!M\-O\-D\-E\-R@{M\-O\-D\-E\-R}}
\index{M\-O\-D\-E\-R@{M\-O\-D\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{M\-O\-D\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-M\-O\-D\-E\-R}}\label{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}
G\-P\-I\-O port mode register, Address offset\-: 0x00 \hypertarget{struct_g_p_i_o___type_def_a85ce31084cefb4431ee8fd397555a82f}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-D\-R@{O\-D\-R}}
\index{O\-D\-R@{O\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-D\-R}}\label{struct_g_p_i_o___type_def_a85ce31084cefb4431ee8fd397555a82f}
G\-P\-I\-O port output data register, Address offset\-: 0x14 \hypertarget{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-D\-R@{O\-D\-R}}
\index{O\-D\-R@{O\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-D\-R}}\label{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}
G\-P\-I\-O port output data register, Address offset\-: 0x14 \hypertarget{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-S\-P\-E\-E\-D\-R@{O\-S\-P\-E\-E\-D\-R}}
\index{O\-S\-P\-E\-E\-D\-R@{O\-S\-P\-E\-E\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-S\-P\-E\-E\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-S\-P\-E\-E\-D\-R}}\label{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}
G\-P\-I\-O port output speed register, Address offset\-: 0x08 \hypertarget{struct_g_p_i_o___type_def_a4c441e20e7dcea37e648e6e8f1eda862}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}}
\index{O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-T\-Y\-P\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-T\-Y\-P\-E\-R}}\label{struct_g_p_i_o___type_def_a4c441e20e7dcea37e648e6e8f1eda862}
G\-P\-I\-O port output type register, Address offset\-: 0x04 \hypertarget{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}}
\index{O\-T\-Y\-P\-E\-R@{O\-T\-Y\-P\-E\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{O\-T\-Y\-P\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-O\-T\-Y\-P\-E\-R}}\label{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}
G\-P\-I\-O port output type register, Address offset\-: 0x04 \hypertarget{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!P\-U\-P\-D\-R@{P\-U\-P\-D\-R}}
\index{P\-U\-P\-D\-R@{P\-U\-P\-D\-R}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{P\-U\-P\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-P\-U\-P\-D\-R}}\label{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}
G\-P\-I\-O port pull-\/up/pull-\/down register, Address offset\-: 0x0\-C \hypertarget{struct_g_p_i_o___type_def_a23e4eb7429215d8513434000a04fc264}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_g_p_i_o___type_def_a23e4eb7429215d8513434000a04fc264}
Reserved, 0x06 \hypertarget{struct_g_p_i_o___type_def_a6873e6635592f8ecd30ad73fe3301225}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_g_p_i_o___type_def_a6873e6635592f8ecd30ad73fe3301225}
Reserved, 0x12 \hypertarget{struct_g_p_i_o___type_def_a67d9355cb52b179d1d34e860a6750a8a}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_g_p_i_o___type_def_a67d9355cb52b179d1d34e860a6750a8a}
Reserved, 0x16 \hypertarget{struct_g_p_i_o___type_def_a0d4f86adb13774488d491504df642e3c}{\index{G\-P\-I\-O\-\_\-\-Type\-Def@{G\-P\-I\-O\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!GPIO_TypeDef@{G\-P\-I\-O\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t G\-P\-I\-O\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_g_p_i_o___type_def_a0d4f86adb13774488d491504df642e3c}
Reserved, 0x2\-A 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
