module fulladder32(
    input  logic [31:0] a_i,
    input  logic [31:0] b_i,
    input  logic        carry_i,
    output logic [31:0] sum_o,
    output logic        carry_o
);

    logic [6:0] name; 
    
    fulladder4 f0(
        .a_i (a_i[3:0]),
        .b_i (b_i[3:0]),
        .sum_o (sum_o[3:0]),
        .carry_i (carry_i),
        .carry_o (name[0])
    );
    
    fulladder4 f1(
        .a_i (a_i[7:4]),
        .b_i (b_i[7:4]),
        .sum_o (sum_o[7:4]),
        .carry_i (name[0]),
        .carry_o (name[1])
    );
    
    fulladder4 f2(
        .a_i (a_i[11:8]),
        .b_i (b_i[11:8]),
        .sum_o (sum_o[11:8]),
        .carry_i (name[1]),
        .carry_o (name[2])
    );
    
    fulladder4 f3(
        .a_i (a_i[15:12]),
        .b_i (b_i[15:12]),
        .sum_o (sum_o[15:12]),
        .carry_i (name[2]),
        .carry_o (name[3])
    );
    
    fulladder4 f4(
        .a_i (a_i[19:16]),
        .b_i (b_i[19:16]),
        .sum_o (sum_o[19:16]),
        .carry_i (name[3]),
        .carry_o (name[4])
    );
    
    fulladder4 f5(
        .a_i (a_i[23:20]),
        .b_i (b_i[23:20]),
        .sum_o (sum_o[23:20]),
        .carry_i (name[4]),
        .carry_o (name[5])
    );
    
    fulladder4 f6(
        .a_i (a_i[27:24]),
        .b_i (b_i[27:24]),
        .sum_o (sum_o[27:24]),
        .carry_i (name[5]),
        .carry_o (name[6])
    );
    
    fulladder4 f7(
        .a_i (a_i[31:28]),
        .b_i (b_i[31:28]),
        .sum_o (sum_o[31:28]),
        .carry_i (name[6]),
        .carry_o (carry_o)
    );
    
endmodule