/*
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
/dts-v1/;

#include "dra7.dtsi"
#include <dt-bindings/pinctrl/dra7xx.h>
#include <dt-bindings/clk/ti-dra7-atl.h>

/ {
	model = "TI DRA7";
	compatible = "ti,dra7-evm", "ti,dra752", "ti,dra7";

	memory {
		device_type = "memory";
		reg = <0x80000000 0x60000000>; /* 1536 MB */
	};

	extcon1: gpio_usbvid_extcon1 {
		compatible = "ti,gpio-usb-id";
		gpios = <&gpio21 1 0>;
	};

	extcon2: gpio_usbvid_extcon2 {
		compatible = "ti,gpio-usb-id";
		gpios = <&gpio21 2 0>;
	};

	evm_3v3_sd: fixedregulator-sd {
		compatible = "regulator-fixed";
		regulator-name = "evm_3v3_sd";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio21 5 0>;
	};

	evm_3v3_sw: fixedregulator-evm_3v3_sw {
		compatible = "regulator-fixed";
		regulator-name = "evm_3v3_sw";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};

	aic_dvdd_1v8: fixedregulator-aic-dvdd-1v8 {
		compatible = "regulator-fixed";
		regulator-name = "aic-dvdd-1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
	};

	sound {
		compatible = "ti,dra7xx-evm-audio";
		ti,model = "DRA7xx-EVM";
		ti,audio-codec = <&tlv320aic3106>;
		ti,mcasp-controller = <&mcasp3>;
		ti,codec-clock-rate = <5644800>;
		clocks = <&atl_clkin2_ck>;
		clock-names = "ti,codec-clock";
		ti,audio-routing =
			"Headphone Jack",       "HPLOUT",
			"Headphone Jack",       "HPROUT",
			"LINE1L",               "Line In",
			"LINE1R",               "Line In";
	};
};

&dra7_pmx_core {
	pinctrl-names = "default";
	pinctrl-0 = <
		&vout1_pins
		&irq_pins
		&atl_pins
		&hpd_pin
	>;

	atl_pins: pinmux_atl_pins {
		pinctrl-single,pins = <
			0x298 0x00000005	/* xref_clk1.atl_clk1 OUTPUT | MODE5 */
			0x29c 0x00000005	/* xref_clk2.atl_clk2 OUTPUT | MODE5 */
		>;
	};

	i2c1_pins: pinmux_i2c1_pins {
		pinctrl-single,pins = <
			0x400 0x60000	/* i2c1_sda */
			0x404 0x60000	/* i2c1_scl */
		>;
	};

	i2c2_pins: pinmux_i2c2_pins {
		pinctrl-single,pins = <
			0x408 0x60000	/* i2c2_sda */
			0x40c 0x60000	/* i2c2_scl */
		>;
	};

	i2c3_pins: pinmux_i2c3_pins {
		pinctrl-single,pins = <
			0x410 0x60000	/* i2c3_sda */
			0x414 0x60000	/* i2c3_scl */
		>;
	};

	irq_pins: pinmux_irq_pins {
		pinctrl-single,pins = <
			0x420	0x1	/* Wakeup2 INPUT | MODE1 */
		>;
	};

	mmc1_pins: pinmux_mmc1_pins {
		pinctrl-single,pins = <
			0x36c 0x4000e	/* mmc1sdcd.gpio INPUT | MODE15 */
		>;
	};

	mmc1_muxpu: pinmux_mmc1_muxpu {
		pinctrl-single,pins = <
			0x354 0x60000	/* mmc1_clk.clk INPUT PULLUP | MODE0 */
			0x358 0x60000	/* mmc1_cmd.cmd INPUT PULLUP | MODE0 */
			0x35c 0x60000	/* mmc1_dat0.dat0 INPUT PULLUP | MODE0 */
			0x360 0x60000	/* mmc1_dat1.dat1 INPUT PULLUP | MODE0 */
			0x364 0x60000	/* mmc1_dat2.dat2 INPUT PULLUP | MODE0 */
			0x368 0x60000	/* mmc1_dat3.dat3 INPUT PULLUP | MODE0 */
		>;
	};

	mmc1_muxpd: pinmux_mmc1_muxpd {
		pinctrl-single,pins = <
			0x354 0x20000	/* mmc1_clk.clk INPUT PULLUP | MODE0 */
			0x358 0x20000	/* mmc1_cmd.cmd INPUT PULLUP | MODE0 */
			0x35c 0x20000	/* mmc1_dat0.dat0 INPUT PULLUP | MODE0 */
			0x360 0x20000	/* mmc1_dat1.dat1 INPUT PULLUP | MODE0 */
			0x364 0x20000	/* mmc1_dat2.dat2 INPUT PULLUP | MODE0 */
			0x368 0x20000	/* mmc1_dat3.dat3 INPUT PULLUP | MODE0 */
		>;
	};

	mcspi1_pins: pinmux_mcspi1_pins {
		pinctrl-single,pins = <
			0x3a4 0x40000	/* spi2_clk */
			0x3a8 0x40000	/* spi2_d1 */
			0x3ac 0x40000	/* spi2_d0 */
			0x3b0 0xc0000	/* spi2_cs0 */
			0x3b4 0xc0000	/* spi2_cs1 */
			0x3bc 0xe0006	/* spi2_cs3 */
		>;
	};

	mcspi2_pins: pinmux_mcspi2_pins {
		pinctrl-single,pins = <
			0x3c0 0x40000	/* spi2_sclk */
			0x3c4 0xc0000	/* spi2_d1 */
			0x3c8 0xc0000	/* spi2_d1 */
			0x3cc 0xe0000	/* spi2_cs0 */
		>;
	};

	uart1_pins: pinmux_uart1_pins {
		pinctrl-single,pins = <
			0x3e0 0xe0000	/* uart1_rxd */
			0x3e4 0xe0000	/* uart1_txd */
		>;
	};

	uart3_pins: pinmux_uart3_pins {
		pinctrl-single,pins = <
			0x248 0xc0000 /* uart3_rxd */
			0x24c 0xc0000 /* uart3_txd */
		>;
	};

	qspi1_pins: pinmux_qspi1_pins {
		pinctrl-single,pins = <
			0x4c 0x40001  /* gpmc_a3.qspi1_cs2 */
			0x50 0x40001  /* gpmc_a4.qspi1_cs3 */
			0x74 0x40001  /* gpmc_a13.qspi1_rtclk */
			0x78 0x40001  /* gpmc_a14.qspi1_d3 */
			0x7c 0x40001  /* gpmc_a15.qspi1_d2 */
			0x80 0x40001  /* gpmc_a16.qspi1_d1 */
			0x84 0x40001  /* gpmc_a17.qspi1_d0 */
			0x88 0x40001  /* qpmc_a18.qspi1_sclk */
			0xb8 0x60001  /* gpmc_cs2.qspi1_cs0 */
			0xbc 0x60001  /* gpmc_cs3.qspi1_cs1 */
		>;
	};

	usb1_pins: pinmux_usb1_pins {
                pinctrl-single,pins = <
			0x280	0xc0000	/* usb1_drvvbus, SLOW_SLEW | PULLUPEN | MODE0 */
                >;
        };

	usb2_pins: pinmux_usb2_pins {
                pinctrl-single,pins = <
			0x284	0xc0000 /* usb2_drvvbus, SLOW_SLEW | PULLUPEN | MODE0 */
                >;
        };

	vout1_pins: pinmux_vout1_pins {
		pinctrl-single,pins = <
			0x1C8	0x0	/* vout1_clk OUTPUT | MODE0 */
			0x1CC	0x0	/* vout1_de OUTPUT | MODE0 */
			0x1D0	0x0	/* vout1_fld OUTPUT | MODE0 */
			0x1D4	0x0	/* vout1_hsync OUTPUT | MODE0 */
			0x1D8	0x0	/* vout1_vsync OUTPUT | MODE0 */
			0x1DC	0x0	/* vout1_d0 OUTPUT | MODE0 */
			0x1E0	0x0	/* vout1_d1 OUTPUT | MODE0 */
			0x1E4	0x0	/* vout1_d2 OUTPUT | MODE0 */
			0x1E8	0x0	/* vout1_d3 OUTPUT | MODE0 */
			0x1EC	0x0	/* vout1_d4 OUTPUT | MODE0 */
			0x1F0	0x0	/* vout1_d5 OUTPUT | MODE0 */
			0x1F4	0x0	/* vout1_d6 OUTPUT | MODE0 */
			0x1F8	0x0	/* vout1_d7 OUTPUT | MODE0 */
			0x1FC	0x0	/* vout1_d8 OUTPUT | MODE0 */
			0x200	0x0	/* vout1_d9 OUTPUT | MODE0 */
			0x204	0x0	/* vout1_d10 OUTPUT | MODE0 */
			0x208	0x0	/* vout1_d11 OUTPUT | MODE0 */
			0x20C	0x0	/* vout1_d12 OUTPUT | MODE0 */
			0x210	0x0	/* vout1_d13 OUTPUT | MODE0 */
			0x214	0x0	/* vout1_d14 OUTPUT | MODE0 */
			0x218	0x0	/* vout1_d15 OUTPUT | MODE0 */
			0x21C	0x0	/* vout1_d16 OUTPUT | MODE0 */
			0x220	0x0	/* vout1_d17 OUTPUT | MODE0 */
			0x224	0x0	/* vout1_d18 OUTPUT | MODE0 */
			0x228	0x0	/* vout1_d19 OUTPUT | MODE0 */
			0x22C	0x0	/* vout1_d20 OUTPUT | MODE0 */
			0x230	0x0	/* vout1_d21 OUTPUT | MODE0 */
			0x234	0x0	/* vout1_d22 OUTPUT | MODE0 */
			0x238	0x0	/* vout1_d23 OUTPUT | MODE0 */
		>;
	};

	cpsw_default: cpsw_default {
		pinctrl-single,pins = <
			/* Slave 1 */
			0x250 (PIN_OUTPUT | MUX_MODE0)	/* rgmii1_tclk */
			0x254 (PIN_OUTPUT | MUX_MODE0)	/* rgmii1_tctl */
			0x258 (PIN_OUTPUT | MUX_MODE0)	/* rgmii1_td3 */
			0x25c (PIN_OUTPUT | MUX_MODE0)	/* rgmii1_td2 */
			0x260 (PIN_OUTPUT | MUX_MODE0)	/* rgmii1_td1 */
			0x264 (PIN_OUTPUT | MUX_MODE0)	/* rgmii1_td0 */
			0x268 (PIN_INPUT | MUX_MODE0)	/* rgmii1_rclk */
			0x26c (PIN_INPUT | MUX_MODE0)	/* rgmii1_rctl */
			0x270 (PIN_INPUT | MUX_MODE0)	/* rgmii1_rd3 */
			0x274 (PIN_INPUT | MUX_MODE0)	/* rgmii1_rd2 */
			0x278 (PIN_INPUT | MUX_MODE0)	/* rgmii1_rd1 */
			0x27c (PIN_INPUT | MUX_MODE0)	/* rgmii1_rd0 */

			/* Slave 2 */
			0x198 (PIN_OUTPUT | MUX_MODE3)	/* rgmii2_tclk */
			0x19c (PIN_OUTPUT | MUX_MODE3)	/* rgmii2_tctl */
			0x1a0 (PIN_OUTPUT | MUX_MODE3)	/* rgmii2_td3 */
			0x1a4 (PIN_OUTPUT | MUX_MODE3)	/* rgmii2_td2 */
			0x1a8 (PIN_OUTPUT | MUX_MODE3)	/* rgmii2_td1 */
			0x1ac (PIN_OUTPUT | MUX_MODE3)	/* rgmii2_td0 */
			0x1b0 (PIN_INPUT | MUX_MODE3)	/* rgmii2_rclk */
			0x1b4 (PIN_INPUT | MUX_MODE3)	/* rgmii2_rctl */
			0x1b8 (PIN_INPUT | MUX_MODE3)	/* rgmii2_rd3 */
			0x1bc (PIN_INPUT | MUX_MODE3)	/* rgmii2_rd2 */
			0x1c0 (PIN_INPUT | MUX_MODE3)	/* rgmii2_rd1 */
			0x1c4 (PIN_INPUT | MUX_MODE3)	/* rgmii2_rd0 */
		>;

	};
	cpsw_sleep: cpsw_sleep {
		pinctrl-single,pins = <
			/* Slave 1 */
			0x250 (PIN_OFF_NONE)
			0x254 (PIN_OFF_NONE)
			0x258 (PIN_OFF_NONE)
			0x25c (PIN_OFF_NONE)
			0x260 (PIN_OFF_NONE)
			0x264 (PIN_OFF_NONE)
			0x268 (PIN_OFF_NONE)
			0x26c (PIN_OFF_NONE)
			0x270 (PIN_OFF_NONE)
			0x274 (PIN_OFF_NONE)
			0x278 (PIN_OFF_NONE)
			0x27c (PIN_OFF_NONE)

			/* Slave 1 */
			0x198 (PIN_OFF_NONE)
			0x19c (PIN_OFF_NONE)
			0x1a0 (PIN_OFF_NONE)
			0x1a4 (PIN_OFF_NONE)
			0x1a8 (PIN_OFF_NONE)
			0x1ac (PIN_OFF_NONE)
			0x1b0 (PIN_OFF_NONE)
			0x1b4 (PIN_OFF_NONE)
			0x1b8 (PIN_OFF_NONE)
			0x1bc (PIN_OFF_NONE)
			0x1c0 (PIN_OFF_NONE)
			0x1c4 (PIN_OFF_NONE)
		>;
	};

	davinci_mdio_default: davinci_mdio_default {
		pinctrl-single,pins = <
			/* MDIO */
			0x23c (PIN_OUTPUT_PULLUP | MUX_MODE0)	/* mdio_data */
			0x240 (PIN_INPUT_PULLUP | MUX_MODE0)	/* mdio_clk */
		>;
	};

	davinci_mdio_sleep: davinci_mdio_sleep {
		pinctrl-single,pins = <
			0x23c (PIN_OFF_NONE)
			0x240 (PIN_OFF_NONE)
		>;
	};

	nand_flash_x16: nand_flash_x16 {
		/* On DRA7 EVM, GPMC_WPN and NAND_BOOTn comes from DIP switch
		 * So NAND flash requires following switch settings:
		 * SW5.9 (GPMC_WPN) = LOW
		 * SW5.1 (NAND_BOOTn) = HIGH */
		pinctrl-single,pins = <
			0x0 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad0	*/
			0x4 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad1	*/
			0x8 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad2	*/
			0xc 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad3	*/
			0x10 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad4	*/
			0x14 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad5	*/
			0x18 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad6	*/
			0x1c 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad7	*/
			0x20 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad8	*/
			0x24 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad9	*/
			0x28 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad10	*/
			0x2c 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad11	*/
			0x30 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad12	*/
			0x34 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad13	*/
			0x38 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad14	*/
			0x3c 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_ad15	*/
			0xD8 	0x70000 /* (PIN_INPUT | MUX_MODE0)	gpmc_wait0	*/
			0xCC 	0x0 	/* (PIN_OUTPUT	   | MUX_MODE0)	gpmc_wen	*/
			0xB4 	0x0	/* (PIN_OUTPUT | MUX_MODE0)	gpmc_csn0	*/
			0xC4 	0x0	/* (PIN_OUTPUT 	   | MUX_MODE0)	gpmc_advn_ale */
			0xC8 	0x0	/* (PIN_OUTPUT	   | MUX_MODE0)	gpmc_oen_ren	 */
			0xD0 	0x0	/* (PIN_OUTPUT 	   | MUX_MODE0)	gpmc_be0n_cle */
		>;
	};

	mcasp3_pins: pinmux_mcasp3_pins {
		pinctrl-single,pins = <
			0x324 0x10000	/* mcasp3_aclkx.mcasp3_aclkx	Mode0.Output.PD */
			0x328 0x10000	/* mcasp3_fsx.mcasp3_fsx	Mode0.Output.PD */
			0x32c 0x10000	/* mcasp3_axr0.mcasp3_axr0	Mode0.Output.PD */
			0x330 0x50000	/* mcasp3_axr1.mcasp3_axr1	Mode0.Input.PD */
		>;
	};

	mcasp3_sleep_pins: pinmux_mcasp3_sleep_pins {
		pinctrl-single,pins = <
			0x324 (PIN_OFF_NONE)
			0x328 (PIN_OFF_NONE)
			0x32c (PIN_OFF_NONE)
			0x330 (PIN_OFF_NONE)
		>;
	};

	hpd_pin: pinmux_hpd_pin {
		pinctrl-single,pins = <
			0x3b8	0x5000e	/* gpio7_12 INPUT | MODE14 */
		>;
	};
};

&i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c1_pins>;
	clock-frequency = <400000>;

	tps659038: tps659038@58 {
		compatible = "ti,tps659038";
		reg = <0x58>;

		tps659038_pmic {
			compatible = "ti,tps659038-pmic";

			regulators {
				smps123_reg: smps123 {
					/* VDD_MPU */
						regulator-name = "smps123";
						regulator-min-microvolt = < 850000>;
						regulator-max-microvolt = <1250000>;
						regulator-always-on;
						regulator-boot-on;
					};

				smps45_reg: smps45 {
						/* VDD_DSPEVE */
						regulator-name = "smps45";
						regulator-min-microvolt = < 850000>;
						regulator-max-microvolt = <1150000>;
						regulator-boot-on;
					};

				smps6_reg: smps6 {
						/* VDD_GPU - over VDD_SMPS6 */
						regulator-name = "smps6";
						regulator-min-microvolt = <850000>;
						regulator-max-microvolt = <12500000>;
						regulator-boot-on;
					};

				smps7_reg: smps7 {
						/* CORE_VDD */
						regulator-name = "smps7";
						regulator-min-microvolt = <850000>;
						regulator-max-microvolt = <1030000>;
						regulator-always-on;
						regulator-boot-on;
					};

				smps8_reg: smps8 {
						/* VDD_IVAHD */
						regulator-name = "smps8";
						regulator-min-microvolt = < 850000>;
						regulator-max-microvolt = <1250000>;
						regulator-boot-on;
					};

				smps9_reg: smps9 {
						/* VDDS1V8 */
						regulator-name = "smps9";
						regulator-min-microvolt = <1800000>;
						regulator-max-microvolt = <1800000>;
						regulator-always-on;
						regulator-boot-on;
					};

				ldo1_reg: ldo1 {
						/* LDO1_OUT --> SDIO  */
						regulator-name = "ldo1";
						regulator-min-microvolt = <1800000>;
						regulator-max-microvolt = <3300000>;
						regulator-always-on;
						regulator-boot-on;
					};

				ldo2_reg: ldo2 {
						/* VDD_RTCIO */
						/* LDO2 -> VDDSHV5, LDO2 also goes to CAN_PHY_3V3 */
						regulator-name = "ldo2";
						regulator-min-microvolt = <3300000>;
						regulator-max-microvolt = <3300000>;
						regulator-boot-on;
					};

				ldo3_reg: ldo3 {
						/* VDDA_1V8_PHY */
						regulator-name = "ldo3";
						regulator-min-microvolt = <1800000>;
						regulator-max-microvolt = <1800000>;
						regulator-boot-on;
					};

				ldo9_reg: ldo9 {
						/* VDD_RTC */
						regulator-name = "ldo9";
						regulator-min-microvolt = <1050000>;
						regulator-max-microvolt = <1050000>;
						regulator-boot-on;
					};

				ldoln_reg: ldoln {
						/* VDDA_1V8_PLL */
						regulator-name = "ldoln";
						regulator-min-microvolt = <1800000>;
						regulator-max-microvolt = <1800000>;
						regulator-always-on;
						regulator-boot-on;
					};

				ldousb_reg: ldousb {
						/* VDDA_3V_USB: VDDA_USBHS33 */
						regulator-name = "ldousb";
						regulator-min-microvolt = <3300000>;
						regulator-max-microvolt = <3300000>;
						regulator-boot-on;
					};

				};
			};
		};

	pcf_gpio_20: gpio@20 {
		compatible = "ti,pcf8575";
		reg = <0x20>;
		lines-initial-states = <0x4000>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&gpio6>;
		interrupts = <11 2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	gpio21: gpio@21 {
		compatible = "ti,pcf8575";
		reg = <0x21>;
		lines-initial-states = <0x1408>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-parent = <&pcf_gpio_20>;
		interrupts = <14 2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};

	/* TLC chip for LCD panel power and backlight */
	tlc59108: tlc59108@40 {
		compatible = "ti,tlc59108";
		reg = <0x40>;
		gpios = <&pcf_gpio_20 13 0>; /* P15, CON_LCD_PWR_DN */
		video-source = <&dpi1>;
		data-lines = <24>;
	};

	mxt244: touchscreen@4a {
		compatible = "atmel,mXT244";
		status = "okay";
		reg = <0x4a>;
		interrupts = <0 119 0x4>;

		atmel,config = <
			/* MXT244_GEN_COMMAND(6) */
			0x00 0x00 0x00 0x00 0x00 0x00
			/* MXT244_GEN_POWER(7) */
			0x20 0xff 0x32
			/* MXT244_GEN_ACQUIRE(8) */
			0x0a 0x00 0x05 0x00 0x00 0x00 0x09 0x23
			/* MXT244_TOUCH_MULTI(9) */
			0x00 0x00 0x00 0x13 0x0b 0x00 0x00 0x00 0x02 0x00
			0x00 0x01 0x01 0x0e 0x0a 0x0a 0x0a 0x0a 0x00 0x00
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			0x00
			/* MXT244_TOUCH_KEYARRAY(15) */
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			0x00
			/* MXT244_COMMSCONFIG_T18(2) */
			0x00 0x00
			/* MXT244_SPT_GPIOPWM(19) */
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			0x00 0x00 0x00 0x00 0x00 0x00
			/* MXT244_PROCI_GRIPFACE(20) */
			0x07 0x00 0x00 0x00 0x00 0x00 0x00 0x50 0x28 0x04
			0x0f 0x0a
			/* MXT244_PROCG_NOISE(22) */
			0x05 0x00 0x00 0x00 0x00 0x00 0x00 0x03 0x23 0x00
			0x00 0x05 0x0f 0x19 0x23 0x2d 0x03
			/* MXT244_TOUCH_PROXIMITY(23) */
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			0x00 0x00 0x00 0x00 0x00
			/* MXT244_PROCI_ONETOUCH(24) */
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			/* MXT244_SPT_SELFTEST(25) */
			0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00
			0x00 0x00 0x00 0x00
			/* MXT244_PROCI_TWOTOUCH(27) */
			0x00 0x00 0x00 0x00 0x00 0x00 0x00
			/* MXT244_SPT_CTECONFIG(28) */
			0x00 0x00 0x02 0x08 0x10 0x00
		>;

		atmel,x_line = <18>;
		atmel,y_line = <12>;
		atmel,x_size = <800>;
		atmel,y_size = <480>;
		atmel,blen = <0x01>;
		atmel,threshold = <30>;
		atmel,voltage = <2800000>;
		atmel,orient = <0x4>;
	};

	tlv320aic3106: tlv320aic3106@18 {
		compatible = "ti,tlv320aic3106";
		reg = <0x18>;
		adc-settle-ms = <40>;
		status = "okay";

		/* Regulators */
		AVDD-supply = <&evm_3v3_sw>;
		IOVDD-supply = <&evm_3v3_sw>;
		DRVDD-supply = <&evm_3v3_sw>;
		DVDD-supply = <&aic_dvdd_1v8>;
	};
};

&i2c2 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2_pins>;
	clock-frequency = <400000>;

	pcf_hdmi: gpio@26 {
		compatible = "nxp,pcf8575";
		reg = <0x26>;
		lines-initial-states = <0xffeb>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&i2c3 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&i2c3_pins>;
	clock-frequency = <3400000>;
};

&mcspi1 {
        status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&mcspi1_pins>;
};

&mcspi2 {
        status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&mcspi2_pins>;
};

&uart1 {
	status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&uart1_pins>;
};

&uart3 {
        status = "okay";
        pinctrl-names = "default";
        pinctrl-0 = <&uart3_pins>;
};

&qspi {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&qspi1_pins>;

	spi-max-frequency = <48000000>;
	m25p80@0 {
		compatible = "s25fl256s1";
		spi-max-frequency = <48000000>;
		reg = <0>;
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <4>;
		spi-cpol;
		spi-cpha;
		#address-cells = <1>;
		#size-cells = <1>;

		/* MTD partition table.
		 * The ROM checks the first four physical blocks
		 * for a valid file to boot and the flash here is
		 * 64KiB block size.
		 */
		partition@0 {
			label = "QSPI.SPL";
			reg = <0x00000000 0x000010000>;
		};
		partition@1 {
			label = "QSPI.SPL.backup1";
			reg = <0x00010000 0x00010000>;
		};
		partition@2 {
			label = "QSPI.SPL.backup2";
			reg = <0x00020000 0x00010000>;
		};
		partition@3 {
			label = "QSPI.SPL.backup3";
			reg = <0x00030000 0x00010000>;
		};
		partition@4 {
			label = "QSPI.u-boot";
			reg = <0x00040000 0x00100000>;
		};
		partition@5 {
			label = "QSPI.u-boot-spl-os";
			reg = <0x00140000 0x00010000>;
		};
		partition@6 {
			label = "QSPI.u-boot-env";
			reg = <0x00150000 0x00010000>;
		};
		partition@7 {
			label = "QSPI.u-boot-env.backup1";
			reg = <0x00160000 0x0010000>;
		};
		partition@8 {
			label = "QSPI.kernel";
			reg = <0x00170000 0x0800000>;
		};
		partition@9 {
			label = "QSPI.file-system";
			reg = <0x00970000 0x01690000>;
		};
	};
};

&usb1 {
	dr_mode = "peripheral";
	pinctrl-names = "default";
	pinctrl-0 = <&usb1_pins>;
};

&usb2 {
	dr_mode = "host";
	pinctrl-names = "default";
	pinctrl-0 = <&usb2_pins>;
};

&dwc3_1 {
	extcon = <&extcon1>;
};

&dwc3_2 {
	extcon = <&extcon2>;
};

&mmc1 {
	status = "okay";
	vmmc-supply = <&evm_3v3_sd>;
	vmmc_aux-supply = <&ldo1_reg>;
	pbias-supply = <&pbias_regulator>;
	bus-width = <4>;
	pinctrl-names = "default", "muxpu", "muxpd";
	pinctrl-0 = <&mmc1_pins>;
	pinctrl-1 = <&mmc1_muxpu>;
	pinctrl-2 = <&mmc1_muxpd>;
	cd-gpios = <&gpio6 27 0>; /* gpio 187 */
};

&mmc2 {
	status = "okay";
	vmmc-supply = <&evm_3v3_sw>;
	bus-width = <8>;
	ti,non-removable;
	cap-mmc-dual-data-rate;
};

&dss {
	vdda_video-supply = <&ldoln_reg>;
};

&hdmi {
	vdda_hdmi_dac-supply = <&ldo3_reg>;
};

&avs_mpu {
	avs-supply = <&smps123_reg>;
	/* Account for Palmas accuracy not < 10mV */
	voltage-tolerance = <1>;
};

&avs_core {
	avs-supply = <&smps7_reg>;
	/* Account for Palmas accuracy not < 10mV */
	voltage-tolerance = <1>;
};

&avs_gpu {
	avs-supply = <&smps6_reg>;
	/* Account for Palmas accuracy not < 10mV */
	voltage-tolerance = <1>;
};

&avs_dspeve {
	avs-supply = <&smps45_reg>;
	/* Account for Palmas accuracy not < 10mV */
	voltage-tolerance = <1>;
};

&avs_iva {
	avs-supply = <&smps8_reg>;
	/* Account for Palmas accuracy not < 10mV */
	voltage-tolerance = <1>;
};

&cpu0 {
	cpu0-supply = <&avs_mpu>;
};

/ {
	aliases {
		display0 = &tlc59108;
		display1 = &hdmi0;
	};

	tpd12s015: encoder@0 {
		compatible = "ti,draevm-tpd12s015";

		video-source = <&hdmi>;

		gpios = <&pcf_hdmi 4 0>,	/* P4, CT CP HPD */
			<&pcf_hdmi 5 0>,	/* P5, LS OE */
			<&gpio7 12 0>;		/* gpio7_12/sp1_cs2, HPD */
	};

	hdmi0: connector@0 {
		compatible = "ti,hdmi_connector";

		video-source = <&tpd12s015>;
	};
};

&mac {
	status = "okay";
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&cpsw_default>;
	pinctrl-1 = <&cpsw_sleep>;
	dual_emac;
};

&cpsw_emac0 {
	phy_id = <&davinci_mdio>, <2>;
};

&cpsw_emac1 {
	phy_id = <&davinci_mdio>, <3>;
};

&davinci_mdio {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&davinci_mdio_default>;
	pinctrl-1 = <&davinci_mdio_sleep>;
};

&elm {
	status = "okay";
};

&gpmc {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&nand_flash_x16>;
	ranges = <0 0 0x08000000 0x10000000>;
	nand@0,0 {
		reg = <0 0 0>;
		nand-bus-width = <16>;
		gpmc,device-width = <2>;
		gpmc,sync-clk-ps = <0>;
		gpmc,cs-on-ns = <0>;
		gpmc,cs-rd-off-ns = <40>;
		gpmc,cs-wr-off-ns = <40>;
		gpmc,adv-on-ns = <0>;
		gpmc,adv-rd-off-ns = <30>;
		gpmc,adv-wr-off-ns = <30>;
		gpmc,we-on-ns = <5>;
		gpmc,we-off-ns = <25>;
		gpmc,oe-on-ns = <2>;
		gpmc,oe-off-ns = <20>;
		gpmc,access-ns = <20>;
		gpmc,wr-access-ns = <40>;
		gpmc,rd-cycle-ns = <40>;
		gpmc,wr-cycle-ns = <40>;
		gpmc,wait-on-read = "true";
		gpmc,wait-on-write = "true";
		gpmc,bus-turnaround-ns = <0>;
		gpmc,cycle2cycle-delay-ns = <0>;
		gpmc,clk-activation-ns = <0>;
		gpmc,wait-monitoring-ns = <0>;
		gpmc,wr-data-mux-bus-ns = <0>;
		ti,nand-ecc-opt = "bch8";
		ti,elm-id = <&elm>;
		/* MTD partition table */
		/* All SPL-* partitions are sized to minimal length
		 * which can be independently programmable. For
		 * NAND flash this is equal to size of erase-block */
		#address-cells = <1>;
		#size-cells = <1>;
		partition@0 {
			label = "NAND.SPL";
			reg = <0x00000000 0x000020000>;
		};
		partition@1 {
			label = "NAND.SPL.backup1";
			reg = <0x00020000 0x00020000>;
		};
		partition@2 {
			label = "NAND.SPL.backup2";
			reg = <0x00040000 0x00020000>;
		};
		partition@3 {
			label = "NAND.SPL.backup3";
			reg = <0x00060000 0x00020000>;
		};
		partition@4 {
			label = "NAND.u-boot-spl-os";
			reg = <0x00080000 0x00040000>;
		};
		partition@5 {
			label = "NAND.u-boot";
			reg = <0x000C0000 0x00100000>;
		};
		partition@6 {
			label = "NAND.u-boot-env";
			reg = <0x001C0000 0x00020000>;
		};
		partition@7 {
			label = "NAND.u-boot-env.backup1";
			reg = <0x001E0000 0x00020000>;
		};
		partition@8 {
			label = "NAND.kernel";
			reg = <0x00200000 0x00800000>;
		};
		partition@9 {
			label = "NAND.file-system";
			reg = <0x00A00000 0x0F600000>;
		};
	};
};

&atl {
	status = "okay";

	atl2 {
		bws = <DRA7_ATL_WS_MCASP2_FSX>;
		aws = <DRA7_ATL_WS_MCASP3_FSX>;
	};
};

&mcasp3 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&mcasp3_pins>;
	pinctrl-1 = <&mcasp3_sleep_pins>;

	fck_parent = "atl_clkin2_ck";

	status = "okay";

	op-mode = <0>;          /* MCASP_IIS_MODE */
	tdm-slots = <2>;
	/* 16 serializer */
	serial-dir = <  /* 0: INACTIVE, 1: TX, 2: RX */
		1 2 0 0
		0 0 0 0
		0 0 0 0
		0 0 0 0
	>;
};
