;redcode
;assert 1
	SPL 0, <-75
	CMP -207, <-130
	MOV -1, <-20
	MOV -66, <-20
	DJN -1, @-20
	ADD 246, 60
	ADD 246, 69
	MOV 64, <-20
	SUB @124, 6
	SUB -16, -20
	MOV -66, <-20
	JMP -16, #-20
	JMP -1, @-20
	SUB @196, @100
	SUB @124, 6
	SUB @121, 106
	SUB <-127, 800
	SUB <-127, 800
	SUB @124, 6
	MOV #12, @200
	JMP -1, @-20
	SUB @121, 105
	SUB @121, 105
	JMP -1, @-20
	JMP -1, @-20
	MOV 64, <-20
	MOV -66, <-20
	SUB @126, 106
	MOV 64, <-20
	SUB #7, -105
	SUB <-127, 800
	JMZ -1, @-20
	JMZ -1, @-20
	ADD 62, -20
	SUB @126, 106
	JMP -1, @-20
	CMP 207, <-130
	ADD 246, 69
	JMN 64, @-20
	CMP 207, <-130
	SUB <-127, 800
	JMP -1, @-20
	SPL 0, <50
	SPL 0, <50
	CMP 207, <-130
	ADD <-127, 800
	SUB 124, 6
	SUB @196, @100
	MOV -66, <-20
	CMP -207, <-130
	MOV -1, <-20
	MOV -66, <-20
	SUB @196, @100
