<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `os/kernel/kernel/src/interrupts/syscall.rs`."><title>syscall.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="kernel" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0-nightly (b6d7ff3aa 2025-11-14)" data-channel="nightly" data-search-js="search-680b2199.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kernel/interrupts/</div>syscall.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! x86_64 INT 0x80 syscall entry and minimal dispatcher.
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! ## Overview
<a href=#4 id=4 data-nosnippet>4</a>//! We expose a classic Linux-style **software interrupt** (vector `0x80`) as the
<a href=#5 id=5 data-nosnippet>5</a>//! user→kernel syscall path. A `#[naked]` asm stub:
<a href=#6 id=6 data-nosnippet>6</a>//! 1) Saves all GP registers into a contiguous `TrapFrame` on the current stack,
<a href=#7 id=7 data-nosnippet>7</a>//! 2) passes `&amp;mut TrapFrame` to a small Rust dispatcher,
<a href=#8 id=8 data-nosnippet>8</a>//! 3) restores registers, then issues `iretq` to resume the interrupted context.
<a href=#9 id=9 data-nosnippet>9</a>//!
<a href=#10 id=10 data-nosnippet>10</a>//! ## ABI used **by this kernel**
<a href=#11 id=11 data-nosnippet>11</a>//! - `RAX` = syscall number (`Sysno`).
<a href=#12 id=12 data-nosnippet>12</a>//! - `RDI`, `RSI`, `RDX` = first three integer args (`a0..a2`).
<a href=#13 id=13 data-nosnippet>13</a>//! - Return value is written back to `RAX` by the handler.
<a href=#14 id=14 data-nosnippet>14</a>//!
<a href=#15 id=15 data-nosnippet>15</a>//! ## Integration requirements
<a href=#16 id=16 data-nosnippet>16</a>//! - IDT entry for vector **0x80** must be a **64-bit interrupt gate** (type=0xE),
<a href=#17 id=17 data-nosnippet>17</a>//!   `P=1`, **DPL=3** (user-callable), and point to `syscall_int80_handler`.
<a href=#18 id=18 data-nosnippet>18</a>//! - A valid **TSS** must be loaded (`ltr`) with `rsp0` set. If you route 0x80 via
<a href=#19 id=19 data-nosnippet>19</a>//!   an **IST**, set the IST index in the gate accordingly.
<a href=#20 id=20 data-nosnippet>20</a>//! - If you rely on `GS`-based per-CPU data in kernel mode, you likely need a
<a href=#21 id=21 data-nosnippet>21</a>//!   `swapgs` on entry/exit (not shown here).
<a href=#22 id=22 data-nosnippet>22</a>//!
<a href=#23 id=23 data-nosnippet>23</a>//! ## Error model
<a href=#24 id=24 data-nosnippet>24</a>//! Unknown/unsupported syscalls return `u64::MAX` (a stand-in for `-ENOSYS`).
<a href=#25 id=25 data-nosnippet>25</a>//!
<a href=#26 id=26 data-nosnippet>26</a>//! ## Safety / portability notes
<a href=#27 id=27 data-nosnippet>27</a>//! - This is x86_64-only and uses a `#[naked]` function with inline asm.
<a href=#28 id=28 data-nosnippet>28</a>//! - We rely on the precise **push order** below; keep `TrapFrame` in sync.
<a href=#29 id=29 data-nosnippet>29</a>//! - Stack alignment: on entry the CPU pushes 5×8 bytes; we then push 15×8,
<a href=#30 id=30 data-nosnippet>30</a>//!   so total push is **160 bytes**, preserving 16-byte alignment before the call
<a href=#31 id=31 data-nosnippet>31</a>//!   into Rust (SysV ABI-friendly).
<a href=#32 id=32 data-nosnippet>32</a>//! - The IF flag is **cleared** on interrupt-gate entry. We do not re-enable
<a href=#33 id=33 data-nosnippet>33</a>//!   interrupts inside the stub.
<a href=#34 id=34 data-nosnippet>34</a>//!
<a href=#35 id=35 data-nosnippet>35</a>//! ## Frame shape (top of stack → bottom):
<a href=#36 id=36 data-nosnippet>36</a>//!   rax, rbx, rcx, rdx, rsi, rdi, rbp, r8, r9, r10, r11, r12, r13, r14, r15,
<a href=#37 id=37 data-nosnippet>37</a>//!   then CPU-pushed interrupt frame: rip, cs, rflags, rsp, ss.
<a href=#38 id=38 data-nosnippet>38</a>//!
<a href=#39 id=39 data-nosnippet>39</a>//! `rsp` at the call site points at `rax` ⇒ `&amp;TrapFrame` starts at `rax`.
<a href=#40 id=40 data-nosnippet>40</a>
<a href=#41 id=41 data-nosnippet>41</a></span><span class="attr">#![allow(clippy::missing_safety_doc)]
<a href=#42 id=42 data-nosnippet>42</a>
<a href=#43 id=43 data-nosnippet>43</a></span><span class="kw">use </span><span class="kw">crate</span>::gdt::KERNEL_CS_SEL;
<a href=#44 id=44 data-nosnippet>44</a><span class="kw">use </span><span class="kw">crate</span>::interrupts::{GateType, Idt};
<a href=#45 id=45 data-nosnippet>45</a><span class="kw">use </span><span class="kw">crate</span>::syscall::{SyscallSource, syscall};
<a href=#46 id=46 data-nosnippet>46</a><span class="kw">use </span>kernel_registers::rflags::Rflags;
<a href=#47 id=47 data-nosnippet>47</a>
<a href=#48 id=48 data-nosnippet>48</a><span class="kw">pub const </span>SYSCALL_VECTOR: usize = <span class="number">0x80</span>; <span class="comment">// 128
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a></span><span class="kw">pub trait </span>SyscallInterrupt {
<a href=#51 id=51 data-nosnippet>51</a>    <span class="kw">fn </span>init_syscall_gate(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self</span>;
<a href=#52 id=52 data-nosnippet>52</a>}
<a href=#53 id=53 data-nosnippet>53</a>
<a href=#54 id=54 data-nosnippet>54</a><span class="kw">impl </span>SyscallInterrupt <span class="kw">for </span>Idt {
<a href=#55 id=55 data-nosnippet>55</a>    <span class="kw">fn </span>init_syscall_gate(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self </span>{
<a href=#56 id=56 data-nosnippet>56</a>        <span class="self">self</span>[SYSCALL_VECTOR]
<a href=#57 id=57 data-nosnippet>57</a>            .set_handler(syscall_int80_handler)
<a href=#58 id=58 data-nosnippet>58</a>            .selector(KERNEL_CS_SEL)
<a href=#59 id=59 data-nosnippet>59</a>            .present(<span class="bool-val">true</span>)
<a href=#60 id=60 data-nosnippet>60</a>            .user_callable()
<a href=#61 id=61 data-nosnippet>61</a>            .gate_type(GateType::InterruptGate);
<a href=#62 id=62 data-nosnippet>62</a>        <span class="self">self
<a href=#63 id=63 data-nosnippet>63</a>    </span>}
<a href=#64 id=64 data-nosnippet>64</a>}
<a href=#65 id=65 data-nosnippet>65</a>
<a href=#66 id=66 data-nosnippet>66</a><span class="doccomment">/// Saved register/interrupt context for an INT 0x80 syscall.
<a href=#67 id=67 data-nosnippet>67</a>///
<a href=#68 id=68 data-nosnippet>68</a>/// **Layout must match the push order in the naked stub.**
<a href=#69 id=69 data-nosnippet>69</a></span><span class="attr">#[derive(Debug)]
<a href=#70 id=70 data-nosnippet>70</a>#[repr(C)]
<a href=#71 id=71 data-nosnippet>71</a></span><span class="kw">pub struct </span>TrapFrame {
<a href=#72 id=72 data-nosnippet>72</a>    <span class="comment">// Pushed by the stub before calling Rust handler:
<a href=#73 id=73 data-nosnippet>73</a>    </span>rax: u64,
<a href=#74 id=74 data-nosnippet>74</a>    rbx: u64,
<a href=#75 id=75 data-nosnippet>75</a>    rcx: u64,
<a href=#76 id=76 data-nosnippet>76</a>    rdx: u64,
<a href=#77 id=77 data-nosnippet>77</a>    rsi: u64,
<a href=#78 id=78 data-nosnippet>78</a>    rdi: u64,
<a href=#79 id=79 data-nosnippet>79</a>    rbp: u64,
<a href=#80 id=80 data-nosnippet>80</a>    r8: u64,
<a href=#81 id=81 data-nosnippet>81</a>    r9: u64,
<a href=#82 id=82 data-nosnippet>82</a>    r10: u64,
<a href=#83 id=83 data-nosnippet>83</a>    r11: u64,
<a href=#84 id=84 data-nosnippet>84</a>    r12: u64,
<a href=#85 id=85 data-nosnippet>85</a>    r13: u64,
<a href=#86 id=86 data-nosnippet>86</a>    r14: u64,
<a href=#87 id=87 data-nosnippet>87</a>    r15: u64,
<a href=#88 id=88 data-nosnippet>88</a>
<a href=#89 id=89 data-nosnippet>89</a>    <span class="comment">// TODO: Validate the CPU frame is indeed in the correct location here.
<a href=#90 id=90 data-nosnippet>90</a>
<a href=#91 id=91 data-nosnippet>91</a>    // Pushed by CPU on interrupt gate entry (x86_64):
<a href=#92 id=92 data-nosnippet>92</a>    // Order: RIP, CS, RFLAGS, RSP, SS
<a href=#93 id=93 data-nosnippet>93</a>    </span><span class="doccomment">/// Return RIP saved by the CPU.
<a href=#94 id=94 data-nosnippet>94</a>    </span>rip: u64,
<a href=#95 id=95 data-nosnippet>95</a>    <span class="doccomment">/// Code segment selector at the time of INT 0x80 (usually user CS).
<a href=#96 id=96 data-nosnippet>96</a>    </span>cs: u64,
<a href=#97 id=97 data-nosnippet>97</a>    <span class="doccomment">/// RFLAGS at the time of INT 0x80 (IF is cleared on entry).
<a href=#98 id=98 data-nosnippet>98</a>    </span>rflags: Rflags,
<a href=#99 id=99 data-nosnippet>99</a>    <span class="doccomment">/// Return RSP saved by the CPU (user stack pointer on entry).
<a href=#100 id=100 data-nosnippet>100</a>    </span>rsp: u64,
<a href=#101 id=101 data-nosnippet>101</a>    <span class="doccomment">/// Stack segment selector (user SS).
<a href=#102 id=102 data-nosnippet>102</a>    </span>ss: u64,
<a href=#103 id=103 data-nosnippet>103</a>}
<a href=#104 id=104 data-nosnippet>104</a>
<a href=#105 id=105 data-nosnippet>105</a><span class="attr">#[<span class="kw">unsafe</span>(naked)]
<a href=#106 id=106 data-nosnippet>106</a></span><span class="kw">extern </span><span class="string">"C" </span><span class="kw">fn </span>syscall_int80_handler() {
<a href=#107 id=107 data-nosnippet>107</a>    <span class="comment">// Naked: no compiler prologue/epilogue; we must be perfectly balanced.
<a href=#108 id=108 data-nosnippet>108</a>    </span><span class="macro">core::arch::naked_asm!</span>(
<a href=#109 id=109 data-nosnippet>109</a>        <span class="comment">// --- Callee-save and caller-save alike: we capture the full GPR set. ---
<a href=#110 id=110 data-nosnippet>110</a>        // Push order defines our TrapFrame order (top → bottom).
<a href=#111 id=111 data-nosnippet>111</a>        </span><span class="string">"push r15"</span>,
<a href=#112 id=112 data-nosnippet>112</a>        <span class="string">"push r14"</span>,
<a href=#113 id=113 data-nosnippet>113</a>        <span class="string">"push r13"</span>,
<a href=#114 id=114 data-nosnippet>114</a>        <span class="string">"push r12"</span>,
<a href=#115 id=115 data-nosnippet>115</a>        <span class="string">"push r11"</span>,
<a href=#116 id=116 data-nosnippet>116</a>        <span class="string">"push r10"</span>,
<a href=#117 id=117 data-nosnippet>117</a>        <span class="string">"push r9"</span>,
<a href=#118 id=118 data-nosnippet>118</a>        <span class="string">"push r8"</span>,
<a href=#119 id=119 data-nosnippet>119</a>        <span class="string">"push rbp"</span>,
<a href=#120 id=120 data-nosnippet>120</a>        <span class="string">"push rdi"</span>,
<a href=#121 id=121 data-nosnippet>121</a>        <span class="string">"push rsi"</span>,
<a href=#122 id=122 data-nosnippet>122</a>        <span class="string">"push rdx"</span>,
<a href=#123 id=123 data-nosnippet>123</a>        <span class="string">"push rcx"</span>,
<a href=#124 id=124 data-nosnippet>124</a>        <span class="string">"push rbx"</span>,
<a href=#125 id=125 data-nosnippet>125</a>        <span class="string">"push rax"</span>,
<a href=#126 id=126 data-nosnippet>126</a>
<a href=#127 id=127 data-nosnippet>127</a>        <span class="comment">// ENTRY: if came from CPL3, swapgs to kernel GS base ---
<a href=#128 id=128 data-nosnippet>128</a>        </span><span class="string">"mov rax, [rsp + 128]"</span>,    <span class="comment">// saved CS
<a href=#129 id=129 data-nosnippet>129</a>        </span><span class="string">"test al, 3"</span>,
<a href=#130 id=130 data-nosnippet>130</a>        <span class="string">"jz  1f"</span>,
<a href=#131 id=131 data-nosnippet>131</a>        <span class="string">"swapgs"</span>,
<a href=#132 id=132 data-nosnippet>132</a>        <span class="string">"1:"</span>,
<a href=#133 id=133 data-nosnippet>133</a>
<a href=#134 id=134 data-nosnippet>134</a>        <span class="comment">// At this point, [rsp] = rax field ⇒ &amp;TrapFrame == rsp.
<a href=#135 id=135 data-nosnippet>135</a>        // SysV: first arg in RDI.
<a href=#136 id=136 data-nosnippet>136</a>        </span><span class="string">"mov rdi, rsp"</span>,
<a href=#137 id=137 data-nosnippet>137</a>
<a href=#138 id=138 data-nosnippet>138</a>        <span class="comment">// Call into Rust. We kept stack 16-byte aligned (160 bytes pushed).
<a href=#139 id=139 data-nosnippet>139</a>        // The Rust side writes the return value back to tf.rax.
<a href=#140 id=140 data-nosnippet>140</a>        </span><span class="string">"call {rust}"</span>,
<a href=#141 id=141 data-nosnippet>141</a>
<a href=#142 id=142 data-nosnippet>142</a>        <span class="comment">// EXIT: if returning to CPL3, swapgs back to user GS base ---
<a href=#143 id=143 data-nosnippet>143</a>        // Do this BEFORE popping regs so any scratch doesn’t leak to user
<a href=#144 id=144 data-nosnippet>144</a>        </span><span class="string">"mov rax, [rsp + 128]"</span>,    <span class="comment">// saved CS for return path
<a href=#145 id=145 data-nosnippet>145</a>        </span><span class="string">"test al, 3"</span>,
<a href=#146 id=146 data-nosnippet>146</a>        <span class="string">"jz  1f"</span>,
<a href=#147 id=147 data-nosnippet>147</a>        <span class="string">"swapgs"</span>,
<a href=#148 id=148 data-nosnippet>148</a>        <span class="string">"1:"</span>,
<a href=#149 id=149 data-nosnippet>149</a>
<a href=#150 id=150 data-nosnippet>150</a>        <span class="comment">// Restore in strict reverse order.
<a href=#151 id=151 data-nosnippet>151</a>        </span><span class="string">"pop rax"</span>,
<a href=#152 id=152 data-nosnippet>152</a>        <span class="string">"pop rbx"</span>,
<a href=#153 id=153 data-nosnippet>153</a>        <span class="string">"pop rcx"</span>,
<a href=#154 id=154 data-nosnippet>154</a>        <span class="string">"pop rdx"</span>,
<a href=#155 id=155 data-nosnippet>155</a>        <span class="string">"pop rsi"</span>,
<a href=#156 id=156 data-nosnippet>156</a>        <span class="string">"pop rdi"</span>,
<a href=#157 id=157 data-nosnippet>157</a>        <span class="string">"pop rbp"</span>,
<a href=#158 id=158 data-nosnippet>158</a>        <span class="string">"pop r8"</span>,
<a href=#159 id=159 data-nosnippet>159</a>        <span class="string">"pop r9"</span>,
<a href=#160 id=160 data-nosnippet>160</a>        <span class="string">"pop r10"</span>,
<a href=#161 id=161 data-nosnippet>161</a>        <span class="string">"pop r11"</span>,
<a href=#162 id=162 data-nosnippet>162</a>        <span class="string">"pop r12"</span>,
<a href=#163 id=163 data-nosnippet>163</a>        <span class="string">"pop r13"</span>,
<a href=#164 id=164 data-nosnippet>164</a>        <span class="string">"pop r14"</span>,
<a href=#165 id=165 data-nosnippet>165</a>        <span class="string">"pop r15"</span>,
<a href=#166 id=166 data-nosnippet>166</a>
<a href=#167 id=167 data-nosnippet>167</a>        <span class="string">"iretq"</span>,
<a href=#168 id=168 data-nosnippet>168</a>
<a href=#169 id=169 data-nosnippet>169</a>        rust = sym syscall_int80_rust
<a href=#170 id=170 data-nosnippet>170</a>    )
<a href=#171 id=171 data-nosnippet>171</a>}
<a href=#172 id=172 data-nosnippet>172</a>
<a href=#173 id=173 data-nosnippet>173</a><span class="doccomment">/// Rust dispatcher invoked by the low-level entry stub.
<a href=#174 id=174 data-nosnippet>174</a>///
<a href=#175 id=175 data-nosnippet>175</a>/// Contract:
<a href=#176 id=176 data-nosnippet>176</a>/// - Reads `sysno` from `tf.rax`, args from `tf.{rdi,rsi,rdx}` (kernel ABI).
<a href=#177 id=177 data-nosnippet>177</a>/// - Writes the return value to `tf.rax`.
<a href=#178 id=178 data-nosnippet>178</a>/// - Must not assume interrupts are enabled; they are not.
<a href=#179 id=179 data-nosnippet>179</a></span><span class="attr">#[allow(clippy::no_effect_underscore_binding)]
<a href=#180 id=180 data-nosnippet>180</a></span><span class="kw">extern </span><span class="string">"C" </span><span class="kw">fn </span>syscall_int80_rust(tf: <span class="kw-2">&amp;mut </span>TrapFrame) {
<a href=#181 id=181 data-nosnippet>181</a>    <span class="kw">let </span>sysno = tf.rax;
<a href=#182 id=182 data-nosnippet>182</a>    <span class="kw">let </span>a0 = tf.rdi;
<a href=#183 id=183 data-nosnippet>183</a>    <span class="kw">let </span>a1 = tf.rsi;
<a href=#184 id=184 data-nosnippet>184</a>    <span class="kw">let </span>a2 = tf.rdx;
<a href=#185 id=185 data-nosnippet>185</a>    <span class="kw">let </span>a3 = tf.r10;
<a href=#186 id=186 data-nosnippet>186</a>    <span class="kw">let </span>a4 = tf.r8; <span class="comment">// sic!
<a href=#187 id=187 data-nosnippet>187</a>    </span><span class="kw">let </span>a5 = tf.r9;
<a href=#188 id=188 data-nosnippet>188</a>
<a href=#189 id=189 data-nosnippet>189</a>    tf.rax = syscall(sysno, a0, a1, a2, a3, a4, a5, SyscallSource::Int80h);
<a href=#190 id=190 data-nosnippet>190</a>}
</code></pre></div></section></main></body></html>