/*
	Ben Davis
	1/22/24
	EE 371
	Lab 2, Task 1
	
	This module
	
*/

module DE1_SoC_RAM_32x4 (SW, KEY, HEX0, HEX2, HEX4, HEX5);

	input logic [9:0] SW;
	input logic [0] KEY;
	output logic [6:0] HEX0;
	output logic [6:0] HEX2;
	output logic [6:0] HEX4;
	output logic [6:0] HEX5;
	
	logic [3:0] out;
	
	RAM_32x4 task1_ram (.clk(KEY[0]), .wen(SW[9]), .data_in(SW[3:0]), 
								.data_addr(SW[8:4]), .data_out(out));
	
	logic [4:0] addr;
	assign addr = SW[8:4];
	
	always_comb begin
		case(data_addr)
			
			5'b0: HEX5 <= 7'b1111111;
					HEX4 <= 7'b1111111;
					
			5'b1: HEX5 <= 7'b1111111;
					HEX4 <= 7'b1111001;
					
			5'b10: HEX5 <= 7'b1111111;
					 HEX4 <= 7'b0100100;
					 
			5'b11: HEX5 <= 7'b1111111;
					 HEX4 <= 7'b0110000;
					 
			5'b100: HEX5 <= 7'b1111111;
					  HEX4 <= 7'b0010001;
					  
			5'b101: HEX5 <= 7'b1111111;
					  HEX4 <= 7'b0010010;
					  
			5'b110: HEX5 <= 7'b1111111;
					  HEX4 <= 7'b0000010;
					  
			5'b111: HEX5 <= 7'b1111111;
					  HEX4 <= 7'b1111000;
					  
			5'b1000: HEX5 <= 7'b1111111;
						HEX4 <= 7'b0000000;
						
			5'b1001: HEX5 <= 7'b1111111;
						HEX4 <= 7'b0011000;
						
			5'b1010: HEX5 <= 7'b1111001;
						HEX4 <= 7'b1000000;
						
			5'b1011: HEX5 <= 7'b1111001;
						HEX4 <= 7'b1111001;
						
			5'b1100: HEX5 <= 7'b1111001;
						HEX4 <= 7'b0100100;
						
			5'b1101: HEX5 <= 7'b1111001;
						HEX4 <= 7'b0110000;
						
			5'b1110: HEX5 <= 7'b1111001;
						HEX4 <= 7'b0011001;
						
			5'b1111: HEX5 <= 7'b1111001;
						HEX4 <= 7'b0010010;
						
			5'b10000: HEX5 <= 7'b1111001;
						 HEX4 <= 7'b0000010;
						 
			5'b10001: HEX5 <= 7'b1111001;
						 HEX4 <= 7'b1111000;
						 
			5'b10010: HEX5 <= 7'b1111001;
						 HEX4 <= 7'b0000000;
						 
			5'b10011: HEX5 <= 7'b1111001;
						 HEX4 <= 7'b0011000;
						 
			5'b10100: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b1000000;
						 
			5'b10101: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b1111001;
						 
			5'b10111: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b0110000;
						 
			5'b11000: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b0011001;
						 
			5'b11001: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b0010010;
			
			5'b11010: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b0000010;
						 
			5'b11011: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b1111000;
						 
			5'b11100: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b0000000;
						 
			5'b11101: HEX5 <= 7'b0100100;
						 HEX4 <= 7'b0011000;
						 
			5'b11110: HEX5 <= 7'b0110000;
						 HEX4 <= 7'b1000000;
			
			5'b11111: HEX5 <= 7'b0110000;
						 HEX4 <= 7'b1111001;
						 
		endcase
	end
	
endmodule
