{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594456130267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594456130276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 11 16:28:50 2020 " "Processing started: Sat Jul 11 16:28:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594456130276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456130276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off medfilter2 -c medfilter2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off medfilter2 -c medfilter2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456130276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594456130699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594456130700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win3by3_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file win3by3_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 win3by3_gen " "Found entity 1: win3by3_gen" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456142206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456142206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medfilter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file medfilter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 medfilter_tb " "Found entity 1: medfilter_tb" {  } { { "medfilter_tb.v" "" { Text "C:/singal2/final_project/verilog/medfilter_tb.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456142221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456142221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medfilter3by3.v 1 1 " "Found 1 design units, including 1 entities, in source file medfilter3by3.v" { { "Info" "ISGN_ENTITY_NAME" "1 medfilter3by3 " "Found entity 1: medfilter3by3" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456142236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456142236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medfilter2.v 1 1 " "Found 1 design units, including 1 entities, in source file medfilter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 medfilter2 " "Found entity 1: medfilter2" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456142250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456142250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_ctrl " "Found entity 1: counter_ctrl" {  } { { "counter_ctrl.v" "" { Text "C:/singal2/final_project/verilog/counter_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594456142265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456142265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "win_start_sig medfilter2.v(69) " "Verilog HDL Implicit Net warning at medfilter2.v(69): created implicit net for \"win_start_sig\"" {  } { { "medfilter2.v" "" { Text "C:/singal2/final_project/verilog/medfilter2.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456142266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "medfilter2 " "Elaborating entity \"medfilter2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594456142305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win3by3_gen win3by3_gen:win3by3_gen_inst " "Elaborating entity \"win3by3_gen\" for hierarchy \"win3by3_gen:win3by3_gen_inst\"" {  } { { "medfilter2.v" "win3by3_gen_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456142330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(139) " "Verilog HDL assignment warning at win3by3_gen.v(139): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(142) " "Verilog HDL assignment warning at win3by3_gen.v(142): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(145) " "Verilog HDL assignment warning at win3by3_gen.v(145): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(148) " "Verilog HDL assignment warning at win3by3_gen.v(148): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(151) " "Verilog HDL assignment warning at win3by3_gen.v(151): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(154) " "Verilog HDL assignment warning at win3by3_gen.v(154): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(157) " "Verilog HDL assignment warning at win3by3_gen.v(157): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(160) " "Verilog HDL assignment warning at win3by3_gen.v(160): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 win3by3_gen.v(163) " "Verilog HDL assignment warning at win3by3_gen.v(163): truncated value with size 32 to match size of target (18)" {  } { { "win3by3_gen.v" "" { Text "C:/singal2/final_project/verilog/win3by3_gen.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142336 "|medfilter2|win3by3_gen:win3by3_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_ctrl counter_ctrl:counter_ctrl_inst " "Elaborating entity \"counter_ctrl\" for hierarchy \"counter_ctrl:counter_ctrl_inst\"" {  } { { "medfilter2.v" "counter_ctrl_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456142342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_ctrl.v(80) " "Verilog HDL assignment warning at counter_ctrl.v(80): truncated value with size 32 to match size of target (10)" {  } { { "counter_ctrl.v" "" { Text "C:/singal2/final_project/verilog/counter_ctrl.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142344 "|medfilter2|counter_ctrl:counter_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter_ctrl.v(81) " "Verilog HDL assignment warning at counter_ctrl.v(81): truncated value with size 32 to match size of target (10)" {  } { { "counter_ctrl.v" "" { Text "C:/singal2/final_project/verilog/counter_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142345 "|medfilter2|counter_ctrl:counter_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medfilter3by3 medfilter3by3:medfilter3by3_inst " "Elaborating entity \"medfilter3by3\" for hierarchy \"medfilter3by3:medfilter3by3_inst\"" {  } { { "medfilter2.v" "medfilter3by3_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594456142350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c11 medfilter3by3.v(75) " "Verilog HDL or VHDL warning at medfilter3by3.v(75): object \"c11\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 medfilter3by3.v(76) " "Verilog HDL or VHDL warning at medfilter3by3.v(76): object \"c12\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c21 medfilter3by3.v(78) " "Verilog HDL or VHDL warning at medfilter3by3.v(78): object \"c21\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c23 medfilter3by3.v(80) " "Verilog HDL or VHDL warning at medfilter3by3.v(80): object \"c23\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c32 medfilter3by3.v(82) " "Verilog HDL or VHDL warning at medfilter3by3.v(82): object \"c32\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c33 medfilter3by3.v(83) " "Verilog HDL or VHDL warning at medfilter3by3.v(83): object \"c33\" assigned a value but never read" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 medfilter3by3.v(122) " "Verilog HDL assignment warning at medfilter3by3.v(122): truncated value with size 32 to match size of target (3)" {  } { { "medfilter3by3.v" "" { Text "C:/singal2/final_project/verilog/medfilter3by3.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594456142354 "|medfilter2|medfilter3by3:medfilter3by3_inst"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "rom_512by512_inst rom_512by512 " "Node instance \"rom_512by512_inst\" instantiates undefined entity \"rom_512by512\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "medfilter2.v" "rom_512by512_inst" { Text "C:/singal2/final_project/verilog/medfilter2.v" 47 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1594456142359 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594456142450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 11 16:29:02 2020 " "Processing ended: Sat Jul 11 16:29:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594456142450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594456142450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594456142450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456142450 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594456143043 ""}
