

================================================================
== Vitis HLS Report for 'ma'
================================================================
* Date:           Mon Aug 29 02:00:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        MA_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.22>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 0"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 4 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 5 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specreset_ln0 = specreset void @_ssdm_op_SpecReset, i6 %j, i64 1, void @empty_1"   --->   Operation 7 'specreset' 'specreset_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specreset_ln0 = specreset void @_ssdm_op_SpecReset, i26 %accum, i64 1, void @empty_1"   --->   Operation 8 'specreset' 'specreset_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %sample"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sample_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sample" [MA_HLS/ma.cpp:23]   --->   Operation 11 'read' 'sample_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%memory_V_1_load = load i13 %memory_V_1" [MA_HLS/ma.cpp:11]   --->   Operation 12 'load' 'memory_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%memory_V_2_load = load i13 %memory_V_2" [MA_HLS/ma.cpp:11]   --->   Operation 13 'load' 'memory_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_2_load, i13 %memory_V_1" [MA_HLS/ma.cpp:11]   --->   Operation 14 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%memory_V_3_load = load i13 %memory_V_3" [MA_HLS/ma.cpp:11]   --->   Operation 15 'load' 'memory_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_3_load, i13 %memory_V_2" [MA_HLS/ma.cpp:11]   --->   Operation 16 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%memory_V_4_load = load i13 %memory_V_4" [MA_HLS/ma.cpp:11]   --->   Operation 17 'load' 'memory_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_4_load, i13 %memory_V_3" [MA_HLS/ma.cpp:11]   --->   Operation 18 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%memory_V_5_load = load i13 %memory_V_5" [MA_HLS/ma.cpp:11]   --->   Operation 19 'load' 'memory_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_5_load, i13 %memory_V_4" [MA_HLS/ma.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%memory_V_6_load = load i13 %memory_V_6" [MA_HLS/ma.cpp:11]   --->   Operation 21 'load' 'memory_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_6_load, i13 %memory_V_5" [MA_HLS/ma.cpp:11]   --->   Operation 22 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%memory_V_7_load = load i13 %memory_V_7" [MA_HLS/ma.cpp:11]   --->   Operation 23 'load' 'memory_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_7_load, i13 %memory_V_6" [MA_HLS/ma.cpp:11]   --->   Operation 24 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%memory_V_8_load = load i13 %memory_V_8" [MA_HLS/ma.cpp:11]   --->   Operation 25 'load' 'memory_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_8_load, i13 %memory_V_7" [MA_HLS/ma.cpp:11]   --->   Operation 26 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%memory_V_9_load = load i13 %memory_V_9" [MA_HLS/ma.cpp:11]   --->   Operation 27 'load' 'memory_V_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_9_load, i13 %memory_V_8" [MA_HLS/ma.cpp:11]   --->   Operation 28 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%memory_V_10_load = load i13 %memory_V_10" [MA_HLS/ma.cpp:11]   --->   Operation 29 'load' 'memory_V_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_10_load, i13 %memory_V_9" [MA_HLS/ma.cpp:11]   --->   Operation 30 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%memory_V_11_load = load i13 %memory_V_11" [MA_HLS/ma.cpp:11]   --->   Operation 31 'load' 'memory_V_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_11_load, i13 %memory_V_10" [MA_HLS/ma.cpp:11]   --->   Operation 32 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%memory_V_12_load = load i13 %memory_V_12" [MA_HLS/ma.cpp:11]   --->   Operation 33 'load' 'memory_V_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_12_load, i13 %memory_V_11" [MA_HLS/ma.cpp:11]   --->   Operation 34 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%memory_V_13_load = load i13 %memory_V_13" [MA_HLS/ma.cpp:11]   --->   Operation 35 'load' 'memory_V_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_13_load, i13 %memory_V_12" [MA_HLS/ma.cpp:11]   --->   Operation 36 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%memory_V_14_load = load i13 %memory_V_14" [MA_HLS/ma.cpp:11]   --->   Operation 37 'load' 'memory_V_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_14_load, i13 %memory_V_13" [MA_HLS/ma.cpp:11]   --->   Operation 38 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%memory_V_15_load = load i13 %memory_V_15" [MA_HLS/ma.cpp:11]   --->   Operation 39 'load' 'memory_V_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_15_load, i13 %memory_V_14" [MA_HLS/ma.cpp:11]   --->   Operation 40 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%memory_V_16_load = load i13 %memory_V_16" [MA_HLS/ma.cpp:11]   --->   Operation 41 'load' 'memory_V_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_16_load, i13 %memory_V_15" [MA_HLS/ma.cpp:11]   --->   Operation 42 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%memory_V_17_load = load i13 %memory_V_17" [MA_HLS/ma.cpp:11]   --->   Operation 43 'load' 'memory_V_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_17_load, i13 %memory_V_16" [MA_HLS/ma.cpp:11]   --->   Operation 44 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%memory_V_18_load = load i13 %memory_V_18" [MA_HLS/ma.cpp:11]   --->   Operation 45 'load' 'memory_V_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_18_load, i13 %memory_V_17" [MA_HLS/ma.cpp:11]   --->   Operation 46 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%memory_V_19_load = load i13 %memory_V_19" [MA_HLS/ma.cpp:11]   --->   Operation 47 'load' 'memory_V_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_19_load, i13 %memory_V_18" [MA_HLS/ma.cpp:11]   --->   Operation 48 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%memory_V_20_load = load i13 %memory_V_20" [MA_HLS/ma.cpp:11]   --->   Operation 49 'load' 'memory_V_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_20_load, i13 %memory_V_19" [MA_HLS/ma.cpp:11]   --->   Operation 50 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%memory_V_21_load = load i13 %memory_V_21" [MA_HLS/ma.cpp:11]   --->   Operation 51 'load' 'memory_V_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_21_load, i13 %memory_V_20" [MA_HLS/ma.cpp:11]   --->   Operation 52 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%memory_V_22_load = load i13 %memory_V_22" [MA_HLS/ma.cpp:11]   --->   Operation 53 'load' 'memory_V_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_22_load, i13 %memory_V_21" [MA_HLS/ma.cpp:11]   --->   Operation 54 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%memory_V_23_load = load i13 %memory_V_23" [MA_HLS/ma.cpp:11]   --->   Operation 55 'load' 'memory_V_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_23_load, i13 %memory_V_22" [MA_HLS/ma.cpp:11]   --->   Operation 56 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%memory_V_24_load = load i13 %memory_V_24" [MA_HLS/ma.cpp:11]   --->   Operation 57 'load' 'memory_V_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_24_load, i13 %memory_V_23" [MA_HLS/ma.cpp:11]   --->   Operation 58 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%memory_V_25_load = load i13 %memory_V_25" [MA_HLS/ma.cpp:11]   --->   Operation 59 'load' 'memory_V_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_25_load, i13 %memory_V_24" [MA_HLS/ma.cpp:11]   --->   Operation 60 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%memory_V_26_load = load i13 %memory_V_26" [MA_HLS/ma.cpp:11]   --->   Operation 61 'load' 'memory_V_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_26_load, i13 %memory_V_25" [MA_HLS/ma.cpp:11]   --->   Operation 62 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%memory_V_27_load = load i13 %memory_V_27" [MA_HLS/ma.cpp:11]   --->   Operation 63 'load' 'memory_V_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_27_load, i13 %memory_V_26" [MA_HLS/ma.cpp:11]   --->   Operation 64 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%memory_V_28_load = load i13 %memory_V_28" [MA_HLS/ma.cpp:11]   --->   Operation 65 'load' 'memory_V_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_28_load, i13 %memory_V_27" [MA_HLS/ma.cpp:11]   --->   Operation 66 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%memory_V_29_load = load i13 %memory_V_29" [MA_HLS/ma.cpp:11]   --->   Operation 67 'load' 'memory_V_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_29_load, i13 %memory_V_28" [MA_HLS/ma.cpp:11]   --->   Operation 68 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%memory_V_30_load = load i13 %memory_V_30" [MA_HLS/ma.cpp:11]   --->   Operation 69 'load' 'memory_V_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_30_load, i13 %memory_V_29" [MA_HLS/ma.cpp:11]   --->   Operation 70 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%memory_V_31_load = load i13 %memory_V_31" [MA_HLS/ma.cpp:11]   --->   Operation 71 'load' 'memory_V_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_31_load, i13 %memory_V_30" [MA_HLS/ma.cpp:11]   --->   Operation 72 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%memory_V_32_load = load i13 %memory_V_32" [MA_HLS/ma.cpp:11]   --->   Operation 73 'load' 'memory_V_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %memory_V_32_load, i13 %memory_V_31" [MA_HLS/ma.cpp:11]   --->   Operation 74 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln11 = store i13 %sample_read, i13 %memory_V_32" [MA_HLS/ma.cpp:11]   --->   Operation 75 'store' 'store_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%j_load = load i6 %j"   --->   Operation 76 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j_load, i32 5"   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.32ns)   --->   "%br_ln14 = br i1 %tmp, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit" [MA_HLS/ma.cpp:14]   --->   Operation 78 'br' 'br_ln14' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 79 [1/1] (1.60ns)   --->   "%add_ln691 = add i6 %j_load, i6 1"   --->   Operation 79 'add' 'add_ln691' <Predicate = (!tmp)> <Delay = 1.60> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln691 = store i6 %add_ln691, i6 %j"   --->   Operation 80 'store' 'store_ln691' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.32ns)   --->   "%br_ln16 = br void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit" [MA_HLS/ma.cpp:16]   --->   Operation 81 'br' 'br_ln16' <Predicate = (!tmp)> <Delay = 1.32>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%last_sample_V = phi i13 0, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, i13 %memory_V_1_load, void %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [MA_HLS/ma.cpp:11]   --->   Operation 82 'phi' 'last_sample_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln703 = sext i13 %sample_read"   --->   Operation 83 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln703_1 = sext i13 %last_sample_V"   --->   Operation 84 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.79ns) (out node of the LUT)   --->   "%ret_V = sub i14 %sext_ln703, i14 %sext_ln703_1"   --->   Operation 85 'sub' 'ret_V' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%accum_load = load i26 %accum"   --->   Operation 86 'load' 'accum_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %ret_V, i8 0"   --->   Operation 87 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i22 %shl_ln"   --->   Operation 88 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.05ns)   --->   "%t = add i26 %accum_load, i26 %sext_ln703_2"   --->   Operation 89 'add' 't' <Predicate = true> <Delay = 2.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln703 = store i26 %t, i26 %accum"   --->   Operation 90 'store' 'store_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %t, i32 25"   --->   Operation 91 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.05ns)   --->   "%sub_ln1148 = sub i26 0, i26 %t"   --->   Operation 92 'sub' 'sub_ln1148' <Predicate = true> <Delay = 2.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %sub_ln1148, i32 5, i32 25"   --->   Operation 93 'partselect' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %t, i32 5, i32 25"   --->   Operation 94 'partselect' 'trunc_ln1148_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 95 [1/1] (1.94ns)   --->   "%sub_ln1148_1 = sub i21 0, i21 %trunc_ln1148_1"   --->   Operation 95 'sub' 'sub_ln1148_1' <Predicate = (tmp_1)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.72ns)   --->   "%r_V = select i1 %tmp_1, i21 %sub_ln1148_1, i21 %trunc_ln1148_2"   --->   Operation 96 'select' 'r_V' <Predicate = true> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %r_V, i32 8, i32 20"   --->   Operation 97 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %r_V, i32 7"   --->   Operation 98 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_2"   --->   Operation 99 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.79ns)   --->   "%add_ln415 = add i13 %zext_ln415, i13 %trunc_ln1"   --->   Operation 100 'add' 'add_ln415' <Predicate = true> <Delay = 1.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln31 = ret i13 %add_ln415" [MA_HLS/ma.cpp:31]   --->   Operation 101 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.22ns
The critical path consists of the following:
	'load' operation ('memory_V_1_load', MA_HLS/ma.cpp:11) on static variable 'memory_V_1' [48]  (0 ns)
	multiplexor before 'phi' operation ('last_sample.V', MA_HLS/ma.cpp:11) with incoming values : ('memory_V_1_load', MA_HLS/ma.cpp:11) [120]  (1.32 ns)
	'phi' operation ('last_sample.V', MA_HLS/ma.cpp:11) with incoming values : ('memory_V_1_load', MA_HLS/ma.cpp:11) [120]  (0 ns)
	'sub' operation ('ret.V') [123]  (1.79 ns)
	'add' operation ('t') [127]  (2.05 ns)
	'sub' operation ('sub_ln1148') [130]  (2.05 ns)

 <State 2>: 4.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148_1') [132]  (1.95 ns)
	'select' operation ('r.V') [134]  (0.722 ns)
	'add' operation ('add_ln415') [138]  (1.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
