{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753100224133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753100224133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 21 17:47:04 2025 " "Processing started: Mon Jul 21 17:47:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753100224133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1753100224133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off learn_fpga -c learn_fpga --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off learn_fpga -c learn_fpga --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1753100224133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1753100224239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1753100224239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/questa/tb1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/questa/tb1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-tb " "Found design unit 1: tb-tb" {  } { { "simulation/questa/tb1.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/simulation/questa/tb1.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229917 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "simulation/questa/tb1.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/simulation/questa/tb1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "learn_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file learn_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 learn_fpga-lulu " "Found design unit 1: learn_fpga-lulu" {  } { { "learn_fpga.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/learn_fpga.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229918 ""} { "Info" "ISGN_ENTITY_NAME" "1 learn_fpga " "Found entity 1: learn_fpga" {  } { { "learn_fpga.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/learn_fpga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip-ip_rtl " "Found design unit 1: ip-ip_rtl" {  } { { "ip.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/ip.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229918 ""} { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ip.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/ip.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/custom_adder.vhd 6 3 " "Found 6 design units, including 3 entities, in source file building_blocks/custom_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_adder-ripple_carry_adder " "Found design unit 1: custom_adder-ripple_carry_adder" {  } { { "building_blocks/custom_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control_path-control_path_rtl " "Found design unit 2: control_path-control_path_rtl" {  } { { "building_blocks/custom_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 control_path-experimental_control_path " "Found design unit 3: control_path-experimental_control_path" {  } { { "building_blocks/custom_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_adder " "Found entity 1: custom_adder" {  } { { "building_blocks/custom_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_path " "Found entity 2: control_path" {  } { { "building_blocks/custom_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""} { "Info" "ISGN_ENTITY_NAME" "3 data_path " "Found entity 3: data_path" {  } { { "building_blocks/custom_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/custom_adder.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "building_blocks/unsigned_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file building_blocks/unsigned_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unsigned_adder-rtl " "Found design unit 1: unsigned_adder-rtl" {  } { { "building_blocks/unsigned_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/unsigned_adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""} { "Info" "ISGN_ENTITY_NAME" "1 unsigned_adder " "Found entity 1: unsigned_adder" {  } { { "building_blocks/unsigned_adder.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/building_blocks/unsigned_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_lvl.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_lvl.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syntax.vhd 2 1 " "Found 2 design units, including 1 entities, in source file syntax.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 syntax-ELSEIF " "Found design unit 1: syntax-ELSEIF" {  } { { "syntax.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/syntax.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229920 ""} { "Info" "ISGN_ENTITY_NAME" "1 syntax " "Found entity 1: syntax" {  } { { "syntax.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/syntax.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753100229920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1753100229920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip " "Elaborating entity \"ip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1753100229953 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "out1\[7..6\] ip.vhd(10) " "Using initial value X (don't care) for net \"out1\[7..6\]\" at ip.vhd(10)" {  } { { "ip.vhd" "" { Text "/home/abisop-nvme/Project-sarvottam/Projects/RTL_Designs/rtl/ip.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1753100229954 "|ip"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753100230004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 21 17:47:10 2025 " "Processing ended: Mon Jul 21 17:47:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753100230004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753100230004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753100230004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1753100230004 ""}
