// Seed: 2191934656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 == 1 ? 1 << id_3 : 1;
  id_8(
      id_7, 1, 1
  );
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wand id_2,
    output logic id_3,
    output tri1 id_4,
    input wire id_5,
    output uwire id_6,
    output supply0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output logic id_10,
    input uwire id_11
);
  final $display();
  initial
    #1 begin
      id_3 <= 1;
      id_10 = #1 1;
    end
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13, id_13, id_13
  );
endmodule
