#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun May 21 00:08:11 2017
# Process ID: 5004
# Current directory: D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/c_addsub_0_synth_1
# Command line: vivado.exe -log c_addsub_0.vds -mode batch -messageDb vivado.pb -notrace -source c_addsub_0.tcl
# Log file: D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/c_addsub_0_synth_1/c_addsub_0.vds
# Journal file: D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/c_addsub_0_synth_1\vivado.jou
#-----------------------------------------------------------
source c_addsub_0.tcl -notrace
Command: synth_design -top c_addsub_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 288.230 ; gain = 81.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:69]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_9' declared at 'd:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/c_addsub_v12_0_9/hdl/c_addsub_v12_0.vhd:54' bound to instance 'U0' of component 'c_addsub_v12_0_9' [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (7#1) [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/synth/c_addsub_0.vhd:69]
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized20 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized20 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized20 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized20 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized20 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized20 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[10]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[9]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[8]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized7 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized18 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized18 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized18 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized18 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized18 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized18 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized16 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized16 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized16 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized16 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized16 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized16 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized13 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized13 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized13 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized10 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[10]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[9]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[8]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[7]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[6]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[5]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[4]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[3]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[2]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[1]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port b[0]
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized5 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized8 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized8 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized8 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized8 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized8 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized8 has unconnected port SSET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized6 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized6 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized6 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized6 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized6 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized3 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized4 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized4 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized4 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized4 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized4 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_9_lut6_legacy__parameterized1 has unconnected port sinit
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_2_viv__parameterized1 has unconnected port ACLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 321.055 ; gain = 114.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 321.055 ; gain = 114.168
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/c_addsub_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/FPGA/FrequencyModulator/FrequencyModulator.runs/c_addsub_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 649.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 649.289 ; gain = 442.402

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[3].middlestages.abovediagonal.carryregister/i_no_async_controls.output_reg[1]) is unused and will be removed from module c_addsub_v12_0_9_viv.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 649.289 ; gain = 442.402

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 649.289 ; gain = 442.402

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    33|
|2     |MUXCY |    52|
|3     |XORCY |    54|
|4     |FDRE  |    99|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 649.289 ; gain = 114.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 649.289 ; gain = 442.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Study/FPGA/FrequencyModulator/FrequencyModulator.srcs/sources_1/ip/c_addsub_0/c_addsub_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 649.289 ; gain = 442.402
INFO: [Coretcl 2-1174] Renamed 25 cell refs.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 649.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 21 00:10:04 2017...
