<!DOCTYPE html>
<html lang="en" dir="ltr" typeof="bibo:Document " about="" property="dcterms:language" content="en">

<head>
    <meta charset="utf-8">
    <title>PCISIG ReSpec Example</title>
    <!-- // <script src='http://w3.dev/2009/dap/ReSpec.js/js/respec.js' class='remove'></script> -->

    <!-- // <script src='../builds/respec-pcisig-common.js' async class='remove'></script> -->
    <!--<script src="respec-debug.js" async="async" class="remove"></script>-->
    <!-- // <script src='//www.w3.org/Tools/respec/respec-w3c-common' async class='remove'></script> -->
    <!-- // <script src='http://darobin.github.com/respec/builds/respec-w3c-common.js' async class='remove'></script> -->
    <!--<script src='http://sglaser.github.io/respec/builds/respec-pcisig-common.js' async class='remove'></script>-->

    <style>
        /*****************************************************************
 * ReSpec 3 CSS
 * Robin Berjon - http://berjon.com/
 *****************************************************************/
        /* --- INLINES --- */
        em.rfc2119 {
            text-transform: lowercase;
            font-variant: small-caps;
            font-style: normal;
            font-size: larger;
            color: #900;
        }
        h1 abbr,
        h2 abbr,
        h3 abbr,
        h4 abbr,
        h5 abbr,
        h6 abbr,
        a abbr {
            border: none;
        }
        dfn {
            font-weight: bold;
        }
        a.internalDFN {
            color: inherit;
            border-bottom: 1px solid #99c;
            text-decoration: none;
        }
        a.externalDFN {
            color: inherit;
            border-bottom: 1px dotted #ccc;
            text-decoration: none;
        }
        a.bibref {
            text-decoration: none;
        }
        cite .bibref {
            font-style: normal;
        }
        code {
            color: #C83500;
        }
        /* --- TOC --- */
        .toc a,
        .tof a,
        .tot a {
            text-decoration: none;
        }
        .tocline a .secno,
        .tofline a .figno,
        .totline a .tblno {
            color: #000;
        }
        ul.toc > li.tocline,
        ul.tof > li.tofline,
        ul.tot > li.totline {
            list-style: none outside none;
        }
        .caption {
            margin-top: 0.5em;
            font-style: italic;
        }
        /* --- TABLE --- */
        table.simple {
            border-spacing: 0;
            border-collapse: collapse;
            border-bottom: 3px solid #0060A9;
            /* #38197a; pcisig purple */
            /* respec orig #005a9c;*/
        }
        .simple th {
            background: #0060A9;
            /* #38197a; /*#005a9c;*/
            color: #fff;
            padding: 3px 5px;
            text-align: left;
        }
        .simple th[scope="row"] {
            background: inherit;
            color: inherit;
            border-top: 1px solid #ddd;
        }
        .simple td {
            padding: 3px 10px;
            border-top: 1px solid #ddd;
        }
        .simple tr:nth-child(even) {
            background: #E5F4FF;
            /* ß#F6F1FE; /*#f0f6ff;*/
        }
        /* --- DL --- */
        .section dd > p:first-child {
            margin-top: 0;
        }
        .section dd > p:last-child {
            margin-bottom: 0;
        }
        .section dd {
            margin-bottom: 1em;
        }
        .section dl.attrs dd,
        .section dl.eldef dd {
            margin-bottom: 0;
        }
        span.respec-error {
            color: red;
            font-size: 12pt;
            font-weight: bold;
            font-family: monospace;
        }
        @media print {
            .removeOnSave {
                display: none;
            }
        }
    </style>
    <style>
        /* --- ISSUES/NOTES --- */
        div.issue-title,
        div.note-title,
        div.impnote-title {
            padding-right: 1em;
            min-width: 7.5em;
            color: #b9ab2d;
        }
        div.issue-title {
            color: #e05252;
        }
        div.note-title {
            color: #2b2;
        }
        div.impnote-title {
            color: #0060A9;
        }
        div.issue-title span,
        div.note-title span,
        div.impnote-title span {
            text-transform: uppercase;
        }
        div.note,
        div.issue,
        div.impnote {
            margin-top: 1em;
            margin-bottom: 1em;
        }
        .note > p:first-child,
        .issue > p:first-child,
        .impnote > p:first-child {
            margin-top: 0;
        }
        .issue,
        .note,
        .impnote {
            padding: .5em;
            border-left-width: .5em;
            border-left-style: solid;
        }
        div.issue,
        div.note,
        div.impnote {
            padding: 1em 1.2em 0.5em;
            margin: 1em 0;
            position: relative;
            clear: both;
        }
        span.note,
        span.issue,
        span.impnote {
            padding: .1em .5em .15em;
        }
        .issue {
            border-color: #e05252;
            background: #fbe9e9;
        }
        .note {
            border-color: #52e052;
            background: #e9fbe9;
        }
        .impnote {
            border-color: #0060A9;
            background: #E5F4FF;
        }
    </style>
    <style>
        /* --- REGPICT --- */
        text.regBitNum {
            text-anchor: middle;
            fill: grey;
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
            font-size: 8pt;
        }
        g line.regBitNumLine {
            stroke: grey;
            stroke-width: 1px;
        }
        g line.regBitNumLine_Hide {
            stroke: none;
            stroke-width: 1px;
        }
        g rect.regFieldBox {
            fill: white;
            stroke: black;
            stroke-width: 1.5px;
        }
        g.regAttr_rsvd rect.regFieldBox,
        g.regAttr_rsvdp rect.regFieldBox,
        g.regAttr_rsvdz rect.regFieldBox,
        g.regAttr_reserved rect.regFieldBox,
        g.regAttr_unused rect.regFieldBox {
            fill: white;
        }
        g.regFieldExternal line.regFieldBox,
        g.regFieldInternal line.regFieldBox {
            stroke: black;
        }
        g.regFieldUnused line.regFieldBox {
            stroke: grey;
        }
        g.regFieldUnused text.regFieldName,
        g.regFieldUnused text.regFieldValue {
            fill: grey;
        }
        g text.regFieldValue,
        g.regFieldInternal text.regFieldName {
            text-anchor: middle;
        }
        g text.regFieldName,
        g text.regFieldValue {
            font-size: 11pt;
            font-family: "Source Sans Pro", Calibri, Tahoma, "Lucinda Grande", Arial, Helvetica, sans-serif;
        }
        g.regFieldExternal1 path.regBitLine,
        g.regFieldExternal1 path.regBitBracket {
            stroke: black;
            stroke-width: 1px;
        }
        g.regFieldExternal0 path.regBitLine {
            stroke: green;
            stroke-dasharray: 4, 2;
            stroke-width: 1px;
        }
        g.regFieldExternal0 path.regBitBracket {
            stroke: green;
            stroke-width: 1px;
        }
        svg text.regFieldValue {
            fill: #0060A9;
            font-family: monospace;
        }
        svg.regpict {
            color: green;
        }
        svg *.svg_error text:not(.regBitNum) {
            fill: red;
            font-size: 12pt;
            font-weight: bold;
            font-style: normal;
            font-family: monospace;
        }
        figure div.json,
        figure pre.json {
            color: rgb(0, 90, 156);
            display: inherit;
        }
        @media screen {
            g.regLink:hover rect.regFieldBox,
            g.regLink:focus rect.regFieldBox {
                fill: #ffa;
                stroke: blue;
            }
            g.regLink:hover line.regBitNumLine,
            g.regLink:focus line.regBitNumLine,
            g.regLink:hover line.regBitNumLine_Hide,
            g.regLink:focus line.regBitNumLine_Hide,
            g.regLink:hover line.regFieldBox,
            g.regLink:focus line.regFieldBox,
            g.regLink:hover path.regBitLine,
            g.regLink:focus path.regBitLine,
            g.regLink.regFieldExternal:hover path.regBitBracket,
            g.regLink.regFieldExternal:focus path.regBitBracket {
                stroke: blue;
            }
            g.regLink:hover text.regFieldName,
            g.regLink:focus text.regFieldName,
            g.regLink.regFieldExternal:hover text.regFieldValue,
            g.regLink.regFieldExternal:focus text.regFieldValue {
                fill: blue;
                font-weight: bold;
            }
            g.regLink:hover text.regBitNum,
            g.regLink:focus text.regBitNum {
                fill: blue;
                font-weight: bold;
                font-size: 9pt;
            }
        }
    </style>
    <style>
        /* --- PERMALINKS --- */
        .permalink {
            width: 1px;
            height: 1px;
            overflow: visible;
            font-size: 10pt;
            font-style: normal;
            vertical-align: middle;
            margin-left: 4px;
        }
        span.permalink > a,
        span.permalink > a:link,
        span.permalink > a:visited,
        span.permalink > a:hover,
        span.permalink > a:focus,
        span.permalink > a:active {
            background: transparent !important;
            text-decoration: none;
            font-weight: normal;
            color: grey !important;
        }
        .permalink abbr {
            border: 0;
        }
    </style>
    <link rel="stylesheet" href="https://sglaser.github.io/respec/stylesheets/unofficial.css">
</head>

<body class="h-entry" role="document" id="respecDocument">
    <div class="head" role="contentinfo" id="respecHeader">

        <p>
            <a href="https://www.pcisig.com/">
                <img width="210" height="80" alt="PCI Express Logo" src="https://sglaser.github.io/respec/stylesheets/pcisig/pci_express_PMS.svg">
            </a>
        </p>


        <div id="respec-banner">
            <span id="respec-banner-status">Working Draft</span>&nbsp;—&nbsp;

            <span id="respec-banner-next-state">Author Review</span>&nbsp;—&nbsp;


            <span id="respec-banner-maturity">0.1 Maturity Level</span>&nbsp;—&nbsp;

            <span id="respec-banner-spec-name">PCISIG ReSpec Example</span>&nbsp;&nbsp;&nbsp;
        </div>
        <h1 class="title p-name" id="title" property="dcterms:title">PCISIG ReSpec Example</h1>

        <h2 property="dcterms:issued" datatype="xsd:dateTime" content="2014-07-06T13:43:33.000Z" class="nolink" id="x06-july-2014">
<time class="dt-published" datetime="2014-07-06">06 July 2014</time>
</h2>
        <dl>

            <dt>This version:</dt>
            <dd>
                <a class="u-url" href=""></a>
            </dd>
            <dt>Latest published version:</dt>
            <dd>none
            </dd>


            <dt>Latest editor"s draft:</dt>
            <dd><a href="http://sglaser.github.io/respec/examples/xxx.html">http://sglaser.github.io/respec/examples/xxx.html</a>
            </dd>







            <dt>Editor:</dt>
            <dd class="p-author h-card vcard" rel="bibo:editor" inlist=""><span typeof="foaf:Person"><span property="foaf:name" class="p-name fn">Steve Glaser</span></span>
            </dd>



        </dl>




        <p class="copyright">
            Copyright © 2014
            <a href="https://www.pcisig.com/">PCI-SIG</a>
            <sup>®</sup>
        </p>

        <p class="copyright">PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.</p>

        <p class="copyright">PCI-SIG disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.</p>

        <p class="copyright">
            Contact the PCI-SIG office to obtain the latest revision of this specification.</p>
        <blockquote>
            <p class="copyright">
                Questions regarding this specification or membership in PCI-SIG may be forwarded to:</p>
            <table class="head">
                <tbody>
                    <tr>
                        <td><strong>Membership Services</strong>
                        </td>
                        <td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</td>
                        <td><strong>Technical Support</strong>
                        </td>
                    </tr>
                    <tr>
                        <td><a href="mailto:administration@pcisig.com">administration@pcisig.com</a>
                        </td>
                        <td>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</td>
                        <td><a href="mailto:techsupp@pcisig.com">techsupp@pcisig.com</a>
                        </td>
                    </tr>
                    <tr>
                        <td><a href="tel:+1-503-619-0569">+1-503-619-0569</a> (Phone)</td>
                        <td></td>
                        <td></td>
                    </tr>
                    <tr>
                        <td><a href="tel:+1-503-644-6708">+1-503-644-6708</a> (Fax)</td>
                        <td></td>
                        <td></td>
                    </tr>
                </tbody>
            </table>
        </blockquote>
        <p class="copyright"><strong>DISCLAIMER</strong>
        </p>

        <p class="copyright">
            This Specification is provided “as is” with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.</p>



        <hr>
    </div>
    <section id="abstract" class="introductory" property="dcterms:abstract" datatype="" typeof="bibo:Chapter" resource="#abstract" rel="bibo:Chapter">
        <h2 aria-level="1" role="heading" id="h2_abstract">Abstract</h2>
        <p>This is just a very basic document. The following items automatically generate references in the <a href="#references">References</a> Appendix. [<cite><a class="bibref" href="#bib-REX">REX</a></cite>] Yeah for memes [<cite><a class="bibref" href="#bib-MEMES">MEMES</a></cite>]. [
            <cite><a class="bibref" href="#bib-DOM4">DOM4</a></cite>], [<cite><a class="bibref" href="#bib-XML10">XML10</a></cite>], [[WHATEVER]]</p>
        <p>Note that this example document turns on the <code>addDefinitionMap</code> flag in the <code>respecConfig</code>. This inserts the <a href="#definition-map">Definition Map</a> Appendix.</p>
        <p>There are a number of areas that still need work. Some of them are visible in this document and some of them are background issues. The main html that users would write is pretty solid. Work areas include:</p>
        <ol>
            <li><del>Copyright needs to be updated</del>  <b>Done</b>
            </li>
            <li><del>Move styles into an external css file</del>  <b>Done</b>
            </li>
            <li>Validate external figure last modified date against the corresponding raw source file last modified date.</li>
            <li><del>Better build process independent of w3c usage</del>  <b>Done</b>
            </li>
            <li><del>Banner at left needs to be populated automatically</del>  <b>Done</b>
            </li>
            <li><del>Populate cross reference content automatically (the "See Section 1.2.3.4" stuff)</del>  <b>Done</b>
            </li>
            <li>MathML doesn't work on most browsers (exception: Firefox, Safari). Switch to
                <a href="http://www.mathjax.org">http://www.mathjax.org/</a>
            </li>
            <li>Link field names and field in the automatically generated figure</li>
            <li>Make Table of Contents, Table of Figures, Table of Tables into sidebars that can expand and collapse</li>
            <li>Support breaking large documents into a set of html files for faster loading</li>
            <li>Provide diff / changebar support. This would automatically create a derived document with &lt;ins&gt; and &lt;del&gt; tags inserted to reflect differences between two commits.</li>
            <li>PDF output: <del>Perhaps u</del><ins>U</ins>sing Prince XML
                <a href="http://www.princexml.com">http://www.princexml.com</a>  <b>Done</b>
                <i>Note: The princexml tool works on a spec snapshot. It can't handle the raw spec input because it doesn't
                implement the setTimeout function (defined for browsers, but not part of ECMAScript).</i>
            </li>
        </ol>
        <!--      <p> [[NO-EXIST]] </p>-->
    </section>
    <section id="sotd" class="introductory" typeof="bibo:Chapter" resource="#sotd" rel="bibo:Chapter">
        <h2 aria-level="1" role="heading" id="h2_sotd">Status of This Document</h2>



        <p>
            This specification is intended to become a PCISIG Standard. This particular document is a <strong>Working Draft</strong>
            of the <strong>0.1 Maturity Level</strong> document for <strong>Author Review</strong>
            .



        </p>






    </section>
    <section class="introductory" id="toc">
        <h2 aria-level="1" role="heading" id="h2_toc">Table of Contents</h2>
        <ul class="toc" role="directory" id="respecContents">
            <li class="tocline"><a href="#sect-informative-section" class="tocxref"><span class="secno section-level-1">1<span class="secno-decoration"> </span></span><span class="sectitle">Informative section</span></a>
                <ul class="toc">
                    <li class="tocline"><a href="#sect-inner-section" class="tocxref"><span class="secno section-level-2">1.1<span class="secno-decoration"> </span></span><span class="sectitle">Inner section</span></a>
                    </li>
                    <li class="tocline"><a href="#sect-other-inner-section" class="tocxref"><span class="secno section-level-2">1.2<span class="secno-decoration"> </span></span><span class="sectitle">Other inner section</span></a>
                    </li>
                </ul>
            </li>
            <li class="tocline"><a href="#sect-terms-and-acronyms" class="tocxref"><span class="secno section-level-1">2<span class="secno-decoration"> </span></span><span class="sectitle">Terms and Acronyms</span></a>
                <ul class="toc">
                    <li class="tocline"><a href="#sect-references" class="tocxref"><span class="secno section-level-2">2.1<span class="secno-decoration"> </span></span><span class="sectitle">References:</span></a>
                    </li>
                </ul>
            </li>
            <li class="tocline"><a href="#sect-mathml-test" class="tocxref"><span class="secno section-level-1">3<span class="secno-decoration"> </span></span><span class="sectitle">MathML Test</span></a>
            </li>
            <li class="tocline"><a href="#sect-json-example-register-figure" class="tocxref"><span class="secno section-level-1">4<span class="secno-decoration"> </span></span><span class="sectitle">JSON Example Register Figure</span></a>
            </li>
            <li class="tocline"><a href="#sect-pcisig-style-registers" class="tocxref"><span class="secno section-level-1">5<span class="secno-decoration"> </span></span><span class="sectitle">PCISIG style Registers</span></a>
            </li>
            <li class="tocline"><a href="#sect-device-capabilities-2-register-offset-24h" class="tocxref"><span class="secno section-level-1">6<span class="secno-decoration"> </span></span><span class="sectitle">Device Capabilities 2 Register (Offset 24h)</span></a>
                <ul class="toc">
                    <li class="tocline"><a href="#sect-field-referenced" class="tocxref"><span class="secno section-level-2">6.1<span class="secno-decoration"> </span></span><span class="sectitle">Field referenced</span></a>
                    </li>
                </ul>
            </li>
            <li class="tocline"><a href="#sect-name-clashes-after-and-deep-stuff" class="tocxref"><span class="secno section-level-1">7<span class="secno-decoration"> </span></span><span class="sectitle">Name <span class="formerLink">clashes</span> after <span>and <span class="formerLink">deep</span> stuff</span></span></a>
            </li>
            <li class="tocline"><a href="#references" class="tocxref"><span class="secno section-level-1">A<span class="secno-decoration"> </span></span><span class="sectitle">References</span></a>
                <ul class="toc">
                    <li class="tocline"><a href="#normative-references" class="tocxref"><span class="secno section-level-2">A.1<span class="secno-decoration"> </span></span><span class="sectitle">Normative references</span></a>
                    </li>
                    <li class="tocline"><a href="#informative-references" class="tocxref"><span class="secno section-level-2">A.2<span class="secno-decoration"> </span></span><span class="sectitle">Informative references</span></a>
                    </li>
                </ul>
            </li>
        </ul>
    </section>

    <section id="tof" class="introductory" typeof="bibo:Chapter" resource="#tof" rel="bibo:Chapter">
        <h2 aria-level="1" role="heading" id="h2_tof">Table of Figures</h2>
        <ul class="tof" role="directory" id="respecFigures">
            <li class="tofline"><a class="tocxref" href="#json-register"><span class="figdecoration">Figure </span><span class="figno">4-1</span><span class="figdecoration">: </span><span class="figtitle">Graph for JSON Defined Register Example</span></a>
            </li>
            <li class="tofline"><a class="tocxref" href="#fig-pcisig-style-register-1"><span class="figdecoration">Figure </span><span class="figno">5-1</span><span class="figdecoration">: </span><span class="figtitle">PCISIG-Style Register #1</span></a>
            </li>
            <li class="tofline"><a class="tocxref" href="#fig-device-capabilities-2-register"><span class="figdecoration">Figure </span><span class="figno">6-1</span><span class="figdecoration">: </span><span class="figtitle">Device Capabilities 2 Register</span></a>
            </li>
        </ul>
    </section>
    <section id="tot" class="introductory" typeof="bibo:Chapter" resource="#tot" rel="bibo:Chapter">
        <h2 aria-level="1" role="heading" id="h2_tot">Table of Tables</h2>
        <ul class="tot" role="directory" id="respecTables">
            <li class="totline"><a class="tocxref" href="#tbl-pcisig-style-register-1"><span class="tbldecoration">Table </span><span class="tblno">5-1</span><span class="tbldecoration">: </span><span class="tbltitle">PCISIG-Style Register #1</span></a>
            </li>
            <li class="totline"><a class="tocxref" href="#tbl-device-capabilities-2-register"><span class="tbldecoration">Table </span><span class="tblno">6-1</span><span class="tbldecoration">: </span><span class="tbltitle">Device Capabilities 2 Register</span></a>
            </li>
        </ul>
    </section>
    <section class="informative" id="sect-informative-section">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-informative-section"><span class="secno section-level-1">1<span class="secno-decoration"> </span></span><span class="sec-title">Informative section</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-informative-section" property="url" aria-label="Permalink for sect-informative-section" title="Permalink for sect-informative-section"><span property="title" content="1 Informative section">§</span></a></span></h2>
        <p><em>This section is non-normative.</em>
        </p>
        <p>blah</p>
        <section id="sect-inner-section">
            <h3 class="section-level-2" aria-level="2" role="heading" id="h3_sect-inner-section"><span class="secno section-level-2">1.1<span class="secno-decoration"> </span></span><span class="sec-title">Inner section</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-inner-section" property="url" aria-label="Permalink for sect-inner-section" title="Permalink for sect-inner-section"><span property="title" content="1.1 Inner section">§</span></a></span></h3>
            <p>blahblah</p>
        </section>
        <section id="sect-other-inner-section">
            <h3 class="section-level-2" aria-level="2" role="heading" id="h3_sect-other-inner-section"><span class="secno section-level-2">1.2<span class="secno-decoration"> </span></span><span class="sec-title">Other inner section</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-other-inner-section" property="url" aria-label="Permalink for sect-other-inner-section" title="Permalink for sect-other-inner-section"><span property="title" content="1.2 Other inner section">§</span></a></span></h3>
            <p>blahblah</p>
        </section>
    </section>
    <section id="sect-terms-and-acronyms">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-terms-and-acronyms"><span class="secno section-level-1">2<span class="secno-decoration"> </span></span><span class="sec-title">Terms and Acronyms</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-terms-and-acronyms" property="url" aria-label="Permalink for sect-terms-and-acronyms" title="Permalink for sect-terms-and-acronyms"><span property="title" content="2 Terms and Acronyms">§</span></a></span></h2>
        <p>Support has been added to automatically detect, format, and link terms and associated definitions.</p>
        <p>
            Terms are defined using the <code>&lt;dfn class="xxx"&gt;</code> tag. Term namespaces are independent for each class (e.g. it's OK to have <code>&lt;dfn&nbsp;class="pin"&gt;foo&lt;/dfn&gt;</code> and <code>&lt;dfn&nbsp;class="signal"&gt;foo&lt;/dfn&gt;</code>. Valid class values are:
        </p>
        <ul>
            <li>class="argument"</li>
            <li>class="command"</li>
            <li>class="dfn" <i>&nbsp; — &nbsp; the default</i>
            </li>
            <li>class="field"</li>
            <li>class="message"</li>
            <li>class="msg"</li>
            <li>class="op"</li>
            <li>class="opcode"</li>
            <li>class="operation"</li>
            <li>class="parameter"</li>
            <li>class="pin"</li>
            <li>class="register"</li>
            <li>class="regpict"</li>
            <li>class="reply"</li>
            <li>class="request"</li>
            <li>class="signal"</li>
            <li>class="state"</li>
            <li>class="term"</li>
            <li>class="value"</li>
        </ul>
        <p>
            Term references use the &lt;a&gt; tag with no href attribute. The class is <em class="rfc2119" title="OPTIONAL">OPTIONAL</em> and is only needed to resolve ambiguity (e.g. <code>&lt;a&nbsp;class="pin"&gt;foo&lt;/a&gt;</code> vs <code>&lt;a&nbsp;class="signal"&gt;foo&lt;/a&gt;</code>). When the contents of a term definition contains HTML tags (e.g. &lt;sub&gt;, &lt;abbr&gt;), this HTML is remembered and is copied to the references. This makes subscripts and abbreviations more convenient since <code>&lt;a&gt;D0active&lt;/a&gt;</code> could expand to <code>&lt;a href="#state-D0-active" class="state"&gt;D0&lt;sub&gt;active&lt;/sub&gt;</code> D0<sub>active</sub>The &lt;a&gt; references the text of the in &lt;dfn&gt; the &lt;a&gt; is the text after removing HTML tags. The contents of the &lt;dfn&gt; tag is copied into these references. The term contains subscripts, these are automatically copied into the reference.
        </p>
        <dl>
            <dt><dfn title="tErM1" id="dfn-term1">Term1</dfn></dt>
            <dd>This is the definition for Term #1. It uses no markup.</dd>
            <dt><dfn class="pin" id="pin-pin2">PIN2#</dfn></dt>
            <dt><dfn class="pin" id="pin-pin2a">PIN2a#</dfn></dt>
            <dd>This is the definition for PIN2# and PIN2a#. It uses two &lt;dt&gt; tags, containing &lt;dfn class="pin"&gt;PIN2#&lt;/dfn&gt; and &lt;dfn class="pin"&gt;PIN2a#&lt;/dfn&gt;.</dd>
            <dt><dfn id="dfn-term-number-3"><abbr title="Term number 3">TERM3</abbr></dfn></dt>
            <dd>This is the definition for Term #3. It uses &lt;dfn&gt;&lt;abbr title="Term number 3"&gt;<abbr title="Term number 3">TERM3</abbr>&lt;abbr&gt;&lt;/dfn&gt;</dd>
            <dt><dfn id="dfn-term-number-4">Term number 4</dfn></dt>
            <dt><dfn title="term4" id="dfn-term4"><abbr title="Term number 4">Term4</abbr></dfn></dt>
            <dd>This is the definition for Term #4. It uses &lt;dfn&gt;&lt;abbr title="Term number 4"&gt;<abbr title="Term number 4">Term4</abbr>&lt;/abbr&gt;&lt;/dfn&gt;</dd>
            <dt><dfn class="state" id="state-d3cold">D3<sub>cold</sub></dfn></dt>
            <dd>This is the definition for D3<sub>cold</sub>. It &lt;dfn class="state"&gt;D3&lt;sub&gt;cold&lt;/sub&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn class="state" id="state-detect.quiet">Detect.Quiet</dfn></dt>
            <dd>This is &lt;dfn class="state"&gt;Detect.Quiet&lt;/dfn&gt;</dd>
            <dt><dfn id="dfn-term6">Term<sub>6</sub></dfn></dt>
            <dd>This is the definition for Term<sub>6</sub>. It &lt;dfn&gt;Term&lt;sub&gt;6&lt;/sub&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn id="dfn-term7"><abbr>Term<sub>7</sub></abbr></dfn></dt>
            <dd>This is the definition for Term<sub>7</sub>. It &lt;dfn&gt;&lt;abbr&gt;Term&lt;sub&gt;7&lt;/sub&gt;&lt;/abbr&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn id="dfn-term-number-8">Term number 8</dfn></dt>
            <dt><dfn title="term8" id="dfn-term8"><abbr title="Term number 8">Term<sub>8</sub></abbr></dfn></dt>
            <dd>This is the definition for Term<sub>8</sub>. It &lt;dfn&gt;&lt;abbr title="Term number 8"&gt;Term&lt;sub&gt;8&lt;/sub&gt;&lt;/abbr&gt;&lt;/dfn&gt;.</dd>
            <dt><dfn class="pin" id="pin-term9">Term9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="pin"&gt;.</dd>
            <dt><dfn class="signal" id="signal-term9">Term9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="signal"&gt;.</dd>
            <dt><dfn class="term" id="term-term9">Term9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
            <dt><dfn class="term" id="term-term9-1">Term9<span class="respec-error"> Definition 'term-term9' is defined more than once </span></dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
            <dt><dfn class="term" id="term-term-9">Term 9</dfn></dt>
            <dd>This is the definition for Term #9. It uses &lt;dfn class="term"&gt;.</dd>
        </dl>
        <section id="sect-references">
            <h3 class="section-level-2" aria-level="2" role="heading" id="h3_sect-references"><span class="secno section-level-2">2.1<span class="secno-decoration"> </span></span><span class="sec-title">References:</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-references" property="url" aria-label="Permalink for sect-references" title="Permalink for sect-references"><span property="title" content="2.1 References:">§</span></a></span></h3>
            <ul>
                <li>Term1 <a href="#dfn-term1" class="internalDFN dfn">Term1</a>
                </li>
                <li>tErM1 <a href="#dfn-term1" class="internalDFN dfn">Term1</a>
                </li>
                <li>PIN2# <a href="#pin-pin2" class="internalDFN pin">PIN2#</a>
                </li>
                <li>PIN2a# <a href="#pin-pin2a" class="internalDFN pin">PIN2a#</a>
                </li>
                <li><abbr title="Term number 3">TERM3</abbr>  <a href="#dfn-term-number-3" class="internalDFN dfn"><abbr title="Term number 3">TERM3</abbr></a>
                </li>
                <li>term number 3 <a href="#dfn-term-number-3" class="internalDFN dfn"><abbr title="Term number 3">TERM3</abbr></a>
                </li>
                <li>title="term number 3" <a title="term number 3" href="#dfn-term-number-3" class="internalDFN dfn">This is term number 3</a>
                </li>
                <li><abbr title="Term number 3">TERM3</abbr>  <a title="term number 3" href="#dfn-term-number-3" class="internalDFN dfn">xxx</a>
                </li>
                <li>Term number 4 <a href="#dfn-term4" class="internalDFN dfn"><abbr title="Term number 4">Term4</abbr></a>
                </li>
                <li>D3cold <a href="#state-d3cold" class="internalDFN state">D3<sub>cold</sub></a>
                </li>
                <li>d3cold <a href="#state-d3cold" class="internalDFN state">D3<sub>cold</sub></a>
                </li>
                <li>D3<sub>cold</sub>  <a href="#state-d3cold" class="internalDFN state">D3<sub>cold</sub></a>
                </li>
                <li>xyzzy title="d3cold" <a title="d3cold" href="#state-d3cold" class="internalDFN state">xyzzy</a>
                </li>
                <li>Term<sub>6</sub>  <a href="#dfn-term6" class="internalDFN dfn">Term<sub>6</sub></a>
                </li>
                <li>Term<sub>7</sub>  <a href="#dfn-term7" class="internalDFN dfn"><abbr>Term<sub>7</sub></abbr></a>
                </li>
                <li>term number 8 <a href="#dfn-term-number-8" class="internalDFN dfn">Term number 8</a>
                </li>
                <li>Term9 class="pin" <a class="pin internalDFN" href="#pin-term9">Term9</a>
                </li>
                <li>Term9 class="signal" <a class="signal internalDFN" href="#signal-term9">Term9</a>
                </li>
                <li>Term9 class="term" <a class="term internalDFN" href="#term-term9-1">Term9<span class="respec-error"> Definition 'term-term9' is defined more than once </span></a>
                </li>
                <li>Term9 no class (ambiguous) <a href="#pin-term9" class="internalDFN pin">Term9<span class="respec-error"> Ambiguous reference to '(pin-signal-term)-term9', resolved as 'pin' </span></a>
                </li>
                <li>Term9 class="externalDFN" <a class="externalDFN">Term9</a>
                </li>
                <li>Term 9 (with space before the '9') <a href="#term-term-9" class="internalDFN term">Term 9</a>
                </li>
                <li>Detect.Quiet <a href="#state-detect.quiet" class="internalDFN state">Detect.Quiet</a>
                </li>
                <li>first first</li>
                <li>Z <a href="#regpict-pcisig-style-register-1-z" class="internalDFN regpict">Z</a>
                </li>
                <li>bit13 <a class="field internalDFN regpict" href="#regpict-json-register-bit13">bit13</a>
                </li>
            </ul>
        </section>
    </section>
    <section id="sect-mathml-test">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-mathml-test"><span class="secno section-level-1">3<span class="secno-decoration"> </span></span><span class="sec-title">MathML Test</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-mathml-test" property="url" aria-label="Permalink for sect-mathml-test" title="Permalink for sect-mathml-test"><span property="title" content="3 MathML Test">§</span></a></span></h2>
        <p>This is a simple MathML equation (pi times r squared).
            <math>
                <mi>π
                    <!-- &#x03C0; π -->
                </mi>
                <mo>×
                    <!-- &it; &#x02062; &#8290; &InvisibleTimes; -->
                </mo>
                <msup>
                    <mi>r</mi>
                    <mn>2</mn>
                </msup>
            </math>
        </p>

    </section>
    <section id="sect-json-example-register-figure">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-json-example-register-figure"><span class="secno section-level-1">4<span class="secno-decoration"> </span></span><span class="sec-title">JSON Example Register Figure</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-json-example-register-figure" property="url" aria-label="Permalink for sect-json-example-register-figure" title="Permalink for sect-json-example-register-figure"><span property="title" content="4 JSON Example Register Figure">§</span></a></span></h2>
        <figure id="json-register" class="register">
            <pre class="json" style="display: none;">           { "width" : 48,
              "unused" : "Bogus",
              "fields": [
                {   "msb": 4,
                    "lsb": 0,
                    "name": "field 4:0",
                    "attr": "ro"
                }, {
                    "msb": 7,
                    "lsb": 6,
                    "name": "Very long name that will never fit"
                }, {
                    "msb": 9,
                    "name": "bit9"
                }, {
                    "lsb": 10,
                    "name": "bit10",
                    "class": "svg_error"
                }, {
                    "lsb": 11,
                    "name": "bit11"
                }, {
                    "lsb": 12,
                    "name": "bit11",
                    "value": "1"
                }, {
                    "lsb": 13,
                    "name": "bit13",
                    "href": "field-bit13"
                }, {
                    "lsb": 14,
                    "msb": 24,
                    "name": "bit 20:14",
                    "value": "value"
                }, {
                    "lsb": 25,
                    "msb": 32,
                    "name": "byte",
                    "value": [ "A", "B", "C", "D", "E", "F", "G", "H"]
                } ] }
        </pre>
            <div class="svg hasSVG">
                <svg version="1.1" width="991px" height="236px" xmlns:xlink="http://www.w3.org/1999/xlink">
                    <g id="regpict-json-register-field-4-0" class="regFieldInternal regAttr_ro regLink ">
                        <text x="768" y="12" class="regBitNum">0</text>
                        <text x="704" y="12" class="regBitNum">4</text>
                        <line x1="776" y1="16" x2="776" y2="2" class="regBitNumLine"></line>
                        <line x1="696" y1="16" x2="696" y2="2" class="regBitNumLine"></line>
                        <rect x="696" y="16" width="80" height="32" class="regFieldBox"></rect>
                        <line x1="760" y1="40" x2="760" y2="48" class="regFieldBox"></line>
                        <line x1="744" y1="40" x2="744" y2="48" class="regFieldBox"></line>
                        <line x1="728" y1="40" x2="728" y2="48" class="regFieldBox"></line>
                        <line x1="712" y1="40" x2="712" y2="48" class="regFieldBox"></line>
                        <text x="736" y="32" class="regFieldName">field 4:0</text>
                    </g>
                    <g class="regFieldInternal regAttr_bogus regLink regFieldUnused">
                        <text x="688" y="12" class="regBitNum">5</text>
                        <line x1="696" y1="16" x2="696" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="680" y1="16" x2="680" y2="2" class="regBitNumLine"></line>
                        <rect x="680" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="688" y="32" class="regFieldName">B</text>
                    </g>
                    <g id="regpict-json-register-very-long-name-that-will-never-fit" class="regFieldExternal regAttr_other regLink  regFieldExternal0">
                        <text x="672" y="12" class="regBitNum">6</text>
                        <text x="656" y="12" class="regBitNum">7</text>
                        <line x1="680" y1="16" x2="680" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="648" y1="16" x2="648" y2="2" class="regBitNumLine"></line>
                        <rect x="648" y="16" width="32" height="32" class="regFieldBox"></rect>
                        <line x1="664" y1="40" x2="664" y2="48" class="regFieldBox"></line>
                        <text x="784" y="68" class="regFieldName">Very long name that will never fit</text>
                        <path d="M648,48l16,4L680,48" class="regBitBracket" fill="none"></path>
                        <path d="M664,52V63.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g class="regFieldInternal regAttr_bogus regLink regFieldUnused">
                        <text x="640" y="12" class="regBitNum">8</text>
                        <line x1="648" y1="16" x2="648" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="632" y1="16" x2="632" y2="2" class="regBitNumLine"></line>
                        <rect x="632" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="640" y="32" class="regFieldName">B</text>
                    </g>
                    <g id="regpict-json-register-bit9" class="regFieldExternal regAttr_other regLink  regFieldExternal0">
                        <text x="624" y="12" class="regBitNum">9</text>
                        <line x1="632" y1="16" x2="632" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="616" y1="16" x2="616" y2="2" class="regBitNumLine"></line>
                        <rect x="616" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="784" y="89" class="regFieldName">bit9</text>
                        <path d="M616,48l8,4L632,48" class="regBitBracket" fill="none"></path>
                        <path d="M624,52V84.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-json-register-bit10" class="regFieldExternal regAttr_other regLink svg_error regFieldExternal1">
                        <text x="608" y="12" class="regBitNum">10</text>
                        <line x1="616" y1="16" x2="616" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="600" y1="16" x2="600" y2="2" class="regBitNumLine"></line>
                        <rect x="600" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="784" y="110" class="regFieldName">bit10</text>
                        <path d="M600,48l8,4L616,48" class="regBitBracket" fill="none"></path>
                        <path d="M608,52V105.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-json-register-bit11" class="regFieldExternal regAttr_other regLink  regFieldExternal1">
                        <text x="592" y="12" class="regBitNum">11</text>
                        <line x1="600" y1="16" x2="600" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="584" y1="16" x2="584" y2="2" class="regBitNumLine"></line>
                        <rect x="584" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="784" y="131" class="regFieldName">bit11</text>
                        <path d="M584,48l8,4L600,48" class="regBitBracket" fill="none"></path>
                        <path d="M592,52V126.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-json-register-bit11-1" class="regFieldExternal regAttr_other regLink  regFieldExternal0">
                        <text x="576" y="12" class="regBitNum">12</text>
                        <line x1="584" y1="16" x2="584" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="568" y1="16" x2="568" y2="2" class="regBitNumLine"></line>
                        <rect x="568" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="784" y="152" class="regFieldName">bit11</text>
                        <text x="576" y="36" class="regFieldValue">1</text>
                        <path d="M568,48l8,4L584,48" class="regBitBracket" fill="none"></path>
                        <path d="M576,52V147.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-json-register-bit13" class="regFieldExternal regAttr_other regLink  regFieldExternal0">
                        <text x="560" y="12" class="regBitNum">13</text>
                        <line x1="568" y1="16" x2="568" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="552" y1="16" x2="552" y2="2" class="regBitNumLine"></line>
                        <rect x="552" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="784" y="173" class="regFieldName">bit13</text>
                        <path d="M552,48l8,4L568,48" class="regBitBracket" fill="none"></path>
                        <path d="M560,52V168.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-json-register-bit-20-14" class="regFieldExternal regAttr_other regLink  regFieldExternal1">
                        <text x="544" y="12" class="regBitNum">14</text>
                        <text x="384" y="12" class="regBitNum">24</text>
                        <line x1="552" y1="16" x2="552" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="376" y1="16" x2="376" y2="2" class="regBitNumLine"></line>
                        <rect x="376" y="16" width="176" height="32" class="regFieldBox"></rect>
                        <line x1="536" y1="40" x2="536" y2="48" class="regFieldBox"></line>
                        <line x1="520" y1="40" x2="520" y2="48" class="regFieldBox"></line>
                        <line x1="504" y1="40" x2="504" y2="48" class="regFieldBox"></line>
                        <line x1="488" y1="40" x2="488" y2="48" class="regFieldBox"></line>
                        <line x1="472" y1="40" x2="472" y2="48" class="regFieldBox"></line>
                        <line x1="456" y1="40" x2="456" y2="48" class="regFieldBox"></line>
                        <line x1="440" y1="40" x2="440" y2="48" class="regFieldBox"></line>
                        <line x1="424" y1="40" x2="424" y2="48" class="regFieldBox"></line>
                        <line x1="408" y1="40" x2="408" y2="48" class="regFieldBox"></line>
                        <line x1="392" y1="40" x2="392" y2="48" class="regFieldBox"></line>
                        <text x="784" y="194" class="regFieldName">bit 20:14</text>
                        <text x="464" y="32" class="regFieldValue">value</text>
                        <path d="M376,48l88,4L552,48" class="regBitBracket" fill="none"></path>
                        <path d="M464,52V189.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-json-register-byte" class="regFieldExternal regAttr_other regLink  regFieldExternal1">
                        <text x="368" y="12" class="regBitNum">25</text>
                        <text x="256" y="12" class="regBitNum">32</text>
                        <line x1="376" y1="16" x2="376" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="248" y1="16" x2="248" y2="2" class="regBitNumLine"></line>
                        <rect x="248" y="16" width="128" height="32" class="regFieldBox"></rect>
                        <line x1="360" y1="40" x2="360" y2="48" class="regFieldBox"></line>
                        <line x1="344" y1="40" x2="344" y2="48" class="regFieldBox"></line>
                        <line x1="328" y1="40" x2="328" y2="48" class="regFieldBox"></line>
                        <line x1="312" y1="40" x2="312" y2="48" class="regFieldBox"></line>
                        <line x1="296" y1="40" x2="296" y2="48" class="regFieldBox"></line>
                        <line x1="280" y1="40" x2="280" y2="48" class="regFieldBox"></line>
                        <line x1="264" y1="40" x2="264" y2="48" class="regFieldBox"></line>
                        <text x="784" y="215" class="regFieldName">byte</text>
                        <text x="368" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-0">A</text>
                        <text x="352" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-1">B</text>
                        <text x="336" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-2">C</text>
                        <text x="320" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-3">D</text>
                        <text x="304" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-4">E</text>
                        <text x="288" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-5">F</text>
                        <text x="272" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-6">G</text>
                        <text x="256" y="36" class="regFieldValue regFieldBitValue regFieldBitValue-7 regFieldBitValue-msb">H</text>
                        <path d="M248,48l64,4L376,48" class="regBitBracket" fill="none"></path>
                        <path d="M312,52V210.25H782.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g class="regFieldInternal regAttr_bogus regLink regFieldUnused">
                        <text x="240" y="12" class="regBitNum">33</text>
                        <text x="16" y="12" class="regBitNum">47</text>
                        <line x1="248" y1="16" x2="248" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="8" y1="16" x2="8" y2="2" class="regBitNumLine"></line>
                        <rect x="8" y="16" width="240" height="32" class="regFieldBox"></rect>
                        <line x1="232" y1="40" x2="232" y2="48" class="regFieldBox"></line>
                        <line x1="216" y1="40" x2="216" y2="48" class="regFieldBox"></line>
                        <line x1="200" y1="40" x2="200" y2="48" class="regFieldBox"></line>
                        <line x1="184" y1="40" x2="184" y2="48" class="regFieldBox"></line>
                        <line x1="168" y1="40" x2="168" y2="48" class="regFieldBox"></line>
                        <line x1="152" y1="40" x2="152" y2="48" class="regFieldBox"></line>
                        <line x1="136" y1="40" x2="136" y2="48" class="regFieldBox"></line>
                        <line x1="120" y1="40" x2="120" y2="48" class="regFieldBox"></line>
                        <line x1="104" y1="40" x2="104" y2="48" class="regFieldBox"></line>
                        <line x1="88" y1="40" x2="88" y2="48" class="regFieldBox"></line>
                        <line x1="72" y1="40" x2="72" y2="48" class="regFieldBox"></line>
                        <line x1="56" y1="40" x2="56" y2="48" class="regFieldBox"></line>
                        <line x1="40" y1="40" x2="40" y2="48" class="regFieldBox"></line>
                        <line x1="24" y1="40" x2="24" y2="48" class="regFieldBox"></line>
                        <text x="128" y="32" class="regFieldName">Bogus</text>
                    </g>
                </svg>
            </div>
            <figcaption><span class="figdecoration">Figure </span><span class="figno">4-1</span><span class="figdecoration">: </span><span class="figtitle">Graph for JSON Defined Register Example</span>
            </figcaption>
        </figure>
        <p>These are references to fields that were defined as terms in this JSON example.</p>
        <ul>
            <li><a class="field internalDFN regpict" href="#regpict-json-register-field-4-0">field 4:0</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;field 4:0&lt;/a&gt;</li>
            <li><a class="field internalDFN regpict" href="#regpict-json-register-very-long-name-that-will-never-fit">Very long name that will never fit</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;Very long name that will never fit&lt;/a&gt;</li>
            <li><a class="field internalDFN regpict" href="#regpict-pcisig-style-register-1-bit9">bit9</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit9&lt;/a&gt;</li>
            <li><a class="field internalDFN regpict" href="#regpict-json-register-bit10">bit10</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit10&lt;/a&gt;</li>
            <li><a class="field internalDFN regpict" href="#regpict-json-register-bit11-1">bit11</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit11&lt;/a&gt;</li>
            <li>bit12&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit12&lt;/a&gt;</li>
            <li><a class="field internalDFN regpict" href="#regpict-json-register-bit13">bit13</a>&nbsp;&nbsp;&nbsp;&lt;a class="field"&gt;bit13&lt;/a&gt;</li>
            <li><a href="#regpict-json-register-bit13" class="internalDFN regpict">bit13</a>&nbsp;&nbsp;&nbsp;&lt;a&gt;bit13&lt;/a&gt;</li>
            <li><a href="#field-bit13">Bit 13</a>&nbsp;&nbsp;&nbsp;&lt;a href="#field-bit13"&gt;Bit 13&lt;/a&gt;</li>
        </ul>

    </section>
    <section id="sect-pcisig-style-registers">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-pcisig-style-registers"><span class="secno section-level-1">5<span class="secno-decoration"> </span></span><span class="sec-title">PCISIG style Registers</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-pcisig-style-registers" property="url" aria-label="Permalink for sect-pcisig-style-registers" title="Permalink for sect-pcisig-style-registers"><span property="title" content="5 PCISIG style Registers">§</span></a></span></h2>
        <figure class="register pcisig_reg" data-table="#tbl-pcisig-style-register-1" id="fig-pcisig-style-register-1">
            <div class="svg hasSVG">
                <svg version="1.1" width="578px" height="257px" xmlns:xlink="http://www.w3.org/1999/xlink">
                    <g id="regpict-pcisig-style-register-1-z" class="regFieldInternal regAttr_ro regLink ">
                        <text x="512" y="12" class="regBitNum">0</text>
                        <line x1="520" y1="16" x2="520" y2="2" class="regBitNumLine"></line>
                        <line x1="504" y1="16" x2="504" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-z">
                            <rect x="504" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-z">
                            <text x="512" y="32" class="regFieldName">Z</text>
                        </a>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit1_2" class="regFieldExternal regAttr_rw regLink  regFieldExternal0">
                        <text x="496" y="12" class="regBitNum">1</text>
                        <text x="480" y="12" class="regBitNum">2</text>
                        <line x1="504" y1="16" x2="504" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="472" y1="16" x2="472" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit1_2">
                            <rect x="472" y="16" width="32" height="32" class="regFieldBox"></rect>
                        </a>
                        <line x1="488" y1="40" x2="488" y2="48" class="regFieldBox"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit1_2">
                            <text x="528" y="68" class="regFieldName">bit1_2</text>
                        </a>
                        <path d="M472,48l16,4L504,48" class="regBitBracket" fill="none"></path>
                        <path d="M488,52V63.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit3" class="regFieldExternal regAttr_rw regLink  regFieldExternal0">
                        <text x="464" y="12" class="regBitNum">3</text>
                        <line x1="472" y1="16" x2="472" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="456" y1="16" x2="456" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit3">
                            <rect x="456" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-bit3">
                            <text x="528" y="89" class="regFieldName">bit3</text>
                        </a>
                        <path d="M456,48l8,4L472,48" class="regBitBracket" fill="none"></path>
                        <path d="M464,52V84.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-ab" class="regFieldExternal regAttr_rw regLink  regFieldExternal1">
                        <text x="448" y="12" class="regBitNum">4</text>
                        <line x1="456" y1="16" x2="456" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="440" y1="16" x2="440" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-ab">
                            <rect x="440" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-ab">
                            <text x="528" y="110" class="regFieldName">Ab</text>
                        </a>
                        <path d="M440,48l8,4L456,48" class="regBitBracket" fill="none"></path>
                        <path d="M448,52V105.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit5" class="regFieldExternal regAttr_rw regLink  regFieldExternal1">
                        <text x="432" y="12" class="regBitNum">5</text>
                        <line x1="440" y1="16" x2="440" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="424" y1="16" x2="424" y2="2" class="regBitNumLine"></line>
                        <rect x="424" y="16" width="16" height="32" class="regFieldBox"></rect>
                        <text x="528" y="131" class="regFieldName">bit5</text>
                        <path d="M424,48l8,4L440,48" class="regBitBracket" fill="none"></path>
                        <path d="M432,52V126.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit-6a" class="regFieldExternal regAttr_rw regLink  regFieldExternal0">
                        <text x="416" y="12" class="regBitNum">6</text>
                        <line x1="424" y1="16" x2="424" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="408" y1="16" x2="408" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit-6a">
                            <rect x="408" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-bit-6a">
                            <text x="528" y="152" class="regFieldName">bit 6a</text>
                        </a>
                        <path d="M408,48l8,4L424,48" class="regBitBracket" fill="none"></path>
                        <path d="M416,52V147.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit7" class="regFieldExternal regAttr_rw regLink  regFieldExternal0">
                        <text x="400" y="12" class="regBitNum">7</text>
                        <line x1="408" y1="16" x2="408" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="392" y1="16" x2="392" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit7">
                            <rect x="392" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-bit7">
                            <text x="528" y="173" class="regFieldName">bit7</text>
                        </a>
                        <path d="M392,48l8,4L408,48" class="regBitBracket" fill="none"></path>
                        <path d="M400,52V168.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit8" class="regFieldExternal regAttr_rw regLink  regFieldExternal1">
                        <text x="384" y="12" class="regBitNum">8</text>
                        <line x1="392" y1="16" x2="392" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="376" y1="16" x2="376" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit8">
                            <rect x="376" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-bit8">
                            <text x="528" y="194" class="regFieldName">bit8</text>
                        </a>
                        <path d="M376,48l8,4L392,48" class="regBitBracket" fill="none"></path>
                        <path d="M384,52V189.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit9" class="regFieldExternal regAttr_rw regLink  regFieldExternal1">
                        <text x="368" y="12" class="regBitNum">9</text>
                        <line x1="376" y1="16" x2="376" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="360" y1="16" x2="360" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit9">
                            <rect x="360" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-bit9">
                            <text x="528" y="215" class="regFieldName">bit9</text>
                        </a>
                        <path d="M360,48l8,4L376,48" class="regBitBracket" fill="none"></path>
                        <path d="M368,52V210.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g class="regFieldInternal regAttr_rsvdp regLink regFieldUnused">
                        <text x="352" y="12" class="regBitNum">10</text>
                        <text x="304" y="12" class="regBitNum">13</text>
                        <line x1="360" y1="16" x2="360" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="296" y1="16" x2="296" y2="2" class="regBitNumLine"></line>
                        <rect x="296" y="16" width="64" height="32" class="regFieldBox"></rect>
                        <line x1="344" y1="40" x2="344" y2="48" class="regFieldBox"></line>
                        <line x1="328" y1="40" x2="328" y2="48" class="regFieldBox"></line>
                        <line x1="312" y1="40" x2="312" y2="48" class="regFieldBox"></line>
                        <text x="328" y="32" class="regFieldName">RsvdP</text>
                    </g>
                    <g id="regpict-pcisig-style-register-1-bit-14a" class="regFieldExternal regAttr_rw regLink  regFieldExternal0">
                        <text x="288" y="12" class="regBitNum">14</text>
                        <line x1="296" y1="16" x2="296" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="280" y1="16" x2="280" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-pcisig-style-register-1-bit-14a">
                            <rect x="280" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-pcisig-style-register-1-bit-14a">
                            <text x="528" y="236" class="regFieldName">bit 14a</text>
                        </a>
                        <path d="M280,48l8,4L296,48" class="regBitBracket" fill="none"></path>
                        <path d="M288,52V231.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g class="regFieldInternal regAttr_rsvdp regLink regFieldUnused">
                        <text x="272" y="12" class="regBitNum">15</text>
                        <text x="16" y="12" class="regBitNum">31</text>
                        <line x1="280" y1="16" x2="280" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="8" y1="16" x2="8" y2="2" class="regBitNumLine"></line>
                        <rect x="8" y="16" width="272" height="32" class="regFieldBox"></rect>
                        <line x1="264" y1="40" x2="264" y2="48" class="regFieldBox"></line>
                        <line x1="248" y1="40" x2="248" y2="48" class="regFieldBox"></line>
                        <line x1="232" y1="40" x2="232" y2="48" class="regFieldBox"></line>
                        <line x1="216" y1="40" x2="216" y2="48" class="regFieldBox"></line>
                        <line x1="200" y1="40" x2="200" y2="48" class="regFieldBox"></line>
                        <line x1="184" y1="40" x2="184" y2="48" class="regFieldBox"></line>
                        <line x1="168" y1="40" x2="168" y2="48" class="regFieldBox"></line>
                        <line x1="152" y1="40" x2="152" y2="48" class="regFieldBox"></line>
                        <line x1="136" y1="40" x2="136" y2="48" class="regFieldBox"></line>
                        <line x1="120" y1="40" x2="120" y2="48" class="regFieldBox"></line>
                        <line x1="104" y1="40" x2="104" y2="48" class="regFieldBox"></line>
                        <line x1="88" y1="40" x2="88" y2="48" class="regFieldBox"></line>
                        <line x1="72" y1="40" x2="72" y2="48" class="regFieldBox"></line>
                        <line x1="56" y1="40" x2="56" y2="48" class="regFieldBox"></line>
                        <line x1="40" y1="40" x2="40" y2="48" class="regFieldBox"></line>
                        <line x1="24" y1="40" x2="24" y2="48" class="regFieldBox"></line>
                        <text x="144" y="32" class="regFieldName">RsvdP</text>
                    </g>
                </svg>
            </div>
            <figcaption><span class="figdecoration">Figure </span><span class="figno">5-1</span><span class="figdecoration">: </span><span class="figtitle">PCISIG-Style Register #1</span>
            </figcaption>
        </figure>
        <table class="pcisig_reg" id="tbl-pcisig-style-register-1">
            <caption><span class="tbldecoration">Table </span><span class="tblno">5-1</span><span class="tbldecoration">: </span><span class="tbltitle">PCISIG-Style Register #1</span>
            </caption>
            <thead>
                <tr>
                    <th>Bit&nbsp;Location</th>
                    <th>Register&nbsp;Description</th>
                    <th>Attributes</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>0</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-pcisig-style-register-1-z"><a href="#regpict-pcisig-style-register-1-z">Z</a></dfn>
                            – This field is a very special field.
                        </p>
                        <p>This is the middle paragraph.</p>
                        <p>This is the last paragraph.</p>
                    </td>
                    <td>RO</td>
                </tr>
                <tr>
                    <td>2:1</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-pcisig-style-register-1-bit1_2"><a href="#regpict-pcisig-style-register-1-bit1_2">bit1_2</a></dfn>
                            – Bits 1 &amp; 2
                        </p>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>3</td>
                    <td><dfn class="field" id="field-pcisig-style-register-1-bit3"><a href="#regpict-pcisig-style-register-1-bit3">bit3</a></dfn> – three</td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>4</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-pcisig-style-register-1-ab"><a href="#regpict-pcisig-style-register-1-ab">Ab</a></dfn>
                            – four
                        </p>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>5</td>
                    <td>bit5– five</td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>6</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-pcisig-style-register-1-bit-6a"><a href="#regpict-pcisig-style-register-1-bit-6a">bit 6a</a></dfn>
                            – six a
                        </p>
                        <p>
                            <dfn class="field" id="field-pcisig-style-register-1-bit-6b">bit 6b</dfn>
                            – six b
                        </p>
                        <p>bit 6c six c</p>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>7</td>
                    <td><dfn class="field" id="field-pcisig-style-register-1-bit7"><a href="#regpict-pcisig-style-register-1-bit7">bit7</a></dfn>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>8</td>
                    <td><dfn class="field" id="field-pcisig-style-register-1-bit8"><a href="#regpict-pcisig-style-register-1-bit8">bit8</a></dfn> - eight</td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>9</td>
                    <td>
                        <dfn class="field" id="field-pcisig-style-register-1-bit9"><a href="#regpict-pcisig-style-register-1-bit9">bit9</a></dfn>
                    </td>
                    <td>RW</td>
                </tr>
                <tr>
                    <td>14</td>
                    <td>
                        <dfn class="field" id="field-pcisig-style-register-1-bit-14a"><a href="#regpict-pcisig-style-register-1-bit-14a">bit 14a</a></dfn>
                        <table class="simple" id="tbl-col-1col-2col-3-first-second-third-second-row">
                            <thead>
                                <tr>
                                    <th>Col&nbsp;1</th>
                                    <th>Col&nbsp;2</th>
                                    <th>Col&nbsp;3</th>
                                </tr>
                            </thead>
                            <tbody>
                                <tr>
                                    <td>
                                        <dfn class="field" id="field-col-1col-2col-3-first-second-third-second-row-first">first</dfn>
                                    </td>
                                    <td>
                                        <dfn class="field" id="field-col-1col-2col-3-first-second-third-second-row-second">second</dfn>
                                    </td>
                                    <td>
                                        <dfn class="field" id="field-col-1col-2col-3-first-second-third-second-row-third">third</dfn>
                                    </td>
                                </tr>
                                <tr>
                                    <td colspan="3">second row</td>
                                </tr>
                            </tbody>
                        </table>
                        <p>
                            <dfn class="field" id="field-pcisig-style-register-1-fourth">fourth</dfn>
                        </p>
                    </td>
                    <td>RW</td>
                </tr>
            </tbody>
        </table>
    </section>
    <section id="sect-device-capabilities-2-register-offset-24h">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-device-capabilities-2-register-offset-24h"><span class="secno section-level-1">6<span class="secno-decoration"> </span></span><span class="sec-title">Device Capabilities 2 Register (Offset 24h)</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-device-capabilities-2-register-offset-24h" property="url" aria-label="Permalink for sect-device-capabilities-2-register-offset-24h" title="Permalink for sect-device-capabilities-2-register-offset-24h"><span property="title" content="6 Device Capabilities 2 Register (Offset 24h)">§</span></a></span></h2>
        <figure class="register pcisig_reg" data-table="#tbl-device-capabilities-2-register" id="fig-device-capabilities-2-register">
            <div class="svg hasSVG">
                <svg version="1.1" width="777px" height="404px" xmlns:xlink="http://www.w3.org/1999/xlink">
                    <g id="regpict-device-capabilities-2-register-completion-timeout-ranges-supported" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal0">
                        <text x="512" y="12" class="regBitNum">0</text>
                        <text x="464" y="12" class="regBitNum">3</text>
                        <line x1="520" y1="16" x2="520" y2="2" class="regBitNumLine"></line>
                        <line x1="456" y1="16" x2="456" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-completion-timeout-ranges-supported">
                            <rect x="456" y="16" width="64" height="32" class="regFieldBox"></rect>
                        </a>
                        <line x1="504" y1="40" x2="504" y2="48" class="regFieldBox"></line>
                        <line x1="488" y1="40" x2="488" y2="48" class="regFieldBox"></line>
                        <line x1="472" y1="40" x2="472" y2="48" class="regFieldBox"></line>
                        <a xlink:href="#field-device-capabilities-2-register-completion-timeout-ranges-supported">
                            <text x="528" y="68" class="regFieldName">Completion Timeout Ranges Supported</text>
                        </a>
                        <path d="M456,48l32,4L520,48" class="regBitBracket" fill="none"></path>
                        <path d="M488,52V63.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-completion-timeout-disable-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal0">
                        <text x="448" y="12" class="regBitNum">4</text>
                        <line x1="456" y1="16" x2="456" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="440" y1="16" x2="440" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-completion-timeout-disable-supported">
                            <rect x="440" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-completion-timeout-disable-supported">
                            <text x="528" y="89" class="regFieldName">Completion Timeout Disable Supported</text>
                        </a>
                        <path d="M440,48l8,4L456,48" class="regBitBracket" fill="none"></path>
                        <path d="M448,52V84.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-ari-forwarding-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal1">
                        <text x="432" y="12" class="regBitNum">5</text>
                        <line x1="440" y1="16" x2="440" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="424" y1="16" x2="424" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-ari-forwarding-supported">
                            <rect x="424" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-ari-forwarding-supported">
                            <text x="528" y="110" class="regFieldName">ARI Forwarding Supported</text>
                        </a>
                        <path d="M424,48l8,4L440,48" class="regBitBracket" fill="none"></path>
                        <path d="M432,52V105.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-atomicop-routing-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal1">
                        <text x="416" y="12" class="regBitNum">6</text>
                        <line x1="424" y1="16" x2="424" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="408" y1="16" x2="408" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-atomicop-routing-supported">
                            <rect x="408" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-atomicop-routing-supported">
                            <text x="528" y="131" class="regFieldName">AtomicOp Routing Supported</text>
                        </a>
                        <path d="M408,48l8,4L424,48" class="regBitBracket" fill="none"></path>
                        <path d="M416,52V126.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal0">
                        <text x="400" y="12" class="regBitNum">7</text>
                        <line x1="408" y1="16" x2="408" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="392" y1="16" x2="392" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-32-bit-atomicop-completer-supported">
                            <rect x="392" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-32-bit-atomicop-completer-supported">
                            <text x="528" y="152" class="regFieldName">32-bit AtomicOp Completer Supported</text>
                        </a>
                        <path d="M392,48l8,4L408,48" class="regBitBracket" fill="none"></path>
                        <path d="M400,52V147.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal0">
                        <text x="384" y="12" class="regBitNum">8</text>
                        <line x1="392" y1="16" x2="392" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="376" y1="16" x2="376" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-64-bit-atomicop-completer-supported">
                            <rect x="376" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-64-bit-atomicop-completer-supported">
                            <text x="528" y="173" class="regFieldName">64-bit AtomicOp Completer Supported</text>
                        </a>
                        <path d="M376,48l8,4L392,48" class="regBitBracket" fill="none"></path>
                        <path d="M384,52V168.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-128-bit-cas-completer-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal1">
                        <text x="368" y="12" class="regBitNum">9</text>
                        <line x1="376" y1="16" x2="376" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="360" y1="16" x2="360" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-128-bit-cas-completer-supported">
                            <rect x="360" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-128-bit-cas-completer-supported">
                            <text x="528" y="194" class="regFieldName">128-bit CAS Completer Supported</text>
                        </a>
                        <path d="M360,48l8,4L376,48" class="regBitBracket" fill="none"></path>
                        <path d="M368,52V189.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal1">
                        <text x="352" y="12" class="regBitNum">10</text>
                        <line x1="360" y1="16" x2="360" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="344" y1="16" x2="344" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">
                            <rect x="344" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">
                            <text x="528" y="215" class="regFieldName">No RO-enabled PR-PR Passing</text>
                        </a>
                        <path d="M344,48l8,4L360,48" class="regBitBracket" fill="none"></path>
                        <path d="M352,52V210.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-ltr-mechanism-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal0">
                        <text x="336" y="12" class="regBitNum">11</text>
                        <line x1="344" y1="16" x2="344" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="328" y1="16" x2="328" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-ltr-mechanism-supported">
                            <rect x="328" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-ltr-mechanism-supported">
                            <text x="528" y="236" class="regFieldName">LTR Mechanism Supported</text>
                        </a>
                        <path d="M328,48l8,4L344,48" class="regBitBracket" fill="none"></path>
                        <path d="M336,52V231.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-tph-completer-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal0">
                        <text x="320" y="12" class="regBitNum">12</text>
                        <text x="304" y="12" class="regBitNum">13</text>
                        <line x1="328" y1="16" x2="328" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="296" y1="16" x2="296" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-tph-completer-supported">
                            <rect x="296" y="16" width="32" height="32" class="regFieldBox"></rect>
                        </a>
                        <line x1="312" y1="40" x2="312" y2="48" class="regFieldBox"></line>
                        <a xlink:href="#field-device-capabilities-2-register-tph-completer-supported">
                            <text x="528" y="257" class="regFieldName">TPH Completer Supported</text>
                        </a>
                        <path d="M296,48l16,4L328,48" class="regBitBracket" fill="none"></path>
                        <path d="M312,52V252.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-ln-system-cls" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal1">
                        <text x="288" y="12" class="regBitNum">14</text>
                        <text x="272" y="12" class="regBitNum">15</text>
                        <line x1="296" y1="16" x2="296" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="264" y1="16" x2="264" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-ln-system-cls">
                            <rect x="264" y="16" width="32" height="32" class="regFieldBox"></rect>
                        </a>
                        <line x1="280" y1="40" x2="280" y2="48" class="regFieldBox"></line>
                        <a xlink:href="#field-device-capabilities-2-register-ln-system-cls">
                            <text x="528" y="278" class="regFieldName">LN System CLS</text>
                        </a>
                        <path d="M264,48l16,4L296,48" class="regBitBracket" fill="none"></path>
                        <path d="M280,52V273.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g class="regFieldInternal regAttr_rsvdp regLink regFieldUnused">
                        <text x="256" y="12" class="regBitNum">16</text>
                        <text x="240" y="12" class="regBitNum">17</text>
                        <line x1="264" y1="16" x2="264" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="232" y1="16" x2="232" y2="2" class="regBitNumLine"></line>
                        <rect x="232" y="16" width="32" height="32" class="regFieldBox"></rect>
                        <line x1="248" y1="40" x2="248" y2="48" class="regFieldBox"></line>
                        <text x="248" y="32" class="regFieldName">R</text>
                    </g>
                    <g id="regpict-device-capabilities-2-register-obff-supported" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal1">
                        <text x="224" y="12" class="regBitNum">18</text>
                        <text x="208" y="12" class="regBitNum">19</text>
                        <line x1="232" y1="16" x2="232" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="200" y1="16" x2="200" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-obff-supported">
                            <rect x="200" y="16" width="32" height="32" class="regFieldBox"></rect>
                        </a>
                        <line x1="216" y1="40" x2="216" y2="48" class="regFieldBox"></line>
                        <a xlink:href="#field-device-capabilities-2-register-obff-supported">
                            <text x="528" y="299" class="regFieldName">OBFF Supported</text>
                        </a>
                        <path d="M200,48l16,4L232,48" class="regBitBracket" fill="none"></path>
                        <path d="M216,52V294.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-extended-fmt-field-supported" class="regFieldExternal regAttr_ro regLink  regFieldExternal0">
                        <text x="192" y="12" class="regBitNum">20</text>
                        <line x1="200" y1="16" x2="200" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="184" y1="16" x2="184" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-extended-fmt-field-supported">
                            <rect x="184" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-extended-fmt-field-supported">
                            <text x="528" y="320" class="regFieldName">Extended Fmt Field Supported</text>
                        </a>
                        <path d="M184,48l8,4L200,48" class="regBitBracket" fill="none"></path>
                        <path d="M192,52V315.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-end-end-tlp-prefix-supported" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal0">
                        <text x="176" y="12" class="regBitNum">21</text>
                        <line x1="184" y1="16" x2="184" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="168" y1="16" x2="168" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-end-end-tlp-prefix-supported">
                            <rect x="168" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-end-end-tlp-prefix-supported">
                            <text x="528" y="341" class="regFieldName">End-End TLP Prefix Supported</text>
                        </a>
                        <path d="M168,48l8,4L184,48" class="regBitBracket" fill="none"></path>
                        <path d="M176,52V336.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g id="regpict-device-capabilities-2-register-max-end-end-tlp-prefixes" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal1">
                        <text x="160" y="12" class="regBitNum">22</text>
                        <text x="144" y="12" class="regBitNum">23</text>
                        <line x1="168" y1="16" x2="168" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="136" y1="16" x2="136" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-max-end-end-tlp-prefixes">
                            <rect x="136" y="16" width="32" height="32" class="regFieldBox"></rect>
                        </a>
                        <line x1="152" y1="40" x2="152" y2="48" class="regFieldBox"></line>
                        <a xlink:href="#field-device-capabilities-2-register-max-end-end-tlp-prefixes">
                            <text x="528" y="362" class="regFieldName">Max End-End TLP Prefixes</text>
                        </a>
                        <path d="M136,48l16,4L168,48" class="regBitBracket" fill="none"></path>
                        <path d="M152,52V357.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                    <g class="regFieldInternal regAttr_rsvdp regLink regFieldUnused">
                        <text x="128" y="12" class="regBitNum">24</text>
                        <text x="32" y="12" class="regBitNum">30</text>
                        <line x1="136" y1="16" x2="136" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="24" y1="16" x2="24" y2="2" class="regBitNumLine"></line>
                        <rect x="24" y="16" width="112" height="32" class="regFieldBox"></rect>
                        <line x1="120" y1="40" x2="120" y2="48" class="regFieldBox"></line>
                        <line x1="104" y1="40" x2="104" y2="48" class="regFieldBox"></line>
                        <line x1="88" y1="40" x2="88" y2="48" class="regFieldBox"></line>
                        <line x1="72" y1="40" x2="72" y2="48" class="regFieldBox"></line>
                        <line x1="56" y1="40" x2="56" y2="48" class="regFieldBox"></line>
                        <line x1="40" y1="40" x2="40" y2="48" class="regFieldBox"></line>
                        <text x="80" y="32" class="regFieldName">RsvdP</text>
                    </g>
                    <g id="regpict-device-capabilities-2-register-frs-supported" class="regFieldExternal regAttr_hwinit regLink  regFieldExternal1">
                        <text x="16" y="12" class="regBitNum">31</text>
                        <line x1="24" y1="16" x2="24" y2="2" class="regBitNumLine_Hide"></line>
                        <line x1="8" y1="16" x2="8" y2="2" class="regBitNumLine"></line>
                        <a xlink:href="#field-device-capabilities-2-register-frs-supported">
                            <rect x="8" y="16" width="16" height="32" class="regFieldBox"></rect>
                        </a>
                        <a xlink:href="#field-device-capabilities-2-register-frs-supported">
                            <text x="528" y="383" class="regFieldName">FRS Supported</text>
                        </a>
                        <path d="M8,48l8,4L24,48" class="regBitBracket" fill="none"></path>
                        <path d="M16,52V378.25H526.4" class="regBitLine" fill="none"></path>
                    </g>
                </svg>
            </div>
            <figcaption><span class="figdecoration">Figure </span><span class="figno">6-1</span><span class="figdecoration">: </span><span class="figtitle">Device Capabilities 2 Register</span>
            </figcaption>
        </figure>
        <table class="pcisig_reg" id="tbl-device-capabilities-2-register">
            <caption><span class="tbldecoration">Table </span><span class="tblno">6-1</span><span class="tbldecoration">: </span><span class="tbltitle">Device Capabilities 2 Register</span>
            </caption>
            <thead>
                <tr>
                    <th>Bit&nbsp;Location</th>
                    <th>Register&nbsp;Description</th>
                    <th>Attributes</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>3:0</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-completion-timeout-ranges-supported"><a href="#regpict-device-capabilities-2-register-completion-timeout-ranges-supported">Completion Timeout Ranges Supported</a></dfn> – This field indicates device Function support for the optional Completion Timeout programmability mechanism. This mechanism allows system software to modify the Completion Timeout value.</p>
                        <p>
                            This field is applicable only to Root Ports, Endpoints that issue Requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. For all other Functions this field is Reserved and <em class="rfc2119" title="MUST">MUST</em> be hardwired to 0000b.</p>
                        <p>
                            Four time value ranges are defined:</p>
                        <dl>
                            <dt>Range A</dt>
                            <dd>50 μs to 10 ms</dd>
                            <dt>Range B</dt>
                            <dd>10 ms to 250 ms</dd>
                            <dt>Range C</dt>
                            <dd>250 ms to 4 s</dd>
                            <dt>Range D</dt>
                            <dd>4 s to 64 s</dd>
                        </dl>
                        <p>Bits are set according to the table below to show timeout value ranges supported.</p>
                        <dl>
                            <dt>0000b</dt>
                            <dd>Completion Timeout programming not supported – the Function <em class="rfc2119" title="MUST">MUST</em> implement a timeout value in the range 50 μs to 50 ms.</dd>
                            <dt>0001b</dt>
                            <dd>Range A</dd>
                            <dt>0010b</dt>
                            <dd>Range B</dd>
                            <dt>0011b</dt>
                            <dd>Ranges A and B</dd>
                            <dt>0110b</dt>
                            <dd>Ranges B and C</dd>
                            <dt>0111b</dt>
                            <dd>Ranges A, B, and C</dd>
                            <dt>1110b</dt>
                            <dd>Ranges B, C, and D</dd>
                            <dt>1111b</dt>
                            <dd>Ranges A, B, C, and D</dd>
                        </dl>
                        <p>All other values are Reserved.</p>
                        <p>It is <em class="rfc2119" title="STRONGLY RECOMMENDED">STRONGLY RECOMMENDED</em> that the Completion Timeout mechanism not expire in less than 10 ms.</p>
                    </td>
                    <td>HwInit</td>
                </tr>

                <tr>
                    <td>4</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-completion-timeout-disable-supported"><a href="#regpict-device-capabilities-2-register-completion-timeout-disable-supported">Completion Timeout Disable Supported</a></dfn> – A value of 1b indicates support for the Completion Timeout Disable mechanism.</p>
                        <p>The Completion Timeout Disable mechanism is <em class="rfc2119" title="REQUIRED">REQUIRED</em> for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express.
                        </p>
                        <p>This mechanism is <em class="rfc2119" title="OPTIONAL">OPTIONAL</em> for Root Ports.</p>
                        <p>For all other Functions this field is Reserved and <em class="rfc2119" title="MUST">MUST</em> be hardwired to 0b.</p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>5</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-ari-forwarding-supported"><a href="#regpict-device-capabilities-2-register-ari-forwarding-supported">ARI Forwarding Supported</a></dfn> – Applicable only to Switch Downstream Ports and Root Ports; <em class="rfc2119" title="MUST">MUST</em> be 0b for other Function types. This bit <em class="rfc2119" title="MUST">MUST</em> be set to 1b if a Switch Downstream Port or Root Port supports this optional capability. See Section 6.13 for additional details.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>6</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-atomicop-routing-supported"><a href="#regpict-device-capabilities-2-register-atomicop-routing-supported">AtomicOp Routing Supported</a></dfn> – Applicable only to Switch Upstream Ports, Switch Downstream Ports, and Root Ports; <em class="rfc2119" title="MUST">MUST</em> be 0b for other Function types. This bit <em class="rfc2119" title="MUST">MUST</em> be set to 1b if the Port supports this optional capability. See Section 6.15 for additional details.</p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>7</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-32-bit-atomicop-completer-supported"><a href="#regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported">32-bit AtomicOp Completer Supported</a></dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; <em class="rfc2119" title="MUST">MUST</em> be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit <em class="rfc2119" title="MUST">MUST</em> be set to 1b if the Function supports this optional capability. See Section 6.15.3.1 for additional RC requirements.</p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>8</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-64-bit-atomicop-completer-supported"><a href="#regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported">64-bit AtomicOp Completer Supported</a></dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; <em class="rfc2119" title="MUST">MUST</em> be 0b otherwise. Includes FetchAdd, Swap, and CAS AtomicOps. This bit <em class="rfc2119" title="MUST">MUST</em> be set to 1b if the Function supports this optional capability. See Section 6.15.3.1 for additional RC requirements.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>9</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-128-bit-cas-completer-supported"><a href="#regpict-device-capabilities-2-register-128-bit-cas-completer-supported">128-bit CAS Completer Supported</a></dfn> – Applicable to Functions with Memory Space BARs as well as all Root Ports; <em class="rfc2119" title="MUST">MUST</em> be 0b otherwise. This bit <em class="rfc2119" title="MUST">MUST</em> be set to 1b if the Function supports this optional capability. See Section 6.15 for additional details.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>10</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing"><a href="#regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">No RO-enabled PR-PR Passing</a></dfn> – If this bit is Set, the routing element never carries out the passing permitted by Table 2-39 entry A2b that is associated with the Relaxed Ordering Attribute field being Set.</p>
                        <p>
                            This bit applies only for Switches and RCs that support peer-to-peer traffic between Root Ports. This bit applies only to Posted Requests being forwarded through the Switch or RC and does not apply to traffic originating or terminating within the Switch or RC itself. All Ports on a Switch or RC <em class="rfc2119" title="MUST">MUST</em> report the same value for this bit.</p>
                        <div class="issue">
                            <div class="issue-title" aria-level="2" role="heading" id="h_issue_1"><span>Issue 1:</span> This is an issue</div>
                            <p class="">Clearly this applies when both requests are forwarded. What about when only one of the requests is forwarded?</p>
                        </div>
                        <p>
                            For all other functions, this bit <em class="rfc2119" title="MUST">MUST</em> be 0b
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>

                <tr>
                    <td>11</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-ltr-mechanism-supported"><a href="#regpict-device-capabilities-2-register-ltr-mechanism-supported">LTR Mechanism Supported</a></dfn> – A value of 1b indicates support for the optional Latency Tolerance Reporting (LTR) mechanism.</p>
                        <p>Root Ports, Switches and Endpoints are <em class="rfc2119" title="PERMITTED">PERMITTED</em> to implement this capability.</p>
                        <p>For a multi-Function device associated with an Upstream Port, each Function <em class="rfc2119" title="MUST">MUST</em> report the same value for this bit.</p>
                        <p>For Bridges and other Functions that do not implement this capability, this bit <em class="rfc2119" title="MUST">MUST</em> be hardwired to 0b.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>13:12</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-tph-completer-supported"><a href="#regpict-device-capabilities-2-register-tph-completer-supported">TPH Completer Supported</a></dfn> – Value indicates Completer support for TPH or Extended TPH. Applicable only to Root Ports and Endpoints. For all other Functions, this field is Reserved.</p>
                        <p>Defined Encodings are:</p>
                        <dl>
                            <dt>00b</dt>
                            <dd>TPH and Extended TPH Completer not supported.</dd>
                            <dt>01b</dt>
                            <dd>TPH Completer supported; Extended TPH Completer not supported.</dd>
                            <dt>10b</dt>
                            <dd>Reserved.</dd>
                            <dt>11b</dt>
                            <dd>Both TPH and Extended TPH Completer supported.</dd>
                        </dl>
                        <p>See Section 6.17 for details.</p>
                    </td>
                    <td>RO</td>
                </tr>

                <tr>
                    <td>15:14</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-ln-system-cls"><a href="#regpict-device-capabilities-2-register-ln-system-cls">LN System CLS</a></dfn> – Applicable only to Root Ports and RCRBs; <em class="rfc2119" title="MUST">MUST</em> be 00b for all other Function types. This field indicates if the Root Port or RCRB supports LN protocol as an LN Completer, and if so, what cacheline size is in effect.</p>
                        <p>Encodings are:</p>
                        <dl>
                            <dt>00b</dt>
                            <dd>LN Completer either not supported or not in effect</dd>
                            <dt>01b</dt>
                            <dd>LN Completer with 64-byte cachelines in effect</dd>
                            <dt>10b</dt>
                            <dd>LN Completer with 128-byte cachelines in effect</dd>
                            <dt>11b</dt>
                            <dd>Reserved</dd>
                        </dl>
                    </td>
                    <td>HWInit</td>
                </tr>

                <tr>
                    <td>19:18</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-obff-supported"><a href="#regpict-device-capabilities-2-register-obff-supported">OBFF Supported</a></dfn> – This field indicates if OBFF is supported and, if so, what signaling mechanism is used.</p>
                        <dl>
                            <dt>00b</dt>
                            <dd>OBFF Not Supported</dd>
                            <dt>01b</dt>
                            <dd>OBFF supported using Message signaling only</dd>
                            <dt>10b</dt>
                            <dd>OBFF supported using WAKE# signaling only</dd>
                            <dt>11b</dt>
                            <dd>OBFF supported using WAKE# and Message signaling</dd>
                        </dl>
                        <p>The value reported in this field <em class="rfc2119" title="MUST">MUST</em> indicate support for WAKE# signaling only if:</p>
                        <ul>
                            <li>for a Downstream Port, driving the WAKE# signal for OBFF is supported and the connector or component connected Downstream is known to receive that same WAKE# signal</li>
                            <li>for an Upstream Port, receiving the WAKE# signal for OBFF is supported and, if the component is on an add-in-card, that the component is connected to the WAKE# signal on the connector.
                            </li>
                        </ul>
                        <p>Root Ports, Switch Ports, and Endpoints are <em class="rfc2119" title="PERMITTED">PERMITTED</em> to implement this capability.</p>
                        <p>For a multi-Function device associated with an Upstream Port, each Function <em class="rfc2119" title="MUST">MUST</em> report the same value for this field.</p>
                        <p>For Bridges and Ports that do not implement this capability, this field <em class="rfc2119" title="MUST">MUST</em> be hardwired to 00b.</p>
                    </td>
                    <td>Hwinit</td>
                </tr>

                <tr>
                    <td>20</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-extended-fmt-field-supported"><a href="#regpict-device-capabilities-2-register-extended-fmt-field-supported">Extended Fmt Field Supported</a></dfn> – If Set, the Function supports the 3-bit definition of the Fmt field. If Clear, the Function supports a 2-bit definition of the Fmt field. See Section 2.2.</p>
                        <p><em class="rfc2119" title="MUST">MUST</em> be Set for Functions that support End-End TLP Prefixes. All Functions in an Upstream Port <em class="rfc2119" title="MUST">MUST</em> have the same value for this bit. Each Downstream Port of a component <del>MAY</del><ins>is <em class="rfc2119" title="PERMITTED">PERMITTED</em> to</ins> have a different value for this bit.</p>
                        <p>It is <em class="rfc2119" title="STRONGLY RECOMMENDED">STRONGLY RECOMMENDED</em> that Functions support the 3-bit definition of the Fmt field.
                        </p>
                    </td>
                    <td>RO</td>
                </tr>


                <tr>
                    <td>21</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-end-end-tlp-prefix-supported"><a href="#regpict-device-capabilities-2-register-end-end-tlp-prefix-supported">End-End TLP Prefix Supported</a></dfn> – Indicates whether End-End TLP Prefix support is offered by a Function. Values are:</p>
                        <dl>
                            <dt>0b</dt>
                            <dd>No Support</dd>
                            <dt>1b</dt>
                            <dd>Support is provided to receive TLPs containing End-End TLP Prefixes.</dd>
                        </dl>
                        <p>All Ports of a Switch <em class="rfc2119" title="MUST">MUST</em> have the same value for this bit.
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>


                <tr>
                    <td>23:22</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-max-end-end-tlp-prefixes"><a href="#regpict-device-capabilities-2-register-max-end-end-tlp-prefixes">Max End-End TLP Prefixes</a></dfn> – Indicates the maximum number of End-End TLP Prefixes supported by this Function. See Section 2.2.10.2 for important details. Values are:</p>
                        <dl>
                            <dt>01b</dt>
                            <dd>1 End-End TLP Prefix</dd>
                            <dt>10b</dt>
                            <dd>2 End-End TLP Prefixes</dd>
                            <dt>11b</dt>
                            <dd>3 End-End TLP Prefixes</dd>
                            <dt>00b</dt>
                            <dd>4 End-End TLP Prefixes</dd>
                        </dl>
                        <p>If End-End TLP Prefix Supported is Clear, this field is RsvdP.</p>
                        <p>Different Root Ports that have the End-End TLP Prefix Supported bit Set <del>MAY</del><ins>are <em class="rfc2119" title="PERMITTED">PERMITTED</em> to</ins> report different values for this field.</p>
                        <p>For Switches where End-End TLP Prefix Supported is Set, this field <em class="rfc2119" title="MUST">MUST</em> be 00b indicating support for up to four End-End TLP Prefixes.
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>

                <tr>
                    <td>31</td>
                    <td>
                        <p>
                            <dfn class="field" id="field-device-capabilities-2-register-frs-supported"><a href="#regpict-device-capabilities-2-register-frs-supported">FRS Supported</a></dfn> – When Set, indicates support for the optional Function Readiness Status (FRS) capability. <em class="rfc2119" title="MUST">MUST</em> be Set for all Functions that support generation or receipt capabilities of FRS Messages. <em class="rfc2119" title="MUST NOT">MUST NOT</em> be Set by Switch Functions that do not generate FRS Messages on their own behalf.
                        </p>
                    </td>
                    <td>HwInit</td>
                </tr>
            </tbody>
        </table>
        <div class="impnote">
            <div class="impnote-title" aria-level="2" role="heading" id="h_impnote_1"><span>Implementation Note:</span> Use of the No RO-enabled PR-PR Passing Bit</div>
            <p class="">
                The No RO-enabled PR-PR Passing bit allows platforms to utilize PCI Express switching elements on the path between a requester and completer for requesters that could benefit from a slightly less 5 relaxed ordering model. An example is a device that cannot ensure that multiple overlapping posted writes to the same address are outstanding at the same time. The method by which such a device is enabled to utilize this mode is beyond the scope of this specification.</p>
        </div>

        <section id="sect-field-referenced">
            <h3 class="section-level-2" aria-level="2" role="heading" id="h3_sect-field-referenced"><span class="secno section-level-2">6.1<span class="secno-decoration"> </span></span><span class="sec-title">Field referenced</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-field-referenced" property="url" aria-label="Permalink for sect-field-referenced" title="Permalink for sect-field-referenced"><span property="title" content="6.1 Field referenced">§</span></a></span></h3>
            <ul>
                <li><a href="#regpict-device-capabilities-2-register-completion-timeout-ranges-supported" class="internalDFN regpict">Completion Timeout Ranges Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-completion-timeout-disable-supported" class="internalDFN regpict">Completion Timeout Disable Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-ari-forwarding-supported" class="internalDFN regpict">ARI Forwarding Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-atomicop-routing-supported" class="internalDFN regpict">AtomicOp Routing Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported" class="internalDFN regpict">32-bit AtomicOp Completer Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported" class="internalDFN regpict">64-bit AtomicOp Completer Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-128-bit-cas-completer-supported" class="internalDFN regpict">128-bit CAS Completer Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing" class="internalDFN regpict">No RO-enabled PR-PR Passing</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-ltr-mechanism-supported" class="internalDFN regpict">LTR Mechanism Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-tph-completer-supported" class="internalDFN regpict">TPH Completer Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-ln-system-cls" class="internalDFN regpict">LN System CLS</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-obff-supported" class="internalDFN regpict">OBFF Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-extended-fmt-field-supported" class="internalDFN regpict">Extended Fmt Field Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-end-end-tlp-prefix-supported" class="internalDFN regpict">End-End TLP Prefix Supported</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-max-end-end-tlp-prefixes" class="internalDFN regpict">Max End-End TLP Prefixes</a>
                </li>
                <li><a href="#regpict-device-capabilities-2-register-frs-supported" class="internalDFN regpict">FRS Supported</a>
                </li>
            </ul>
        </section>
    </section>
    <section id="sect-name-clashes-after-and-deep-stuff">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_sect-name-clashes-after-and-deep-stuff"><span class="secno section-level-1">7<span class="secno-decoration"> </span></span><span class="sec-title">Name <a href="http://berjon.com/">clashes</a> after <span>and <a href="http://w3.org/">deep</a> stuff</span></span><span typeof="bookmark" class="permalink">&nbsp;<a href="#sect-name-clashes-after-and-deep-stuff" property="url" aria-label="Permalink for sect-name-clashes-after-and-deep-stuff" title="Permalink for sect-name-clashes-after-and-deep-stuff"><span property="title" content="7 Name clashes after and deep stuff">§</span></a></span></h2>
        <p>Something <em class="rfc2119" title="MUST">MUST</em> happen.</p>
        <p>Something <em class="rfc2119" title="MUST NOT">MUST NOT</em> happen.</p>
        <p>Something <em class="rfc2119" title="SHOULD">SHOULD</em> happen.</p>
        <p>Something <em class="rfc2119" title="SHOULD NOT">SHOULD NOT</em> happen.</p>
        <p>Something <em class="rfc2119" title="SHALL">SHALL</em> happen.</p>
        <p>Something <em class="rfc2119" title="SHALL NOT">SHALL NOT</em> happen.</p>
        <p>Something is <em class="rfc2119" title="REQUIRED">REQUIRED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="NOT REQUIRED">NOT REQUIRED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="RECOMMENDED">RECOMMENDED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="NOT RECOMMENDED">NOT RECOMMENDED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="STRONGLY RECOMMENDED">STRONGLY RECOMMENDED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="STRONGLY NOT RECOMMENDED">STRONGLY NOT RECOMMENDED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="OPTIONAL">OPTIONAL</em>.</p>
        <p>Something is <em class="rfc2119" title="INDEPENDENTLY OPTIONAL">INDEPENDENTLY OPTIONAL</em>.</p>
        <p>Something is <em class="rfc2119" title="PERMITTED">PERMITTED</em> to happen.</p>
        <p>Something is <em class="rfc2119" title="NOT PERMITTED">NOT PERMITTED</em> to happen.</p>
        <div class="issue">
            <div class="issue-title" aria-level="2" role="heading" id="h_issue_2"><span>Issue 2:</span> A real problem</div>
            <p class="">This is a problem</p>
        </div>
        <div class="issue atrisk">
            <div class="issue-title" aria-level="2" role="heading" id="h_issue_3"><span>Feature at Risk 3:</span> A REAL problem</div>
            <p class="atrisk">This is a problem</p>
        </div>
        <div class="note">
            <div class="note-title" aria-level="2" role="heading" id="h_note_1"><span>Note:</span> About this</div>
            <p class="">Just a note</p>
        </div>
        <div class="impnote">
            <div class="impnote-title" aria-level="2" role="heading" id="h_impnote_2"><span>Implementation Note:</span> Imp Note Text</div>
            <p class="">Body of the implementation note</p>
        </div>
    </section>


    <section id="references" class="appendix" typeof="bibo:Chapter" resource="#references" rel="bibo:Chapter">
        <!--OddPage-->
        <h2 class="section-level-1" aria-level="1" role="heading" id="h2_references"><span class="secno section-level-1">A<span class="secno-decoration"> </span></span><span class="sec-title">References</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#references" property="url" aria-label="Permalink for references" title="Permalink for references"><span property="title" content="A References">§</span></a></span></h2>
        <section id="normative-references" typeof="bibo:Chapter" resource="#normative-references" rel="bibo:Chapter">
            <h3 class="section-level-2" aria-level="2" role="heading" id="h3_normative-references"><span class="secno section-level-2">A.1<span class="secno-decoration"> </span></span><span class="sec-title">Normative references</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#normative-references" property="url" aria-label="Permalink for normative-references" title="Permalink for normative-references"><span property="title" content="A.1 Normative references">§</span></a></span></h3>
            <dl class="bibliography" about=""><dt id="bib-REX">[REX]</dt>
                <dd rel="dcterms:requires"><strong>Overridden!</strong>
                </dd>
            </dl>
        </section>
        <section id="informative-references" typeof="bibo:Chapter" resource="#informative-references" rel="bibo:Chapter">
            <h3 class="section-level-2" aria-level="2" role="heading" id="h3_informative-references"><span class="secno section-level-2">A.2<span class="secno-decoration"> </span></span><span class="sec-title">Informative references</span><span typeof="bookmark" class="permalink">&nbsp;<a href="#informative-references" property="url" aria-label="Permalink for informative-references" title="Permalink for informative-references"><span property="title" content="A.2 Informative references">§</span></a></span></h3>
            <dl class="bibliography" about=""><dt id="bib-DOM4">[DOM4]</dt>
                <dd rel="dcterms:references">Anne van Kesteren; Aryeh Gregor; Ms2ger; Alex Russell; Robin Berjon. <a href="http://www.w3.org/TR/dom/"><cite>W3C DOM4</cite></a>. 8 May 2014. W3C Candidate Recommendation. URL: <a href="http://www.w3.org/TR/dom/">http://www.w3.org/TR/dom/</a>
                </dd><dt id="bib-MEMES">[MEMES]</dt>
                <dd rel="dcterms:references"><a href="http://w3cmemes.tumblr.com/">W3C Memes</a>
                </dd><dt id="bib-XML10">[XML10]</dt>
                <dd rel="dcterms:references">Tim Bray; Jean Paoli; Michael Sperberg-McQueen; Eve Maler; François Yergeau et al. <a href="http://www.w3.org/TR/xml"><cite>Extensible Markup Language (XML) 1.0 (Fifth Edition)</cite></a>. 26 November 2008. W3C Recommendation. URL: <a href="http://www.w3.org/TR/xml">http://www.w3.org/TR/xml</a>
                </dd>
            </dl>
        </section>
    </section>
    <section id="definition-map" class="introductory appendix">
        <h2 aria-level="1" role="heading" id="h2_definition-map">Definition Map</h2>
        <table>
            <thead>
                <tr>
                    <th>Kind</th>
                    <th>Name</th>
                    <th>ID</th>
                    <th>HTML</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>dfn</td>
                    <td>term number 3</td>
                    <td><a href="#dfn-term-number-3">dfn-term-number-3</a>
                    </td>
                    <td><abbr title="Term number 3">TERM3</abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term number 4</td>
                    <td><a href="#dfn-term-number-4">dfn-term-number-4</a>
                    </td>
                    <td>Term number 4</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term number 8</td>
                    <td><a href="#dfn-term-number-8">dfn-term-number-8</a>
                    </td>
                    <td>Term number 8</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term-number-3</td>
                    <td><a href="#dfn-term-number-3">dfn-term-number-3</a>
                    </td>
                    <td><abbr title="Term number 3">TERM3</abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term-number-4</td>
                    <td><a href="#dfn-term-number-4">dfn-term-number-4</a>
                    </td>
                    <td>Term number 4</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term-number-8</td>
                    <td><a href="#dfn-term-number-8">dfn-term-number-8</a>
                    </td>
                    <td>Term number 8</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term1</td>
                    <td><a href="#dfn-term1">dfn-term1</a>
                    </td>
                    <td>Term1</td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term4</td>
                    <td><a href="#dfn-term4">dfn-term4</a>
                    </td>
                    <td><abbr title="Term number 4">Term4</abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term6</td>
                    <td><a href="#dfn-term6">dfn-term6</a>
                    </td>
                    <td>Term<sub>6</sub>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term7</td>
                    <td><a href="#dfn-term7">dfn-term7</a>
                    </td>
                    <td><abbr>Term<sub>7</sub></abbr>
                    </td>
                </tr>
                <tr>
                    <td>dfn</td>
                    <td>term8</td>
                    <td><a href="#dfn-term8">dfn-term8</a>
                    </td>
                    <td><abbr title="Term number 8">Term<sub>8</sub></abbr>
                    </td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>col-1col-2col-3-first-second-third-second-row-first</td>
                    <td><a href="#field-col-1col-2col-3-first-second-third-second-row-first">field-col-1col-2col-3-first-second-third-second-row-first</a>
                    </td>
                    <td>first</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>col-1col-2col-3-first-second-third-second-row-second</td>
                    <td><a href="#field-col-1col-2col-3-first-second-third-second-row-second">field-col-1col-2col-3-first-second-third-second-row-second</a>
                    </td>
                    <td>second</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>col-1col-2col-3-first-second-third-second-row-third</td>
                    <td><a href="#field-col-1col-2col-3-first-second-third-second-row-third">field-col-1col-2col-3-first-second-third-second-row-third</a>
                    </td>
                    <td>third</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-128-bit cas completer supported</td>
                    <td><a href="#field-device-capabilities-2-register-128-bit-cas-completer-supported">field-device-capabilities-2-register-128-bit-cas-completer-supported</a>
                    </td>
                    <td>128-bit CAS Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-128-bit-cas-completer-supported</td>
                    <td><a href="#field-device-capabilities-2-register-128-bit-cas-completer-supported">field-device-capabilities-2-register-128-bit-cas-completer-supported</a>
                    </td>
                    <td>128-bit CAS Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-32-bit atomicop completer supported</td>
                    <td><a href="#field-device-capabilities-2-register-32-bit-atomicop-completer-supported">field-device-capabilities-2-register-32-bit-atomicop-completer-supported</a>
                    </td>
                    <td>32-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-32-bit-atomicop-completer-supported</td>
                    <td><a href="#field-device-capabilities-2-register-32-bit-atomicop-completer-supported">field-device-capabilities-2-register-32-bit-atomicop-completer-supported</a>
                    </td>
                    <td>32-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-64-bit atomicop completer supported</td>
                    <td><a href="#field-device-capabilities-2-register-64-bit-atomicop-completer-supported">field-device-capabilities-2-register-64-bit-atomicop-completer-supported</a>
                    </td>
                    <td>64-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-64-bit-atomicop-completer-supported</td>
                    <td><a href="#field-device-capabilities-2-register-64-bit-atomicop-completer-supported">field-device-capabilities-2-register-64-bit-atomicop-completer-supported</a>
                    </td>
                    <td>64-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-ari forwarding supported</td>
                    <td><a href="#field-device-capabilities-2-register-ari-forwarding-supported">field-device-capabilities-2-register-ari-forwarding-supported</a>
                    </td>
                    <td>ARI Forwarding Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-ari-forwarding-supported</td>
                    <td><a href="#field-device-capabilities-2-register-ari-forwarding-supported">field-device-capabilities-2-register-ari-forwarding-supported</a>
                    </td>
                    <td>ARI Forwarding Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-atomicop routing supported</td>
                    <td><a href="#field-device-capabilities-2-register-atomicop-routing-supported">field-device-capabilities-2-register-atomicop-routing-supported</a>
                    </td>
                    <td>AtomicOp Routing Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-atomicop-routing-supported</td>
                    <td><a href="#field-device-capabilities-2-register-atomicop-routing-supported">field-device-capabilities-2-register-atomicop-routing-supported</a>
                    </td>
                    <td>AtomicOp Routing Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-completion timeout disable supported</td>
                    <td><a href="#field-device-capabilities-2-register-completion-timeout-disable-supported">field-device-capabilities-2-register-completion-timeout-disable-supported</a>
                    </td>
                    <td>Completion Timeout Disable Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-completion timeout ranges supported</td>
                    <td><a href="#field-device-capabilities-2-register-completion-timeout-ranges-supported">field-device-capabilities-2-register-completion-timeout-ranges-supported</a>
                    </td>
                    <td>Completion Timeout Ranges Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-completion-timeout-disable-supported</td>
                    <td><a href="#field-device-capabilities-2-register-completion-timeout-disable-supported">field-device-capabilities-2-register-completion-timeout-disable-supported</a>
                    </td>
                    <td>Completion Timeout Disable Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-completion-timeout-ranges-supported</td>
                    <td><a href="#field-device-capabilities-2-register-completion-timeout-ranges-supported">field-device-capabilities-2-register-completion-timeout-ranges-supported</a>
                    </td>
                    <td>Completion Timeout Ranges Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-end-end tlp prefix supported</td>
                    <td><a href="#field-device-capabilities-2-register-end-end-tlp-prefix-supported">field-device-capabilities-2-register-end-end-tlp-prefix-supported</a>
                    </td>
                    <td>End-End TLP Prefix Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-end-end-tlp-prefix-supported</td>
                    <td><a href="#field-device-capabilities-2-register-end-end-tlp-prefix-supported">field-device-capabilities-2-register-end-end-tlp-prefix-supported</a>
                    </td>
                    <td>End-End TLP Prefix Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-extended fmt field supported</td>
                    <td><a href="#field-device-capabilities-2-register-extended-fmt-field-supported">field-device-capabilities-2-register-extended-fmt-field-supported</a>
                    </td>
                    <td>Extended Fmt Field Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-extended-fmt-field-supported</td>
                    <td><a href="#field-device-capabilities-2-register-extended-fmt-field-supported">field-device-capabilities-2-register-extended-fmt-field-supported</a>
                    </td>
                    <td>Extended Fmt Field Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-frs supported</td>
                    <td><a href="#field-device-capabilities-2-register-frs-supported">field-device-capabilities-2-register-frs-supported</a>
                    </td>
                    <td>FRS Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-frs-supported</td>
                    <td><a href="#field-device-capabilities-2-register-frs-supported">field-device-capabilities-2-register-frs-supported</a>
                    </td>
                    <td>FRS Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-ln system cls</td>
                    <td><a href="#field-device-capabilities-2-register-ln-system-cls">field-device-capabilities-2-register-ln-system-cls</a>
                    </td>
                    <td>LN System CLS</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-ln-system-cls</td>
                    <td><a href="#field-device-capabilities-2-register-ln-system-cls">field-device-capabilities-2-register-ln-system-cls</a>
                    </td>
                    <td>LN System CLS</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-ltr mechanism supported</td>
                    <td><a href="#field-device-capabilities-2-register-ltr-mechanism-supported">field-device-capabilities-2-register-ltr-mechanism-supported</a>
                    </td>
                    <td>LTR Mechanism Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-ltr-mechanism-supported</td>
                    <td><a href="#field-device-capabilities-2-register-ltr-mechanism-supported">field-device-capabilities-2-register-ltr-mechanism-supported</a>
                    </td>
                    <td>LTR Mechanism Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-max end-end tlp prefixes</td>
                    <td><a href="#field-device-capabilities-2-register-max-end-end-tlp-prefixes">field-device-capabilities-2-register-max-end-end-tlp-prefixes</a>
                    </td>
                    <td>Max End-End TLP Prefixes</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-max-end-end-tlp-prefixes</td>
                    <td><a href="#field-device-capabilities-2-register-max-end-end-tlp-prefixes">field-device-capabilities-2-register-max-end-end-tlp-prefixes</a>
                    </td>
                    <td>Max End-End TLP Prefixes</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-no ro-enabled pr-pr passing</td>
                    <td><a href="#field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing</a>
                    </td>
                    <td>No RO-enabled PR-PR Passing</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-no-ro-enabled-pr-pr-passing</td>
                    <td><a href="#field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">field-device-capabilities-2-register-no-ro-enabled-pr-pr-passing</a>
                    </td>
                    <td>No RO-enabled PR-PR Passing</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-obff supported</td>
                    <td><a href="#field-device-capabilities-2-register-obff-supported">field-device-capabilities-2-register-obff-supported</a>
                    </td>
                    <td>OBFF Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-obff-supported</td>
                    <td><a href="#field-device-capabilities-2-register-obff-supported">field-device-capabilities-2-register-obff-supported</a>
                    </td>
                    <td>OBFF Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-tph completer supported</td>
                    <td><a href="#field-device-capabilities-2-register-tph-completer-supported">field-device-capabilities-2-register-tph-completer-supported</a>
                    </td>
                    <td>TPH Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>device-capabilities-2-register-tph-completer-supported</td>
                    <td><a href="#field-device-capabilities-2-register-tph-completer-supported">field-device-capabilities-2-register-tph-completer-supported</a>
                    </td>
                    <td>TPH Completer Supported</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-ab</td>
                    <td><a href="#field-pcisig-style-register-1-ab">field-pcisig-style-register-1-ab</a>
                    </td>
                    <td>Ab</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit 14a</td>
                    <td><a href="#field-pcisig-style-register-1-bit-14a">field-pcisig-style-register-1-bit-14a</a>
                    </td>
                    <td>bit 14a</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit 6a</td>
                    <td><a href="#field-pcisig-style-register-1-bit-6a">field-pcisig-style-register-1-bit-6a</a>
                    </td>
                    <td>bit 6a</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit 6b</td>
                    <td><a href="#field-pcisig-style-register-1-bit-6b">field-pcisig-style-register-1-bit-6b</a>
                    </td>
                    <td>bit 6b</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit-14a</td>
                    <td><a href="#field-pcisig-style-register-1-bit-14a">field-pcisig-style-register-1-bit-14a</a>
                    </td>
                    <td>bit 14a</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit-6a</td>
                    <td><a href="#field-pcisig-style-register-1-bit-6a">field-pcisig-style-register-1-bit-6a</a>
                    </td>
                    <td>bit 6a</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit-6b</td>
                    <td><a href="#field-pcisig-style-register-1-bit-6b">field-pcisig-style-register-1-bit-6b</a>
                    </td>
                    <td>bit 6b</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit1_2</td>
                    <td><a href="#field-pcisig-style-register-1-bit1_2">field-pcisig-style-register-1-bit1_2</a>
                    </td>
                    <td>bit1_2</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit3</td>
                    <td><a href="#field-pcisig-style-register-1-bit3">field-pcisig-style-register-1-bit3</a>
                    </td>
                    <td>bit3</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit7</td>
                    <td><a href="#field-pcisig-style-register-1-bit7">field-pcisig-style-register-1-bit7</a>
                    </td>
                    <td>bit7</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit8</td>
                    <td><a href="#field-pcisig-style-register-1-bit8">field-pcisig-style-register-1-bit8</a>
                    </td>
                    <td>bit8</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-bit9</td>
                    <td><a href="#field-pcisig-style-register-1-bit9">field-pcisig-style-register-1-bit9</a>
                    </td>
                    <td>bit9</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-fourth</td>
                    <td><a href="#field-pcisig-style-register-1-fourth">field-pcisig-style-register-1-fourth</a>
                    </td>
                    <td>fourth</td>
                </tr>
                <tr>
                    <td>field</td>
                    <td>pcisig-style-register-1-z</td>
                    <td><a href="#field-pcisig-style-register-1-z">field-pcisig-style-register-1-z</a>
                    </td>
                    <td>Z</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>pin2</td>
                    <td><a href="#pin-pin2">pin-pin2</a>
                    </td>
                    <td>PIN2#</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>pin2#</td>
                    <td><a href="#pin-pin2">pin-pin2</a>
                    </td>
                    <td>PIN2#</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>pin2a</td>
                    <td><a href="#pin-pin2a">pin-pin2a</a>
                    </td>
                    <td>PIN2a#</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>pin2a#</td>
                    <td><a href="#pin-pin2a">pin-pin2a</a>
                    </td>
                    <td>PIN2a#</td>
                </tr>
                <tr>
                    <td>pin</td>
                    <td>term9</td>
                    <td><a href="#pin-term9">pin-term9</a>
                    </td>
                    <td>Term9</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>128-bit cas completer supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-128-bit-cas-completer-supported">regpict-device-capabilities-2-register-128-bit-cas-completer-supported</a>
                    </td>
                    <td>128-bit CAS Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>32-bit atomicop completer supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported">regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported</a>
                    </td>
                    <td>32-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>64-bit atomicop completer supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported">regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported</a>
                    </td>
                    <td>64-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>ab</td>
                    <td><a href="#regpict-pcisig-style-register-1-ab">regpict-pcisig-style-register-1-ab</a>
                    </td>
                    <td>Ab</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>ari forwarding supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-ari-forwarding-supported">regpict-device-capabilities-2-register-ari-forwarding-supported</a>
                    </td>
                    <td>ARI Forwarding Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>atomicop routing supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-atomicop-routing-supported">regpict-device-capabilities-2-register-atomicop-routing-supported</a>
                    </td>
                    <td>AtomicOp Routing Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit 14a</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit-14a">regpict-pcisig-style-register-1-bit-14a</a>
                    </td>
                    <td>bit 14a</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit 20:14</td>
                    <td><a href="#regpict-json-register-bit-20-14">regpict-json-register-bit-20-14</a>
                    </td>
                    <td>bit 20:14</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit 6a</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit-6a">regpict-pcisig-style-register-1-bit-6a</a>
                    </td>
                    <td>bit 6a</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit10</td>
                    <td><a href="#regpict-json-register-bit10">regpict-json-register-bit10</a>
                    </td>
                    <td>bit10</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit11</td>
                    <td><a href="#regpict-json-register-bit11-1">regpict-json-register-bit11-1</a>
                    </td>
                    <td>bit11</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit13</td>
                    <td><a href="#regpict-json-register-bit13">regpict-json-register-bit13</a>
                    </td>
                    <td>bit13</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit1_2</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit1_2">regpict-pcisig-style-register-1-bit1_2</a>
                    </td>
                    <td>bit1_2</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit3</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit3">regpict-pcisig-style-register-1-bit3</a>
                    </td>
                    <td>bit3</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit5</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit5">regpict-pcisig-style-register-1-bit5</a>
                    </td>
                    <td>bit5</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit7</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit7">regpict-pcisig-style-register-1-bit7</a>
                    </td>
                    <td>bit7</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit8</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit8">regpict-pcisig-style-register-1-bit8</a>
                    </td>
                    <td>bit8</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>bit9</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit9">regpict-pcisig-style-register-1-bit9</a>
                    </td>
                    <td>bit9</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>byte</td>
                    <td><a href="#regpict-json-register-byte">regpict-json-register-byte</a>
                    </td>
                    <td>byte</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>completion timeout disable supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-completion-timeout-disable-supported">regpict-device-capabilities-2-register-completion-timeout-disable-supported</a>
                    </td>
                    <td>Completion Timeout Disable Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>completion timeout ranges supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-completion-timeout-ranges-supported">regpict-device-capabilities-2-register-completion-timeout-ranges-supported</a>
                    </td>
                    <td>Completion Timeout Ranges Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-128-bit-cas-completer-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-128-bit-cas-completer-supported">regpict-device-capabilities-2-register-128-bit-cas-completer-supported</a>
                    </td>
                    <td>128-bit CAS Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-32-bit-atomicop-completer-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported">regpict-device-capabilities-2-register-32-bit-atomicop-completer-supported</a>
                    </td>
                    <td>32-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-64-bit-atomicop-completer-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported">regpict-device-capabilities-2-register-64-bit-atomicop-completer-supported</a>
                    </td>
                    <td>64-bit AtomicOp Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-ari-forwarding-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-ari-forwarding-supported">regpict-device-capabilities-2-register-ari-forwarding-supported</a>
                    </td>
                    <td>ARI Forwarding Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-atomicop-routing-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-atomicop-routing-supported">regpict-device-capabilities-2-register-atomicop-routing-supported</a>
                    </td>
                    <td>AtomicOp Routing Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-completion-timeout-disable-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-completion-timeout-disable-supported">regpict-device-capabilities-2-register-completion-timeout-disable-supported</a>
                    </td>
                    <td>Completion Timeout Disable Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-completion-timeout-ranges-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-completion-timeout-ranges-supported">regpict-device-capabilities-2-register-completion-timeout-ranges-supported</a>
                    </td>
                    <td>Completion Timeout Ranges Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-end-end-tlp-prefix-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-end-end-tlp-prefix-supported">regpict-device-capabilities-2-register-end-end-tlp-prefix-supported</a>
                    </td>
                    <td>End-End TLP Prefix Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-extended-fmt-field-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-extended-fmt-field-supported">regpict-device-capabilities-2-register-extended-fmt-field-supported</a>
                    </td>
                    <td>Extended Fmt Field Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-frs-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-frs-supported">regpict-device-capabilities-2-register-frs-supported</a>
                    </td>
                    <td>FRS Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-ln-system-cls</td>
                    <td><a href="#regpict-device-capabilities-2-register-ln-system-cls">regpict-device-capabilities-2-register-ln-system-cls</a>
                    </td>
                    <td>LN System CLS</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-ltr-mechanism-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-ltr-mechanism-supported">regpict-device-capabilities-2-register-ltr-mechanism-supported</a>
                    </td>
                    <td>LTR Mechanism Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-max-end-end-tlp-prefixes</td>
                    <td><a href="#regpict-device-capabilities-2-register-max-end-end-tlp-prefixes">regpict-device-capabilities-2-register-max-end-end-tlp-prefixes</a>
                    </td>
                    <td>Max End-End TLP Prefixes</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-no-ro-enabled-pr-pr-passing</td>
                    <td><a href="#regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing</a>
                    </td>
                    <td>No RO-enabled PR-PR Passing</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-obff-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-obff-supported">regpict-device-capabilities-2-register-obff-supported</a>
                    </td>
                    <td>OBFF Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>device-capabilities-2-register-tph-completer-supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-tph-completer-supported">regpict-device-capabilities-2-register-tph-completer-supported</a>
                    </td>
                    <td>TPH Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>end-end tlp prefix supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-end-end-tlp-prefix-supported">regpict-device-capabilities-2-register-end-end-tlp-prefix-supported</a>
                    </td>
                    <td>End-End TLP Prefix Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>extended fmt field supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-extended-fmt-field-supported">regpict-device-capabilities-2-register-extended-fmt-field-supported</a>
                    </td>
                    <td>Extended Fmt Field Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>field 4:0</td>
                    <td><a href="#regpict-json-register-field-4-0">regpict-json-register-field-4-0</a>
                    </td>
                    <td>field 4:0</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>frs supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-frs-supported">regpict-device-capabilities-2-register-frs-supported</a>
                    </td>
                    <td>FRS Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-bit-20-14</td>
                    <td><a href="#regpict-json-register-bit-20-14">regpict-json-register-bit-20-14</a>
                    </td>
                    <td>bit 20:14</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-bit10</td>
                    <td><a href="#regpict-json-register-bit10">regpict-json-register-bit10</a>
                    </td>
                    <td>bit10</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-bit11</td>
                    <td><a href="#regpict-json-register-bit11">regpict-json-register-bit11</a>
                    </td>
                    <td>bit11</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-bit11-1</td>
                    <td><a href="#regpict-json-register-bit11-1">regpict-json-register-bit11-1</a>
                    </td>
                    <td>bit11</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-bit13</td>
                    <td><a href="#regpict-json-register-bit13">regpict-json-register-bit13</a>
                    </td>
                    <td>bit13</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-bit9</td>
                    <td><a href="#regpict-json-register-bit9">regpict-json-register-bit9</a>
                    </td>
                    <td>bit9</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-byte</td>
                    <td><a href="#regpict-json-register-byte">regpict-json-register-byte</a>
                    </td>
                    <td>byte</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-field-4-0</td>
                    <td><a href="#regpict-json-register-field-4-0">regpict-json-register-field-4-0</a>
                    </td>
                    <td>field 4:0</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>json-register-very-long-name-that-will-never-fit</td>
                    <td><a href="#regpict-json-register-very-long-name-that-will-never-fit">regpict-json-register-very-long-name-that-will-never-fit</a>
                    </td>
                    <td>Very long name that will never fit</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>ln system cls</td>
                    <td><a href="#regpict-device-capabilities-2-register-ln-system-cls">regpict-device-capabilities-2-register-ln-system-cls</a>
                    </td>
                    <td>LN System CLS</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>ltr mechanism supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-ltr-mechanism-supported">regpict-device-capabilities-2-register-ltr-mechanism-supported</a>
                    </td>
                    <td>LTR Mechanism Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>max end-end tlp prefixes</td>
                    <td><a href="#regpict-device-capabilities-2-register-max-end-end-tlp-prefixes">regpict-device-capabilities-2-register-max-end-end-tlp-prefixes</a>
                    </td>
                    <td>Max End-End TLP Prefixes</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>no ro-enabled pr-pr passing</td>
                    <td><a href="#regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing">regpict-device-capabilities-2-register-no-ro-enabled-pr-pr-passing</a>
                    </td>
                    <td>No RO-enabled PR-PR Passing</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>obff supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-obff-supported">regpict-device-capabilities-2-register-obff-supported</a>
                    </td>
                    <td>OBFF Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-ab</td>
                    <td><a href="#regpict-pcisig-style-register-1-ab">regpict-pcisig-style-register-1-ab</a>
                    </td>
                    <td>Ab</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit-14a</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit-14a">regpict-pcisig-style-register-1-bit-14a</a>
                    </td>
                    <td>bit 14a</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit-6a</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit-6a">regpict-pcisig-style-register-1-bit-6a</a>
                    </td>
                    <td>bit 6a</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit1_2</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit1_2">regpict-pcisig-style-register-1-bit1_2</a>
                    </td>
                    <td>bit1_2</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit3</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit3">regpict-pcisig-style-register-1-bit3</a>
                    </td>
                    <td>bit3</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit5</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit5">regpict-pcisig-style-register-1-bit5</a>
                    </td>
                    <td>bit5</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit7</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit7">regpict-pcisig-style-register-1-bit7</a>
                    </td>
                    <td>bit7</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit8</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit8">regpict-pcisig-style-register-1-bit8</a>
                    </td>
                    <td>bit8</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-bit9</td>
                    <td><a href="#regpict-pcisig-style-register-1-bit9">regpict-pcisig-style-register-1-bit9</a>
                    </td>
                    <td>bit9</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>pcisig-style-register-1-z</td>
                    <td><a href="#regpict-pcisig-style-register-1-z">regpict-pcisig-style-register-1-z</a>
                    </td>
                    <td>Z</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>tph completer supported</td>
                    <td><a href="#regpict-device-capabilities-2-register-tph-completer-supported">regpict-device-capabilities-2-register-tph-completer-supported</a>
                    </td>
                    <td>TPH Completer Supported</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>very long name that will never fit</td>
                    <td><a href="#regpict-json-register-very-long-name-that-will-never-fit">regpict-json-register-very-long-name-that-will-never-fit</a>
                    </td>
                    <td>Very long name that will never fit</td>
                </tr>
                <tr>
                    <td>regpict</td>
                    <td>z</td>
                    <td><a href="#regpict-pcisig-style-register-1-z">regpict-pcisig-style-register-1-z</a>
                    </td>
                    <td>Z</td>
                </tr>
                <tr>
                    <td>signal</td>
                    <td>term9</td>
                    <td><a href="#signal-term9">signal-term9</a>
                    </td>
                    <td>Term9</td>
                </tr>
                <tr>
                    <td>state</td>
                    <td>d3cold</td>
                    <td><a href="#state-d3cold">state-d3cold</a>
                    </td>
                    <td>D3<sub>cold</sub>
                    </td>
                </tr>
                <tr>
                    <td>state</td>
                    <td>detect.quiet</td>
                    <td><a href="#state-detect.quiet">state-detect.quiet</a>
                    </td>
                    <td>Detect.Quiet</td>
                </tr>
                <tr>
                    <td>term</td>
                    <td>term 9</td>
                    <td><a href="#term-term-9">term-term-9</a>
                    </td>
                    <td>Term 9</td>
                </tr>
                <tr>
                    <td>term</td>
                    <td>term-9</td>
                    <td><a href="#term-term-9">term-term-9</a>
                    </td>
                    <td>Term 9</td>
                </tr>
                <tr>
                    <td>term</td>
                    <td>term9</td>
                    <td><a href="#term-term9-1">term-term9-1</a>
                    </td>
                    <td>Term9<span class="respec-error"> Definition 'term-term9' is defined more than once </span>
                    </td>
                </tr>
                <tr>
                    <td>term</td>
                    <td>term9-1</td>
                    <td><a href="#term-term9-1">term-term9-1</a>
                    </td>
                    <td>Term9<span class="respec-error"> Definition 'term-term9' is defined more than once </span>
                    </td>
                </tr>
            </tbody>
        </table>
    </section>
    <section id="xref-map" class="introductory appendix">
        <h2 aria-level="1" role="heading" id="h2_xref-map">Section, Figure and Table ID Map</h2>
        <table>
            <thead>
                <tr>
                    <th>Number</th>
                    <th>Name</th>
                    <th>ID</th>
                </tr>
            </thead>
            <tbody>
                <tr>
                    <td>1&nbsp;</td>
                    <td>Informative section</td>
                    <td><a href="#sect-informative-section">sect-informative-section</a>
                    </td>
                </tr>
                <tr>
                    <td>1.1&nbsp;</td>
                    <td>Inner section</td>
                    <td><a href="#sect-inner-section">sect-inner-section</a>
                    </td>
                </tr>
                <tr>
                    <td>1.2&nbsp;</td>
                    <td>Other inner section</td>
                    <td><a href="#sect-other-inner-section">sect-other-inner-section</a>
                    </td>
                </tr>
                <tr>
                    <td>2&nbsp;</td>
                    <td>Terms and Acronyms</td>
                    <td><a href="#sect-terms-and-acronyms">sect-terms-and-acronyms</a>
                    </td>
                </tr>
                <tr>
                    <td>2.1&nbsp;</td>
                    <td>References:</td>
                    <td><a href="#sect-references">sect-references</a>
                    </td>
                </tr>
                <tr>
                    <td>3&nbsp;</td>
                    <td>MathML Test</td>
                    <td><a href="#sect-mathml-test">sect-mathml-test</a>
                    </td>
                </tr>
                <tr>
                    <td>4&nbsp;</td>
                    <td>JSON Example Register Figure</td>
                    <td><a href="#sect-json-example-register-figure">sect-json-example-register-figure</a>
                    </td>
                </tr>
                <tr>
                    <td>5&nbsp;</td>
                    <td>PCISIG style Registers</td>
                    <td><a href="#sect-pcisig-style-registers">sect-pcisig-style-registers</a>
                    </td>
                </tr>
                <tr>
                    <td>6&nbsp;</td>
                    <td>Device Capabilities 2 Register (Offset 24h)</td>
                    <td><a href="#sect-device-capabilities-2-register-offset-24h">sect-device-capabilities-2-register-offset-24h</a>
                    </td>
                </tr>
                <tr>
                    <td>6.1&nbsp;</td>
                    <td>Field referenced</td>
                    <td><a href="#sect-field-referenced">sect-field-referenced</a>
                    </td>
                </tr>
                <tr>
                    <td>7&nbsp;</td>
                    <td>Name clashes after and deep stuff</td>
                    <td><a href="#sect-name-clashes-after-and-deep-stuff">sect-name-clashes-after-and-deep-stuff</a>
                    </td>
                </tr>
                <tr>
                    <td>A&nbsp;</td>
                    <td>References</td>
                    <td><a href="#references">references</a>
                    </td>
                </tr>
                <tr>
                    <td>A.1&nbsp;</td>
                    <td>Normative references</td>
                    <td><a href="#normative-references">normative-references</a>
                    </td>
                </tr>
                <tr>
                    <td>A.2&nbsp;</td>
                    <td>Informative references</td>
                    <td><a href="#informative-references">informative-references</a>
                    </td>
                </tr>
                <tr>
                    <td>4‑1</td>
                    <td>Graph for JSON Defined Register Example</td>
                    <td><a href="#json-register">json-register</a>
                    </td>
                </tr>
                <tr>
                    <td>5‑1</td>
                    <td>PCISIG-Style Register #1</td>
                    <td><a href="#fig-pcisig-style-register-1">fig-pcisig-style-register-1</a>
                    </td>
                </tr>
                <tr>
                    <td>6‑1</td>
                    <td>Device Capabilities 2 Register</td>
                    <td><a href="#fig-device-capabilities-2-register">fig-device-capabilities-2-register</a>
                    </td>
                </tr>
                <tr>
                    <td>5‑1</td>
                    <td>PCISIG-Style Register #1</td>
                    <td><a href="#tbl-pcisig-style-register-1">tbl-pcisig-style-register-1</a>
                    </td>
                </tr>
                <tr>
                    <td>6‑1</td>
                    <td>Device Capabilities 2 Register</td>
                    <td><a href="#tbl-device-capabilities-2-register">tbl-device-capabilities-2-register</a>
                    </td>
                </tr>
            </tbody>
        </table>
    </section>
</body>

</html>