

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_695_16'
================================================================
* Date:           Thu Jun 20 21:02:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.318 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      214|      214|  0.973 us|  0.973 us|  214|  214|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_695_16  |      212|      212|        21|          8|          1|    25|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     3323|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     3525|     3204|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1389|    -|
|Register             |        -|     -|     3463|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     6988|     7916|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U571    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U572    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U573    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U574    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U575    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U576    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U577    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U578    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U579    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U582    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U583    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U587    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U588    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U593    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U594    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |sparsemux_21_4_32_1_1_U580  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U581  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U584  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U585  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U586  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U589  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U590  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U591  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U592  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U595  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U596  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U597  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U598  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U599  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U600  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U601  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |urem_9ns_5ns_4_13_1_U556    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U557    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U558    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U559    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U560    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U561    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U562    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U563    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U564    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U565    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U566    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U567    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U568    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U569    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U570    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|  15| 3525| 3204|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln695_1_fu_1835_p2     |         +|   0|  0|   12|           5|           1|
    |add_ln695_fu_2010_p2       |         +|   0|  0|   16|           9|           5|
    |add_ln698_fu_2458_p2       |         +|   0|  0|   13|           6|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln695_fu_1829_p2      |      icmp|   0|  0|   12|           5|           4|
    |icmp_ln698_1_fu_2121_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_2_fu_2192_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_3_fu_2197_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_4_fu_2044_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_5_fu_2268_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_6_fu_2273_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_7_fu_2344_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_8_fu_2349_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_9_fu_2529_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_fu_2116_p2      |      icmp|   0|  0|   16|           9|           8|
    |grp_fu_1856_p0             |        or|   0|  0|    9|           9|           1|
    |grp_fu_1872_p0             |        or|   0|  0|    9|           9|           2|
    |grp_fu_1883_p0             |        or|   0|  0|    9|           9|           2|
    |grp_fu_1894_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1905_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1916_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1927_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1938_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1949_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1960_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1971_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1982_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1993_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_2004_p0             |        or|   0|  0|    9|           9|           4|
    |or_ln698_15_fu_3396_p2     |        or|   0|  0|  288|         288|         288|
    |or_ln698_9_fu_2039_p2      |        or|   0|  0|    9|           9|           4|
    |select_ln698_1_fu_3335_p3  |    select|   0|  0|  221|           1|         256|
    |select_ln698_2_fu_3356_p3  |    select|   0|  0|  276|           1|         320|
    |select_ln698_3_fu_3363_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln698_4_fu_2693_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln698_5_fu_3439_p3  |    select|   0|  0|  331|           1|         384|
    |select_ln698_6_fu_3461_p3  |    select|   0|  0|  359|           1|         416|
    |select_ln698_7_fu_3585_p3  |    select|   0|  0|  388|           1|         448|
    |select_ln698_8_fu_3607_p3  |    select|   0|  0|  408|           1|         480|
    |select_ln698_9_fu_3682_p3  |    select|   0|  0|  428|           1|         512|
    |select_ln698_fu_3317_p3    |    select|   0|  0|  208|           1|         224|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 3323|         550|        3535|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar131_load   |   9|          2|    5|         10|
    |gmem4_blk_n_W                     |   9|          2|    1|          2|
    |i_fu_190                          |   9|          2|    9|         18|
    |indvar131_fu_194                  |   9|          2|    5|         10|
    |reg_1662                          |   9|          2|   32|         64|
    |reg_1667                          |   9|          2|   32|         64|
    |reg_1672                          |   9|          2|   32|         64|
    |reg_1677                          |   9|          2|   32|         64|
    |reg_1682                          |   9|          2|   32|         64|
    |reg_1687                          |   9|          2|   32|         64|
    |reg_1692                          |   9|          2|   32|         64|
    |reg_1697                          |   9|          2|   32|         64|
    |reg_1702                          |   9|          2|   32|         64|
    |reg_1707                          |   9|          2|   32|         64|
    |reg_1712                          |   9|          2|   32|         64|
    |reg_1717                          |   9|          2|   32|         64|
    |reg_1722                          |   9|          2|   32|         64|
    |reg_1727                          |   9|          2|   32|         64|
    |reg_1732                          |   9|          2|   32|         64|
    |reg_1737                          |   9|          2|   32|         64|
    |reg_1742                          |   9|          2|   32|         64|
    |reg_1747                          |   9|          2|   32|         64|
    |reg_1752                          |   9|          2|   32|         64|
    |reg_1757                          |   9|          2|   32|         64|
    |reg_1762                          |   9|          2|   32|         64|
    |reg_1767                          |   9|          2|   32|         64|
    |reg_1772                          |   9|          2|   32|         64|
    |reg_1777                          |   9|          2|   32|         64|
    |reg_1782                          |   9|          2|   32|         64|
    |reg_1787                          |   9|          2|   32|         64|
    |reg_1792                          |   9|          2|   32|         64|
    |reg_1797                          |   9|          2|   32|         64|
    |reg_1802                          |   9|          2|   32|         64|
    |reg_1807                          |   9|          2|   32|         64|
    |v4_1_address0                     |  49|          9|    6|         54|
    |v4_1_address1                     |  49|          9|    6|         54|
    |v4_2_address0                     |  49|          9|    6|         54|
    |v4_2_address1                     |  49|          9|    6|         54|
    |v4_3_address0                     |  49|          9|    6|         54|
    |v4_3_address1                     |  49|          9|    6|         54|
    |v4_4_address0                     |  49|          9|    6|         54|
    |v4_4_address1                     |  49|          9|    6|         54|
    |v4_5_address0                     |  49|          9|    6|         54|
    |v4_5_address1                     |  49|          9|    6|         54|
    |v4_6_address0                     |  49|          9|    6|         54|
    |v4_6_address1                     |  49|          9|    6|         54|
    |v4_7_address0                     |  49|          9|    6|         54|
    |v4_7_address1                     |  49|          9|    6|         54|
    |v4_8_address0                     |  49|          9|    6|         54|
    |v4_8_address1                     |  49|          9|    6|         54|
    |v4_9_address0                     |  49|          9|    6|         54|
    |v4_9_address1                     |  49|          9|    6|         54|
    |v4_address0                       |  49|          9|    6|         54|
    |v4_address1                       |  49|          9|    6|         54|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1389|        269| 1115|       3077|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    8|   0|    8|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |i_fu_190                           |    9|   0|    9|          0|
    |i_load_reg_3718                    |    9|   0|    9|          0|
    |icmp_ln695_reg_3714                |    1|   0|    1|          0|
    |icmp_ln695_reg_3714_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln698_1_reg_3948              |    1|   0|    1|          0|
    |icmp_ln698_2_reg_4053              |    1|   0|    1|          0|
    |icmp_ln698_3_reg_4058              |    1|   0|    1|          0|
    |icmp_ln698_4_reg_3838              |    1|   0|    1|          0|
    |icmp_ln698_5_reg_4173              |    1|   0|    1|          0|
    |icmp_ln698_6_reg_4178              |    1|   0|    1|          0|
    |icmp_ln698_7_reg_4343              |    1|   0|    1|          0|
    |icmp_ln698_8_reg_4348              |    1|   0|    1|          0|
    |icmp_ln698_9_reg_4468              |    1|   0|    1|          0|
    |icmp_ln698_reg_3943                |    1|   0|    1|          0|
    |indvar131_fu_194                   |    5|   0|    5|          0|
    |or_ln698_10_reg_3797               |    6|   0|    9|          3|
    |or_ln698_11_reg_3804               |    7|   0|    9|          2|
    |or_ln698_12_reg_3811               |    6|   0|    9|          3|
    |or_ln698_13_reg_3818               |    6|   0|    9|          3|
    |or_ln698_14_reg_3825               |    5|   0|    9|          4|
    |or_ln698_1_reg_3745                |    8|   0|    9|          1|
    |or_ln698_1_reg_3745_pp0_iter1_reg  |    8|   0|    9|          1|
    |or_ln698_2_reg_3751                |    7|   0|    9|          2|
    |or_ln698_2_reg_3751_pp0_iter1_reg  |    7|   0|    9|          2|
    |or_ln698_3_reg_3757                |    8|   0|    9|          1|
    |or_ln698_4_reg_3763                |    7|   0|    9|          2|
    |or_ln698_5_reg_3769                |    7|   0|    9|          2|
    |or_ln698_6_reg_3776                |    6|   0|    9|          3|
    |or_ln698_7_reg_3783                |    8|   0|    9|          1|
    |or_ln698_8_reg_3790                |    7|   0|    9|          2|
    |or_ln698_reg_3739                  |    8|   0|    9|          1|
    |or_ln698_reg_3739_pp0_iter1_reg    |    8|   0|    9|          1|
    |reg_1582                           |   32|   0|   32|          0|
    |reg_1586                           |   32|   0|   32|          0|
    |reg_1590                           |   32|   0|   32|          0|
    |reg_1594                           |   32|   0|   32|          0|
    |reg_1598                           |   32|   0|   32|          0|
    |reg_1602                           |   32|   0|   32|          0|
    |reg_1606                           |   32|   0|   32|          0|
    |reg_1610                           |   32|   0|   32|          0|
    |reg_1614                           |   32|   0|   32|          0|
    |reg_1618                           |   32|   0|   32|          0|
    |reg_1622                           |   32|   0|   32|          0|
    |reg_1626                           |   32|   0|   32|          0|
    |reg_1630                           |   32|   0|   32|          0|
    |reg_1634                           |   32|   0|   32|          0|
    |reg_1638                           |   32|   0|   32|          0|
    |reg_1642                           |   32|   0|   32|          0|
    |reg_1646                           |   32|   0|   32|          0|
    |reg_1650                           |   32|   0|   32|          0|
    |reg_1654                           |   32|   0|   32|          0|
    |reg_1658                           |   32|   0|   32|          0|
    |reg_1662                           |   32|   0|   32|          0|
    |reg_1667                           |   32|   0|   32|          0|
    |reg_1672                           |   32|   0|   32|          0|
    |reg_1677                           |   32|   0|   32|          0|
    |reg_1682                           |   32|   0|   32|          0|
    |reg_1687                           |   32|   0|   32|          0|
    |reg_1692                           |   32|   0|   32|          0|
    |reg_1697                           |   32|   0|   32|          0|
    |reg_1702                           |   32|   0|   32|          0|
    |reg_1707                           |   32|   0|   32|          0|
    |reg_1712                           |   32|   0|   32|          0|
    |reg_1717                           |   32|   0|   32|          0|
    |reg_1722                           |   32|   0|   32|          0|
    |reg_1727                           |   32|   0|   32|          0|
    |reg_1732                           |   32|   0|   32|          0|
    |reg_1737                           |   32|   0|   32|          0|
    |reg_1742                           |   32|   0|   32|          0|
    |reg_1747                           |   32|   0|   32|          0|
    |reg_1752                           |   32|   0|   32|          0|
    |reg_1757                           |   32|   0|   32|          0|
    |reg_1762                           |   32|   0|   32|          0|
    |reg_1767                           |   32|   0|   32|          0|
    |reg_1772                           |   32|   0|   32|          0|
    |reg_1777                           |   32|   0|   32|          0|
    |reg_1782                           |   32|   0|   32|          0|
    |reg_1787                           |   32|   0|   32|          0|
    |reg_1792                           |   32|   0|   32|          0|
    |reg_1797                           |   32|   0|   32|          0|
    |reg_1802                           |   32|   0|   32|          0|
    |reg_1807                           |   32|   0|   32|          0|
    |select_ln698_4_reg_4488            |   32|   0|   32|          0|
    |select_ln698_6_reg_4824            |  416|   0|  416|          0|
    |select_ln698_9_reg_4840            |  512|   0|  512|          0|
    |tmp_10_reg_4694                    |   32|   0|   32|          0|
    |tmp_11_reg_4699                    |   32|   0|   32|          0|
    |tmp_16_reg_4814                    |   32|   0|   32|          0|
    |tmp_17_reg_4819                    |   32|   0|   32|          0|
    |tmp_18_reg_4830                    |   32|   0|   32|          0|
    |tmp_19_reg_4835                    |   32|   0|   32|          0|
    |tmp_1_reg_4709                     |   32|   0|   32|          0|
    |tmp_4_reg_4353                     |   32|   0|   32|          0|
    |tmp_59_reg_4463                    |    6|   0|    6|          0|
    |tmp_5_reg_4358                     |   32|   0|   32|          0|
    |tmp_7_reg_4478                     |   32|   0|   32|          0|
    |tmp_9_reg_4483                     |   32|   0|   32|          0|
    |tmp_reg_3832                       |    6|   0|    6|          0|
    |tmp_s_reg_4704                     |   32|   0|   32|          0|
    |trunc_ln699_reg_4473               |    4|   0|    4|          0|
    |urem_ln698_1_reg_4068              |    4|   0|    4|          0|
    |urem_ln698_2_reg_4183              |    4|   0|    4|          0|
    |urem_ln698_3_reg_4188              |    4|   0|    4|          0|
    |urem_ln698_reg_4063                |    4|   0|    4|          0|
    |v4_1_load_9_reg_4198               |   32|   0|   32|          0|
    |v4_2_load_9_reg_4203               |   32|   0|   32|          0|
    |v4_3_load_9_reg_4208               |   32|   0|   32|          0|
    |v4_4_load_9_reg_4213               |   32|   0|   32|          0|
    |v4_5_load_9_reg_4218               |   32|   0|   32|          0|
    |v4_6_load_9_reg_4223               |   32|   0|   32|          0|
    |v4_7_load_9_reg_4228               |   32|   0|   32|          0|
    |v4_8_load_9_reg_4233               |   32|   0|   32|          0|
    |v4_9_load_9_reg_4238               |   32|   0|   32|          0|
    |v4_load_9_reg_4193                 |   32|   0|   32|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 3463|   0| 3497|         34|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                                  gmem4|       pointer|
|sext_ln92             |   in|   58|     ap_none|                              sext_ln92|        scalar|
|v4_address0           |  out|    6|   ap_memory|                                     v4|         array|
|v4_ce0                |  out|    1|   ap_memory|                                     v4|         array|
|v4_q0                 |   in|   32|   ap_memory|                                     v4|         array|
|v4_address1           |  out|    6|   ap_memory|                                     v4|         array|
|v4_ce1                |  out|    1|   ap_memory|                                     v4|         array|
|v4_q1                 |   in|   32|   ap_memory|                                     v4|         array|
|v4_1_address0         |  out|    6|   ap_memory|                                   v4_1|         array|
|v4_1_ce0              |  out|    1|   ap_memory|                                   v4_1|         array|
|v4_1_q0               |   in|   32|   ap_memory|                                   v4_1|         array|
|v4_1_address1         |  out|    6|   ap_memory|                                   v4_1|         array|
|v4_1_ce1              |  out|    1|   ap_memory|                                   v4_1|         array|
|v4_1_q1               |   in|   32|   ap_memory|                                   v4_1|         array|
|v4_2_address0         |  out|    6|   ap_memory|                                   v4_2|         array|
|v4_2_ce0              |  out|    1|   ap_memory|                                   v4_2|         array|
|v4_2_q0               |   in|   32|   ap_memory|                                   v4_2|         array|
|v4_2_address1         |  out|    6|   ap_memory|                                   v4_2|         array|
|v4_2_ce1              |  out|    1|   ap_memory|                                   v4_2|         array|
|v4_2_q1               |   in|   32|   ap_memory|                                   v4_2|         array|
|v4_3_address0         |  out|    6|   ap_memory|                                   v4_3|         array|
|v4_3_ce0              |  out|    1|   ap_memory|                                   v4_3|         array|
|v4_3_q0               |   in|   32|   ap_memory|                                   v4_3|         array|
|v4_3_address1         |  out|    6|   ap_memory|                                   v4_3|         array|
|v4_3_ce1              |  out|    1|   ap_memory|                                   v4_3|         array|
|v4_3_q1               |   in|   32|   ap_memory|                                   v4_3|         array|
|v4_4_address0         |  out|    6|   ap_memory|                                   v4_4|         array|
|v4_4_ce0              |  out|    1|   ap_memory|                                   v4_4|         array|
|v4_4_q0               |   in|   32|   ap_memory|                                   v4_4|         array|
|v4_4_address1         |  out|    6|   ap_memory|                                   v4_4|         array|
|v4_4_ce1              |  out|    1|   ap_memory|                                   v4_4|         array|
|v4_4_q1               |   in|   32|   ap_memory|                                   v4_4|         array|
|v4_5_address0         |  out|    6|   ap_memory|                                   v4_5|         array|
|v4_5_ce0              |  out|    1|   ap_memory|                                   v4_5|         array|
|v4_5_q0               |   in|   32|   ap_memory|                                   v4_5|         array|
|v4_5_address1         |  out|    6|   ap_memory|                                   v4_5|         array|
|v4_5_ce1              |  out|    1|   ap_memory|                                   v4_5|         array|
|v4_5_q1               |   in|   32|   ap_memory|                                   v4_5|         array|
|v4_6_address0         |  out|    6|   ap_memory|                                   v4_6|         array|
|v4_6_ce0              |  out|    1|   ap_memory|                                   v4_6|         array|
|v4_6_q0               |   in|   32|   ap_memory|                                   v4_6|         array|
|v4_6_address1         |  out|    6|   ap_memory|                                   v4_6|         array|
|v4_6_ce1              |  out|    1|   ap_memory|                                   v4_6|         array|
|v4_6_q1               |   in|   32|   ap_memory|                                   v4_6|         array|
|v4_7_address0         |  out|    6|   ap_memory|                                   v4_7|         array|
|v4_7_ce0              |  out|    1|   ap_memory|                                   v4_7|         array|
|v4_7_q0               |   in|   32|   ap_memory|                                   v4_7|         array|
|v4_7_address1         |  out|    6|   ap_memory|                                   v4_7|         array|
|v4_7_ce1              |  out|    1|   ap_memory|                                   v4_7|         array|
|v4_7_q1               |   in|   32|   ap_memory|                                   v4_7|         array|
|v4_8_address0         |  out|    6|   ap_memory|                                   v4_8|         array|
|v4_8_ce0              |  out|    1|   ap_memory|                                   v4_8|         array|
|v4_8_q0               |   in|   32|   ap_memory|                                   v4_8|         array|
|v4_8_address1         |  out|    6|   ap_memory|                                   v4_8|         array|
|v4_8_ce1              |  out|    1|   ap_memory|                                   v4_8|         array|
|v4_8_q1               |   in|   32|   ap_memory|                                   v4_8|         array|
|v4_9_address0         |  out|    6|   ap_memory|                                   v4_9|         array|
|v4_9_ce0              |  out|    1|   ap_memory|                                   v4_9|         array|
|v4_9_q0               |   in|   32|   ap_memory|                                   v4_9|         array|
|v4_9_address1         |  out|    6|   ap_memory|                                   v4_9|         array|
|v4_9_ce1              |  out|    1|   ap_memory|                                   v4_9|         array|
|v4_9_q1               |   in|   32|   ap_memory|                                   v4_9|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

