{:input (genetic.crossover/dumb-crossover 861841968 (genetic.mutation/change-names-remove-clause 1407173735 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_10_:missing_12 , wire2_18, \\wire23_:missing_31 , \\wire24_:missing );\n  wire \\:missing_edge ;\n  wire wire10_16;\n  wire wire13;\n  wire wire13_10;\n  wire wire13_32;\n  wire wire13_34;\n  wire wire13_37;\n  wire wire13_39;\n  wire \\wire13_:missing ;\n  wire \\wire13_:missing_11 ;\n  wire \\wire13_:missing_20_21 ;\n  wire \\wire13_:missing_31 ;\n  wire \\wire14_:missing ;\n  wire \\wire14_:missing_16 ;\n  wire \\wire14_:missing_36 ;\n  wire wire18_22;\n  input \\wire1_10_:missing_12 ;\n  wire \\wire1_10_:missing_12 ;\n  wire wire21;\n  input \\wire23_:missing_31 ;\n  wire \\wire23_:missing_31 ;\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  wire \\wire26_35_:missing_42 ;\n  wire \\wire27_36_:missing_43 ;\n  wire wire28_32;\n  wire wire29_41_46;\n  output wire2_18;\n  wire wire2_18;\n  wire wire30_41_45;\n  wire wire30_44;\n  wire \\wire32_:missing ;\n  wire \\wire33_:missing_34 ;\n  wire \\wire33_:missing_36 ;\n  wire wire4;\n  wire wire40_45;\n  wire wire43;\n  wire wire44;\n  wire \\wire5_:missing ;\n  wire wire6_12;\n  wire wire7_17;\n  wire wire7_41;\n  wire wire8_15;\n  wire wire9_15;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_41_22 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire14_:missing  = 4'h4 >> { \\wire14_:missing_36 , \\wire14_:missing_16  };\n  assign wire9_15 = 4'h6 >> { wire8_15, \\wire:missing_edge  };\n  assign wire21 = 2'hx >> \\wire13_:missing_20_21 ;\n  assign wire28_32 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_12;\n  assign \\wire:missing_edge  = 2'h1 >> wire29_41_46;\n  assign wire30_44 = 2'h1 >> wire30_41_45;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire13_:missing_31 , \\wire23_:missing_31  };\n  assign \\wire32_:missing  = 4'h8 >> { wire28_32, wire13_32 };\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire33_:missing_36 , \\wire33_:missing_34  };\n  assign wire7_17 = 2'h1 >> wire7_41;\n  assign wire43 = 2'hx >> \\wire27_36_:missing_43 ;\n  assign wire8_15 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 2'h1 >> wire9_15;\n  assign wire10_16 = 4'h6 >> { \\wire1_10_:missing_12 , wire13_10 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire13_:missing_11  };\n  assign wire6_12 = 4'h8 >> { \\wire1_10_:missing_12 , \\wire:missing_edge  };\n  assign \\wire13_:missing  = 4'h8 >> { \\wire:missing_edge , wire13 };\n  assign wire4 = 1'h0;\n  assign \\wire26_35_:missing_42  = 1'h0;\n  assign \\wire27_36_:missing_43  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire29_41_46;\n  assign wire40_45 = wire30_41_45;\n  assign wire44 = wire30_44;\n  assign \\wire:missing_edge  = \\wire26_35_:missing_42 ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_40  = wire40_45;\n  assign \\wire:missing_39  = wire13_39;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_37  = wire13_37;\n  assign \\wire14_:missing_36  = \\wire27_36_:missing_43 ;\n  assign \\wire:missing_edge  = \\wire26_35_:missing_42 ;\n  assign \\wire33_:missing_34  = wire13_34;\n  assign wire18_22 = \\wire:missing_41_22 ;\n  assign \\wire:missing_edge  = \\wire13_:missing_20_21 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire2_18 = wire18_22;\n  assign \\wire:missing_edge  = wire7_17;\n  assign \\wire14_:missing_16  = wire10_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:3.1-98.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_10_:missing_12 , wire2_18, \\wire23_:missing_31 , \\wire24_:missing );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:14.8-14.30\" *)\n  wire \\wire13_:missing_20_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:18.8-18.27\" *)\n  wire \\wire14_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:19.8-19.17\" *)\n  wire wire18_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:20.9-20.30\" *)\n  input \\wire1_10_:missing_12 ;\n  wire \\wire1_10_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:22.8-22.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:23.9-23.28\" *)\n  input \\wire23_:missing_31 ;\n  wire \\wire23_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:25.9-25.25\" *)\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:27.8-27.30\" *)\n  wire \\wire26_35_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:28.8-28.30\" *)\n  wire \\wire27_36_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:29.8-29.17\" *)\n  wire wire28_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:30.8-30.20\" *)\n  wire wire29_41_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:31.10-31.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:38.8-38.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:40.8-40.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:42.8-42.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:44.8-44.16\" *)\n  wire wire7_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:46.8-46.16\" *)\n  wire wire8_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:47.8-47.16\" *)\n  wire wire9_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:48.8-48.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:50.8-50.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:53.8-53.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:54.8-54.27\" *)\n  wire \\wire:missing_41_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/F6989F74.v:55.9-55.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire13_:missing_20_21  = 1'h0;\n  assign \\wire14_:missing_36  = 1'h1;\n  assign wire18_22 = 1'hx;\n  assign wire21 = 1'hx;\n  assign \\wire26_35_:missing_42  = 1'h0;\n  assign \\wire27_36_:missing_43  = 1'h1;\n  assign wire28_32 = 1'h1;\n  assign wire29_41_46 = 1'h0;\n  assign wire2_18 = 1'hx;\n  assign wire4 = 1'h0;\n  assign wire43 = 1'hx;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire7_17 = 1'h0;\n  assign wire8_15 = 1'h1;\n  assign wire9_15 = 1'h1;\n  assign \\wire9_:missing  = 1'h0;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_41_22  = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:07:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux/src/top.v'.\nSBY  3:07:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] Copy '/tmp/fuzzmount2DDF5D8C/F6989F74.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux/src/F6989F74.v'.\nSBY  3:07:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] Copy '/tmp/fuzzmount2DDF5D8C/F6989F74.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux/src/F6989F74.post.v'.\nSBY  3:07:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: abc pdr\nSBY  3:07:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:07:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:67$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:67$26.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:07:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:65$24_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:65$24.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:07:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:68$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:68$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:07:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:62$21_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:62$21.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:07:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:73$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/F6989F74.v:73$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:07:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: Warning: Wire presynth.\\wire2_18 is used but has no driver.\nSBY  3:07:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] base: finished (returncode=0)\nSBY  3:07:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:07:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] aig: Warning: Wire presynth.\\wire2_18 is used but has no driver.\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] aig: finished (returncode=0)\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: Warning: The network has no constraints.\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: finished (returncode=0)\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] engine_0: Status returned by engine: FAIL\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux'.\nSBY  3:07:05 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp_rmbc2ux] DONE (FAIL, rc=2)\n", :err ""}}}