/* Generated by Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os) */

module and_gate(in1, in2, out);
  wire _0_;
  input in1;
  input in2;
  output out;
  sky130_fd_sc_hd__and2_2 _1_ (
    .A(in2),
    .B(in1),
    .X(_0_)
  );
  sky130_fd_sc_hd__buf_1 _2_ (
    .A(_0_),
    .X(out)
  );
endmodule
