# //  Questa Sim-64
# //  Version 2023.4_2 linux_x86_64 Dec 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# QuestaSim-64 vmap 2023.4_2 Lib Mapping Utility 2023.12 Dec 18 2023
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 20:28:37 on Jan 23,2025
# vlog -reportprogress 300 ../../rtl/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:28:37 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 20:28:37 on Jan 23,2025
# vlog -reportprogress 300 ../../rtl/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:28:37 on Jan 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2023.4_2 Compiler 2023.12 Dec 18 2023
# Start time: 20:28:37 on Jan 23,2025
# vlog -reportprogress 300 ../../tb/alu_tb.sv 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 20:28:38 on Jan 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.alu_tb 
# Start time: 20:28:38 on Jan 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "alu(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.alu_tb(fast)
# Loading work.alu(fast)
# Loading work.register(fast)
# Loading work.register(fast__1)
# Loading work.register(fast__2)
# 64080 + 42330 = 40874
# 64080 + 42330 = 21750
#     1111101001010000
# AND 1010010101011010
#     1010000001010000
# 
#     1111101001010000
# AND 1010010101011010
#     1111111101011010
# 
#     1111101001010000
# AND 1010010101011010
#     0000000010100101
# 
#     1111101001010000
# AND 1010010101011010
#     0101111100001010
# 
# ** Note: $finish    : ../../tb/alu_tb.sv(68)
#    Time: 90 ns  Iteration: 0  Instance: /alu_tb
# 1
# Break in Module alu_tb at ../../tb/alu_tb.sv line 68
# End time: 21:21:11 on Jan 23,2025, Elapsed time: 0:52:33
# Errors: 0, Warnings: 1
