Analysis & Synthesis report for lab05
Tue Mar 23 22:55:56 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |lab05
 10. Port Connectivity Checks: "control_unit:ctrl"
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 23 22:55:56 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; lab05                                       ;
; Top-level Entity Name           ; lab05                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; lab05              ; lab05              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; alu_control.v                    ; yes             ; User Verilog HDL File  ; D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v  ;         ;
; imm_gen.v                        ; yes             ; User Verilog HDL File  ; D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v      ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File  ; D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v          ;         ;
; reg_file.v                       ; yes             ; User Verilog HDL File  ; D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v     ;         ;
; lab05.v                          ; yes             ; User Verilog HDL File  ; D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v        ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File  ; D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimate of Logic utilization (ALMs needed) ; 0        ;
;                                             ;          ;
; Combinational ALUT usage for logic          ; 0        ;
;     -- 7 input functions                    ; 0        ;
;     -- 6 input functions                    ; 0        ;
;     -- 5 input functions                    ; 0        ;
;     -- 4 input functions                    ; 0        ;
;     -- <=3 input functions                  ; 0        ;
;                                             ;          ;
; Dedicated logic registers                   ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 1        ;
;                                             ;          ;
; Total DSP Blocks                            ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 1        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |lab05                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 1    ; 0            ; |lab05              ; lab05       ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab05 ;
+----------------+---------+--------------------------------------------+
; Parameter Name ; Value   ; Type                                       ;
+----------------+---------+--------------------------------------------+
; R              ; 0110011 ; Unsigned Binary                            ;
; I              ; 0010011 ; Unsigned Binary                            ;
; S              ; 0100011 ; Unsigned Binary                            ;
; L              ; 0000011 ; Unsigned Binary                            ;
; B_type         ; 1100011 ; Unsigned Binary                            ;
; JAL            ; 1101111 ; Unsigned Binary                            ;
; JALR           ; 1100111 ; Unsigned Binary                            ;
+----------------+---------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:ctrl"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWrite ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Mar 23 22:55:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/alu_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: imm_gen File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/imm_gen.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/reg_file.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab05.v
    Info (12023): Found entity 1: lab05 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/control_unit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/lab5_tb.v
    Info (12023): Found entity 1: lab5_tb File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rom_lab5.v
    Info (12023): Found entity 1: rom_lab5 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_lab5.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/lab05_for_test.v
    Info (12023): Found entity 1: lab05_for_test File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab5_ram.v
    Info (12023): Found entity 1: lab5_ram File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab5_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_prog2.v
    Info (12023): Found entity 1: rom_prog2 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_prog2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file load_rom.v
    Info (12023): Found entity 1: load_rom File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/load_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_branch.v
    Info (12023): Found entity 1: rom_branch File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_branch.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom_jal.v
    Info (12023): Found entity 1: rom_jal File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/rom_jal.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file prog2_line.v
    Info (12023): Found entity 1: prog2_line File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/prog2_line.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file factorial.v
    Info (12023): Found entity 1: factorial File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/factorial.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_lab5.v
    Info (12023): Found entity 1: pll_lab5 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_lab5/pll_lab5_0002.v
    Info (12023): Found entity 1: pll_lab5_0002 File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/pll_lab5/pll_lab5_0002.v Line: 2
Info (12127): Elaborating entity "lab05" for the top level hierarchy
Warning (10858): Verilog HDL warning at lab05.v(16): object q used but never assigned File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 16
Warning (10858): Verilog HDL warning at lab05.v(35): object outclk_0 used but never assigned File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 35
Warning (10230): Verilog HDL assignment warning at lab05.v(49): truncated value with size 32 to match size of target (11) File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 49
Warning (10230): Verilog HDL assignment warning at lab05.v(61): truncated value with size 33 to match size of target (32) File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 61
Warning (10030): Net "q" at lab05.v(16) has no driver or initial value, using a default initial value '0' File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 16
Warning (10030): Net "outclk_0" at lab05.v(35) has no driver or initial value, using a default initial value '0' File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 35
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 73
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:rf" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 92
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:a1" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 104
Warning (10764): Verilog HDL warning at ALU.v(36): converting signed shift amount to unsigned File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/ALU.v Line: 36
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:aluctrl" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 114
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:ig" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 120
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "instr[30]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[25]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[14]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[13]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[12]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "instr[30]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[25]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[14]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[13]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[12]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "instr[30]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[25]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[24]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[23]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[22]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[21]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[20]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[19]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[18]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[17]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[16]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[15]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[14]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[13]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[12]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[11]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[10]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[9]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[8]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[7]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "instr[30]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[25]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[24]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[23]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[22]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[21]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[20]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[19]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[18]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[17]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[16]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[15]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[14]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[13]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[12]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[11]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[10]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[9]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[8]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[7]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[6]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[5]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[4]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[3]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[2]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[1]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
    Warning (12110): Net "instr[0]" is missing source, defaulting to GND File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 22
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll_lab5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_lab5 -sip pll_lab5.sip -library lib_pll_lab5 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_lab5_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file D:/engn1640/projects/sultan_and_michael_lab5/proj1/output_files/lab05.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: D:/engn1640/projects/sultan_and_michael_lab5/proj1/lab05.v Line: 2
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Tue Mar 23 22:55:56 2021
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/engn1640/projects/sultan_and_michael_lab5/proj1/output_files/lab05.map.smsg.


