<root><simulation><result_generated_time />2023-05-16 14:53:42<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 28, 'OX': 28, 'IY': 57, 'IX': 57, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />903168<total_data_size_element />{'W': 1152, 'I': 415872, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 2.1717451523545708, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />5/6</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [504, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 4), ('OY', 2)]], [[('FY', 3)], [('FX', 3)]], [], []]<I />[[], [[('FY', 3), ('OY', 7)], [('FX', 3), ('OX', 4), ('OY', 2)]], [], []]<O />[[[('FY', 3)], [('FX', 3)]], [[('OY', 7)], [('OX', 4), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('OY', 2)], [], []]<I />[[('OX', 7), ('OY', 2)], [], []]<O />[[('OX', 7), ('OY', 2)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [56.0, 14, 1, 1], 'I': [5.25, 0.41, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [312, 25992, 25992], 'O': [112, 6272, 6272], 'O_partial': [0, 0, 0], 'O_final': [112, 6272, 6272]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.61, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.61, 0.0, 0.0], 'O': [0.22, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [312, 25992, 25992], 'O': [16, 6272, 6272], 'O_partial': [0, 0, 0], 'O_final': [16, 6272, 6272]}<total_unit_count />{'W': [504, 9, 1, 1], 'I': [504, 504, 1, 1], 'O': [504, 56, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [96, 261, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [56.0, 1.0, 1.0, 1.0], 'I': [5.25, 1.9310344827586208, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1152, 1152], [1152, 1152], [1152, 0]]<I />[[332160, 802944], [415872, 415872], [415872, 0]]<O />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 100352), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[144, 144], [18, 18], [4, 0]]<I />[[41520, 100368], [6498, 6498], [1624, 0]]<O />[[(0, 12544), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12544], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />903168<idle />931840</mac_count></basic_info><energy><total_energy />2025270.5<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[51.2, 1292.8, 2163.2]<O />[12.8, 307.2, 524.8]</mem_energy_breakdown><MAC_energy><active_MAC />1974325.2<idle_MAC />46592.0<total />2020917.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0389<utilization_without_data_loading />0.4922<utilization_spatial />0.4922<utilization_temporal_with_data_loading />0.0791<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />22656<latency_cycle_without_data_loading />1792<ideal_computing_cycle />1792<data_loading><load_cycle_total />20864<load_cycle_individual />{'W': [128, 128, 0], 'I': [20480, 6528, 0]}<load_cycle_combined />{'W': 256, 'I': 20608}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1664], [-1792, -1792], [-1792, -1792]], 'I': [[-1664], [-1792, -1792], [-1792, -1792]], 'O': [[-1792], [-1536, -256], [-256, -1408]]}<mem_stall_cycle_shared />{'W': [[-1664], [-1792, 0], [0, 0]], 'I': [[-1664], [-1792, 0], [0, 0]], 'O': [[-1792], [-1536, -256], [-256, -1408]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [312, 25992, 25992], 'O': [112, 6272, 6272], 'O_partial': [0, 0, 0], 'O_final': [112, 6272, 6272]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [81432, 25992, 25992], 'O': [6272, 6272, 6272]}<loop_cycles_each_level />{'W': [14, 14, 14], 'I': [14, 14, 14], 'O': [14, 14, 14]}<top_ir_loop_size />{'W': [14, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [5.1, 5.1], [5.1, 5.1]], 'I': [[2.9, 22.3], [5816.6, 1856.6], [1856.6, 1856.6]], 'O': [[8.0, 8.0], [448.0, 448.0], [448.0, 448.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 5.1], [5.1, 5.1]], 'I': [[2.9, 22.3], [5816.6, 1856.6], [1856.6, 1856.6]], 'O': [[8.0, 8.0], [448.0, 448.0], [448.0, 448.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [5.1, 5.1], [5.1, 0]], 'I': [[2.9, 22.3], [5816.6, 1856.6], [1856.6, 0]], 'O': [[8.0, 8.0], [448.0, 448.0], [448.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [6269.7, 2309.7], [1861.7, 448.0]], 'I': [[2.9, 22.3], [6269.7, 2309.7], [1861.7, 448.0]], 'O': [[8.0, 8.0], [6269.7, 2309.7], [1861.7, 448.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 14], [14, 14, 1], [14, 14, 1]], 'I': [[1, 1, 14], [14, 14, 1], [14, 14, 1]], 'O': [[1, 1, 14], [14, 14, 1], [14, 14, 1]]}<trans_time_real />{'W': [[0, 1, 14], [[0, 14, 1], [0, 14, 1]], [[0, 14, 1], [0, 14, 1]]], 'I': [[0, 1, 14], [[5, 14, 1], [159, 14, 1]], [[51, 14, 1], [13, 14, 1]]], 'O': [[0, 1, 14], [[2, 14, 1], [12, 14, 1]], [[12, 14, 1], [3, 14, 1]]]}<single_stall_cycle />{'W': [[-1], [-14, -14], [-14, -14]], 'I': [[-1], [-9, 145], [37, -1]], 'O': [[-1], [-12, -2], [-2, -11]]}<single_stall_count />{'W': [13, 0, 0], 'I': [13, 0, 0], 'O': [14, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [12, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [12, 12]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14, -14], [-2, -14]], 1: [[-14, -14], [-2, -2]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>