

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Wed Jun 14 06:42:00 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordic_float_prj
* Solution:       solution3
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      2|       -|       -|    -|
|Expression       |        -|      -|       0|     277|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      14|      14|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|     128|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     142|     357|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |cordic_mul_mul_17cud_U1  |cordic_mul_mul_17cud  |  i0 * i1  |
    |cordic_mul_mul_17cud_U2  |cordic_mul_mul_17cud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  14|  14|    0|    64|   14|     1|          896|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  14|  14|    0|    64|   14|     1|          896|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |current_sin_V_fu_239_p2  |     +    |      0|  0|  23|          16|          16|
    |j_fu_153_p2              |     +    |      0|  0|  15|           6|           1|
    |current_cos_V_fu_233_p2  |     -    |      0|  0|  23|          16|          16|
    |sub_ln1118_1_fu_206_p2   |     -    |      0|  0|  24|           1|          17|
    |sub_ln1118_fu_171_p2     |     -    |      0|  0|  24|           1|          17|
    |sub_ln1148_1_fu_292_p2   |     -    |      0|  0|  23|           1|          16|
    |sub_ln1148_fu_262_p2     |     -    |      0|  0|  24|           1|          17|
    |sub_ln703_2_fu_310_p2    |     -    |      0|  0|  22|           1|          15|
    |sub_ln703_fu_327_p2      |     -    |      0|  0|  23|          16|          16|
    |icmp_ln18_fu_147_p2      |   icmp   |      0|  0|  11|           6|           7|
    |factor_V_fu_298_p3       |  select  |      0|  0|  16|           1|          16|
    |r_V_2_fu_212_p3          |  select  |      0|  0|  17|           1|          17|
    |r_V_fu_177_p3            |  select  |      0|  0|  17|           1|          17|
    |select_ln703_fu_316_p3   |  select  |      0|  0|  15|           1|          15|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 277|          69|         203|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          4|    1|          4|
    |j_0_reg_136       |   9|          2|    6|         12|
    |p_Val2_2_reg_124  |   9|          2|   16|         32|
    |p_Val2_4_reg_112  |   9|          2|   16|         32|
    |p_Val2_6_reg_91   |   9|          2|   16|         32|
    |t_V_reg_101       |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  66|         14|   71|        144|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |current_cos_V_reg_365  |  16|   0|   16|          0|
    |current_sin_V_reg_370  |  16|   0|   16|          0|
    |factor_V_reg_380       |  16|   0|   16|          0|
    |j_0_reg_136            |   6|   0|    6|          0|
    |j_reg_355              |   6|   0|    6|          0|
    |p_Val2_2_reg_124       |  16|   0|   16|          0|
    |p_Val2_4_reg_112       |  16|   0|   16|          0|
    |p_Val2_6_reg_91        |  16|   0|   16|          0|
    |t_V_reg_101            |  16|   0|   16|          0|
    |tmp_reg_360            |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 128|   0|  128|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V     |  in |   16|   ap_none  |    theta_V   |    scalar    |
|s_V         | out |   16|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld  | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V         | out |   16|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld  | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %theta_V), !map !86"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %s_V), !map !92"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %c_V), !map !96"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @cordic_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%theta_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %theta_V)" [cordic.cpp:8]   --->   Operation 8 'read' 'theta_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.75ns)   --->   "br label %0" [cordic.cpp:18]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 5.30>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i16 [ %theta_V_read, %ap_fixed_base.exit572 ], [ %sub_ln703, %_ZltILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]" [cordic.cpp:8]   --->   Operation 10 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%t_V = phi i16 [ 16384, %ap_fixed_base.exit572 ], [ %factor_V, %_ZltILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 11 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i16 [ 0, %ap_fixed_base.exit572 ], [ %current_sin_V, %_ZltILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 12 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i16 [ 9949, %ap_fixed_base.exit572 ], [ %current_cos_V, %_ZltILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 13 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %ap_fixed_base.exit572 ], [ %j, %_ZltILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ]"   --->   Operation 14 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.87ns)   --->   "%icmp_ln18 = icmp eq i6 %j_0, -32" [cordic.cpp:18]   --->   Operation 15 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%j = add i6 %j_0, 1" [cordic.cpp:18]   --->   Operation 17 'add' 'j' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %1, label %_ZltILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [cordic.cpp:18]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [cordic.cpp:20]   --->   Operation 19 'bitselect' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %p_Val2_2 to i17" [cordic.cpp:23]   --->   Operation 20 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.01ns)   --->   "%sub_ln1118 = sub i17 0, %sext_ln1116" [cordic.cpp:23]   --->   Operation 21 'sub' 'sub_ln1118' <Predicate = (!icmp_ln18)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.42ns)   --->   "%r_V = select i1 %tmp, i17 %sub_ln1118, i17 %sext_ln1116" [cordic.cpp:23]   --->   Operation 22 'select' 'r_V' <Predicate = (!icmp_ln18)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i17 %r_V to i30" [cordic.cpp:23]   --->   Operation 23 'sext' 'sext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %t_V to i30" [cordic.cpp:23]   --->   Operation 24 'sext' 'sext_ln1118' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.84ns) (root node of the DSP)   --->   "%r_V_4 = mul i30 %sext_ln1116_1, %sext_ln1118" [cordic.cpp:23]   --->   Operation 25 'mul' 'r_V_4' <Predicate = (!icmp_ln18)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%cos_shift_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %r_V_4, i32 14, i32 29)" [cordic.cpp:23]   --->   Operation 26 'partselect' 'cos_shift_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i16 %p_Val2_4 to i17" [cordic.cpp:24]   --->   Operation 27 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.01ns)   --->   "%sub_ln1118_1 = sub i17 0, %sext_ln1116_2" [cordic.cpp:24]   --->   Operation 28 'sub' 'sub_ln1118_1' <Predicate = (!icmp_ln18)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%r_V_2 = select i1 %tmp, i17 %sub_ln1118_1, i17 %sext_ln1116_2" [cordic.cpp:24]   --->   Operation 29 'select' 'r_V_2' <Predicate = (!icmp_ln18)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i17 %r_V_2 to i30" [cordic.cpp:24]   --->   Operation 30 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.84ns) (root node of the DSP)   --->   "%r_V_5 = mul i30 %sext_ln1116_3, %sext_ln1118" [cordic.cpp:24]   --->   Operation 31 'mul' 'r_V_5' <Predicate = (!icmp_ln18)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sin_shift_V = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %r_V_5, i32 14, i32 29)" [cordic.cpp:24]   --->   Operation 32 'partselect' 'sin_shift_V' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.01ns)   --->   "%current_cos_V = sub i16 %p_Val2_2, %sin_shift_V" [cordic.cpp:27]   --->   Operation 33 'sub' 'current_cos_V' <Predicate = (!icmp_ln18)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.01ns)   --->   "%current_sin_V = add i16 %cos_shift_V, %p_Val2_4" [cordic.cpp:28]   --->   Operation 34 'add' 'current_sin_V' <Predicate = (!icmp_ln18)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %j_0 to i64" [cordic.cpp:31]   --->   Operation 35 'zext' 'zext_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%cordic_phase_V_addr = getelementptr [64 x i14]* @cordic_phase_V, i64 0, i64 %zext_ln31" [cordic.cpp:31]   --->   Operation 36 'getelementptr' 'cordic_phase_V_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.35ns)   --->   "%cordic_phase_V_load = load i14* %cordic_phase_V_addr, align 2" [cordic.cpp:31]   --->   Operation 37 'load' 'cordic_phase_V_load' <Predicate = (!icmp_ln18)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i16 %t_V to i17" [cordic.cpp:33]   --->   Operation 38 'sext' 'sext_ln1148' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_V, i32 15)" [cordic.cpp:33]   --->   Operation 39 'bitselect' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.01ns)   --->   "%sub_ln1148 = sub i17 0, %sext_ln1148" [cordic.cpp:33]   --->   Operation 40 'sub' 'sub_ln1148' <Predicate = (!icmp_ln18)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %sub_ln1148, i32 1, i32 16)" [cordic.cpp:33]   --->   Operation 41 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1148_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %t_V, i32 1, i32 15)" [cordic.cpp:33]   --->   Operation 42 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i15 %trunc_ln1148_2 to i16" [cordic.cpp:33]   --->   Operation 43 'sext' 'sext_ln1148_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.01ns)   --->   "%sub_ln1148_1 = sub i16 0, %trunc_ln1148_1" [cordic.cpp:33]   --->   Operation 44 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln18)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%factor_V = select i1 %tmp_1, i16 %sub_ln1148_1, i16 %sext_ln1148_1" [cordic.cpp:33]   --->   Operation 45 'select' 'factor_V' <Predicate = (!icmp_ln18)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %s_V, i16 %p_Val2_4)" [cordic.cpp:37]   --->   Operation 46 'write' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %c_V, i16 %p_Val2_2)" [cordic.cpp:37]   --->   Operation 47 'write' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [cordic.cpp:38]   --->   Operation 48 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.35>
ST_3 : Operation 49 [1/2] (1.35ns)   --->   "%cordic_phase_V_load = load i14* %cordic_phase_V_addr, align 2" [cordic.cpp:31]   --->   Operation 49 'load' 'cordic_phase_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 64> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i14 %cordic_phase_V_load to i15" [cordic.cpp:31]   --->   Operation 50 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.98ns)   --->   "%sub_ln703_2 = sub i15 0, %zext_ln703" [cordic.cpp:31]   --->   Operation 51 'sub' 'sub_ln703_2' <Predicate = (tmp)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%select_ln703 = select i1 %tmp, i15 %sub_ln703_2, i15 %zext_ln703" [cordic.cpp:31]   --->   Operation 52 'select' 'select_ln703' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln703)   --->   "%sext_ln703 = sext i15 %select_ln703 to i16" [cordic.cpp:31]   --->   Operation 53 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln703 = sub i16 %p_Val2_6, %sext_ln703" [cordic.cpp:31]   --->   Operation 54 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [cordic.cpp:18]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cordic_phase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
spectopmodule_ln0   (spectopmodule    ) [ 0000]
theta_V_read        (read             ) [ 0111]
br_ln18             (br               ) [ 0111]
p_Val2_6            (phi              ) [ 0011]
t_V                 (phi              ) [ 0010]
p_Val2_4            (phi              ) [ 0010]
p_Val2_2            (phi              ) [ 0010]
j_0                 (phi              ) [ 0010]
icmp_ln18           (icmp             ) [ 0011]
empty               (speclooptripcount) [ 0000]
j                   (add              ) [ 0111]
br_ln18             (br               ) [ 0000]
tmp                 (bitselect        ) [ 0001]
sext_ln1116         (sext             ) [ 0000]
sub_ln1118          (sub              ) [ 0000]
r_V                 (select           ) [ 0000]
sext_ln1116_1       (sext             ) [ 0000]
sext_ln1118         (sext             ) [ 0000]
r_V_4               (mul              ) [ 0000]
cos_shift_V         (partselect       ) [ 0000]
sext_ln1116_2       (sext             ) [ 0000]
sub_ln1118_1        (sub              ) [ 0000]
r_V_2               (select           ) [ 0000]
sext_ln1116_3       (sext             ) [ 0000]
r_V_5               (mul              ) [ 0000]
sin_shift_V         (partselect       ) [ 0000]
current_cos_V       (sub              ) [ 0111]
current_sin_V       (add              ) [ 0111]
zext_ln31           (zext             ) [ 0000]
cordic_phase_V_addr (getelementptr    ) [ 0001]
sext_ln1148         (sext             ) [ 0000]
tmp_1               (bitselect        ) [ 0000]
sub_ln1148          (sub              ) [ 0000]
trunc_ln1148_1      (partselect       ) [ 0000]
trunc_ln1148_2      (partselect       ) [ 0000]
sext_ln1148_1       (sext             ) [ 0000]
sub_ln1148_1        (sub              ) [ 0000]
factor_V            (select           ) [ 0111]
write_ln37          (write            ) [ 0000]
write_ln37          (write            ) [ 0000]
ret_ln38            (ret              ) [ 0000]
cordic_phase_V_load (load             ) [ 0000]
zext_ln703          (zext             ) [ 0000]
sub_ln703_2         (sub              ) [ 0000]
select_ln703        (select           ) [ 0000]
sext_ln703          (sext             ) [ 0000]
sub_ln703           (sub              ) [ 0111]
br_ln18             (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cordic_phase_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_phase_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="theta_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln37_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln37_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="16" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cordic_phase_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_phase_V_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cordic_phase_V_load/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="p_Val2_6_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="1"/>
<pin id="93" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Val2_6_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="16" slack="1"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="t_V_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="1"/>
<pin id="103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="t_V_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="p_Val2_4_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_4_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="p_Val2_2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_Val2_2_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="1"/>
<pin id="138" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln18_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="6" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln1116_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="sub_ln1118_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="17" slack="0"/>
<pin id="180" dir="0" index="2" bw="17" slack="0"/>
<pin id="181" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln1116_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="17" slack="0"/>
<pin id="187" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sext_ln1118_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="cos_shift_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="30" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="6" slack="0"/>
<pin id="198" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cos_shift_V/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln1116_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln1118_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="r_V_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="17" slack="0"/>
<pin id="215" dir="0" index="2" bw="17" slack="0"/>
<pin id="216" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1116_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sin_shift_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="30" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sin_shift_V/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="current_cos_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="current_cos_V/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="current_sin_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_sin_V/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln31_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln1148_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sub_ln1148_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln1148_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="17" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="trunc_ln1148_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="15" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="0" index="3" bw="5" slack="0"/>
<pin id="283" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln1148_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148_1/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sub_ln1148_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="factor_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="factor_V/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln703_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub_ln703_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="14" slack="0"/>
<pin id="313" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln703_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="15" slack="0"/>
<pin id="319" dir="0" index="2" bw="15" slack="0"/>
<pin id="320" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln703/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln703_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="15" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln703_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="1"/>
<pin id="329" dir="0" index="1" bw="15" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="333" class="1007" name="r_V_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="17" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="340" class="1007" name="r_V_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="theta_V_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="1"/>
<pin id="349" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="j_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="365" class="1005" name="current_cos_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="current_cos_V "/>
</bind>
</comp>

<comp id="370" class="1005" name="current_sin_V_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="current_sin_V "/>
</bind>
</comp>

<comp id="375" class="1005" name="cordic_phase_V_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="1"/>
<pin id="377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="cordic_phase_V_addr "/>
</bind>
</comp>

<comp id="380" class="1005" name="factor_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="factor_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="sub_ln703_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="1"/>
<pin id="387" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="54" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="54" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="100"><net_src comp="94" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="71" pin=2"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="140" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="140" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="94" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="128" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="159" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="171" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="167" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="105" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="205"><net_src comp="116" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="202" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="159" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="206" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="202" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="128" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="224" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="193" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="116" pin="4"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="140" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="253"><net_src comp="105" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="105" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="250" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="48" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="105" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="278" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="268" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="254" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="288" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="85" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="306" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="91" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="185" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="189" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="344"><net_src comp="220" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="189" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="340" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="350"><net_src comp="58" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="358"><net_src comp="153" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="363"><net_src comp="159" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="368"><net_src comp="233" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="373"><net_src comp="239" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="378"><net_src comp="78" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="383"><net_src comp="298" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="388"><net_src comp="327" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="94" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
 - Input state : 
	Port: cordic : theta_V | {1 }
	Port: cordic : cordic_phase_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln18 : 1
		j : 1
		br_ln18 : 2
		tmp : 1
		sext_ln1116 : 1
		sub_ln1118 : 2
		r_V : 3
		sext_ln1116_1 : 4
		sext_ln1118 : 1
		r_V_4 : 5
		cos_shift_V : 6
		sext_ln1116_2 : 1
		sub_ln1118_1 : 2
		r_V_2 : 3
		sext_ln1116_3 : 4
		r_V_5 : 5
		sin_shift_V : 6
		current_cos_V : 7
		current_sin_V : 7
		zext_ln31 : 1
		cordic_phase_V_addr : 2
		cordic_phase_V_load : 3
		sext_ln1148 : 1
		tmp_1 : 1
		sub_ln1148 : 2
		trunc_ln1148_1 : 3
		trunc_ln1148_2 : 1
		sext_ln1148_1 : 2
		sub_ln1148_1 : 4
		factor_V : 5
		write_ln37 : 1
		write_ln37 : 1
	State 3
		zext_ln703 : 1
		sub_ln703_2 : 2
		select_ln703 : 3
		sext_ln703 : 4
		sub_ln703 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1118_fu_171    |    0    |    0    |    23   |
|          |   sub_ln1118_1_fu_206   |    0    |    0    |    23   |
|          |   current_cos_V_fu_233  |    0    |    0    |    23   |
|    sub   |    sub_ln1148_fu_262    |    0    |    0    |    23   |
|          |   sub_ln1148_1_fu_292   |    0    |    0    |    23   |
|          |    sub_ln703_2_fu_310   |    0    |    0    |    21   |
|          |     sub_ln703_fu_327    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |        r_V_fu_177       |    0    |    0    |    17   |
|  select  |       r_V_2_fu_212      |    0    |    0    |    17   |
|          |     factor_V_fu_298     |    0    |    0    |    16   |
|          |   select_ln703_fu_316   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    add   |         j_fu_153        |    0    |    0    |    15   |
|          |   current_sin_V_fu_239  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln18_fu_147    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_4_fu_333      |    1    |    0    |    0    |
|          |       r_V_5_fu_340      |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | theta_V_read_read_fu_58 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln37_write_fu_64 |    0    |    0    |    0    |
|          |  write_ln37_write_fu_71 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|        tmp_fu_159       |    0    |    0    |    0    |
|          |       tmp_1_fu_254      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1116_fu_167   |    0    |    0    |    0    |
|          |   sext_ln1116_1_fu_185  |    0    |    0    |    0    |
|          |    sext_ln1118_fu_189   |    0    |    0    |    0    |
|   sext   |   sext_ln1116_2_fu_202  |    0    |    0    |    0    |
|          |   sext_ln1116_3_fu_220  |    0    |    0    |    0    |
|          |    sext_ln1148_fu_250   |    0    |    0    |    0    |
|          |   sext_ln1148_1_fu_288  |    0    |    0    |    0    |
|          |    sext_ln703_fu_323    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    cos_shift_V_fu_193   |    0    |    0    |    0    |
|partselect|    sin_shift_V_fu_224   |    0    |    0    |    0    |
|          |  trunc_ln1148_1_fu_268  |    0    |    0    |    0    |
|          |  trunc_ln1148_2_fu_278  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln31_fu_245    |    0    |    0    |    0    |
|          |    zext_ln703_fu_306    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |   273   |
|----------|-------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|cordic_phase_V|    0   |   14   |   14   |
+--------------+--------+--------+--------+
|     Total    |    0   |   14   |   14   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|cordic_phase_V_addr_reg_375|    6   |
|   current_cos_V_reg_365   |   16   |
|   current_sin_V_reg_370   |   16   |
|      factor_V_reg_380     |   16   |
|        j_0_reg_136        |    6   |
|         j_reg_355         |    6   |
|      p_Val2_2_reg_124     |   16   |
|      p_Val2_4_reg_112     |   16   |
|      p_Val2_6_reg_91      |   16   |
|     sub_ln703_reg_385     |   16   |
|        t_V_reg_101        |   16   |
|    theta_V_read_reg_347   |   16   |
|        tmp_reg_360        |    1   |
+---------------------------+--------+
|           Total           |   163  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.755  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   273  |
|   Memory  |    0   |    -   |    -   |   14   |   14   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    0   |   177  |   296  |
+-----------+--------+--------+--------+--------+--------+
