
PdM_Practica0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c7c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08002e1c  08002e1c  00012e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ea4  08002ea4  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08002ea4  08002ea4  00012ea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002eac  08002eac  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eac  08002eac  00012eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002eb0  08002eb0  00012eb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002eb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  2000005c  08002f10  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08002f10  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007f0f  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017f6  00000000  00000000  00027fde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c8  00000000  00000000  000297d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000051b  00000000  00000000  00029ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015e62  00000000  00000000  0002a3bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000095d4  00000000  00000000  0004021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084c19  00000000  00000000  000497f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001ed8  00000000  00000000  000ce40c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000d02e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002e04 	.word	0x08002e04

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08002e04 	.word	0x08002e04

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b590      	push	{r4, r7, lr}
 800057e:	b08f      	sub	sp, #60	; 0x3c
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  delay_t LedEdge, FSM_Time;                 //Declare my Time Delay Structure
  uint8_t PeriodIndex=0;				     //Pointer to the actual period of cycle
 8000582:	2300      	movs	r3, #0
 8000584:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  tick_t Periodos[]={500,100};             //Timers vector in used of period cycle (Maxmum 2000, greater numbers are truncated)
 8000588:	4a39      	ldr	r2, [pc, #228]	; (8000670 <main+0xf4>)
 800058a:	f107 0310 	add.w	r3, r7, #16
 800058e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000592:	e883 0003 	stmia.w	r3, {r0, r1}
  float	  Duty_ON = 0.5;					 //Duty cycle for the turned on period of led... its range is from 0.0 to 1.0
 8000596:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800059a:	633b      	str	r3, [r7, #48]	; 0x30
  char MSG_Pulsador[]="Se puls√≥ B1\n\r";
 800059c:	4b35      	ldr	r3, [pc, #212]	; (8000674 <main+0xf8>)
 800059e:	463c      	mov	r4, r7
 80005a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005a2:	c407      	stmia	r4!, {r0, r1, r2}
 80005a4:	8023      	strh	r3, [r4, #0]
 80005a6:	3402      	adds	r4, #2
 80005a8:	0c1b      	lsrs	r3, r3, #16
 80005aa:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ac:	f000 fc04 	bl	8000db8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b0:	f000 f864 	bl	800067c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b4:	f000 f8ce 	bl	8000754 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  delayInit(&FSM_Time,FSM_PERIODE);   					//Initialize the delay timer for updating FSM of the debouncing
 80005b8:	f107 0318 	add.w	r3, r7, #24
 80005bc:	210a      	movs	r1, #10
 80005be:	4618      	mov	r0, r3
 80005c0:	f000 faf8 	bl	8000bb4 <delayInit>
  delayInit(&LedEdge,Periodos[PeriodIndex]);   			//Initialize the delay timer for the period of the blinking led
 80005c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	3338      	adds	r3, #56	; 0x38
 80005cc:	443b      	add	r3, r7
 80005ce:	f853 2c28 	ldr.w	r2, [r3, #-40]
 80005d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005d6:	4611      	mov	r1, r2
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 faeb 	bl	8000bb4 <delayInit>
  debounceFSM_init();
 80005de:	f000 fa39 	bl	8000a54 <debounceFSM_init>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET );
 80005e2:	2201      	movs	r2, #1
 80005e4:	2120      	movs	r1, #32
 80005e6:	4824      	ldr	r0, [pc, #144]	; (8000678 <main+0xfc>)
 80005e8:	f000 feda 	bl	80013a0 <HAL_GPIO_WritePin>
  uartInit();
 80005ec:	f000 fb4c 	bl	8000c88 <uartInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(delayRead(&FSM_Time))
 80005f0:	f107 0318 	add.w	r3, r7, #24
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 fafe 	bl	8000bf6 <delayRead>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d0f7      	beq.n	80005f0 <main+0x74>
	  {
		  debounceFSM_update();												//Update the FSM for debouncing
 8000600:	f000 fa42 	bl	8000a88 <debounceFSM_update>
		  if(readKey())
 8000604:	f000 fac2 	bl	8000b8c <readKey>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d00a      	beq.n	8000624 <main+0xa8>
		  {
			  uartSendStringSize(MSG_Pulsador,sizeof(MSG_Pulsador));  			//Reads if there was a edge on the user button,if so we turn on the LED
 800060e:	463b      	mov	r3, r7
 8000610:	210f      	movs	r1, #15
 8000612:	4618      	mov	r0, r3
 8000614:	f000 fbbe 	bl	8000d94 <uartSendStringSize>
			  PeriodIndex ^= 0x01;                          //if so, it mast switch the period of blinking and send a msg through UART
 8000618:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800061c:	f083 0301 	eor.w	r3, r3, #1
 8000620:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  }
		  if(delayRead(&LedEdge)){											//if half time of the blinking period has passed toggle de led and
 8000624:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fae4 	bl	8000bf6 <delayRead>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d0dd      	beq.n	80005f0 <main+0x74>
			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);					//update the blinking time
 8000634:	2120      	movs	r1, #32
 8000636:	4810      	ldr	r0, [pc, #64]	; (8000678 <main+0xfc>)
 8000638:	f000 fecb 	bl	80013d2 <HAL_GPIO_TogglePin>
			  delayWrite(&LedEdge,Periodos[PeriodIndex]*Duty_ON);
 800063c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	3338      	adds	r3, #56	; 0x38
 8000644:	443b      	add	r3, r7
 8000646:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800064a:	ee07 3a90 	vmov	s15, r3
 800064e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000652:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8000656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800065a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800065e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000662:	ee17 1a90 	vmov	r1, s15
 8000666:	4618      	mov	r0, r3
 8000668:	f000 faef 	bl	8000c4a <delayWrite>
	  if(delayRead(&FSM_Time))
 800066c:	e7c0      	b.n	80005f0 <main+0x74>
 800066e:	bf00      	nop
 8000670:	08002e1c 	.word	0x08002e1c
 8000674:	08002e24 	.word	0x08002e24
 8000678:	40020000 	.word	0x40020000

0800067c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b094      	sub	sp, #80	; 0x50
 8000680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	f107 0320 	add.w	r3, r7, #32
 8000686:	2230      	movs	r2, #48	; 0x30
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f001 ff36 	bl	80024fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a0:	2300      	movs	r3, #0
 80006a2:	60bb      	str	r3, [r7, #8]
 80006a4:	4b29      	ldr	r3, [pc, #164]	; (800074c <SystemClock_Config+0xd0>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a8:	4a28      	ldr	r2, [pc, #160]	; (800074c <SystemClock_Config+0xd0>)
 80006aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ae:	6413      	str	r3, [r2, #64]	; 0x40
 80006b0:	4b26      	ldr	r3, [pc, #152]	; (800074c <SystemClock_Config+0xd0>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b8:	60bb      	str	r3, [r7, #8]
 80006ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006bc:	2300      	movs	r3, #0
 80006be:	607b      	str	r3, [r7, #4]
 80006c0:	4b23      	ldr	r3, [pc, #140]	; (8000750 <SystemClock_Config+0xd4>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006c8:	4a21      	ldr	r2, [pc, #132]	; (8000750 <SystemClock_Config+0xd4>)
 80006ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <SystemClock_Config+0xd4>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e0:	2301      	movs	r3, #1
 80006e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e4:	2310      	movs	r3, #16
 80006e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e8:	2302      	movs	r3, #2
 80006ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006f0:	2310      	movs	r3, #16
 80006f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006fa:	2304      	movs	r3, #4
 80006fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006fe:	2307      	movs	r3, #7
 8000700:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000702:	f107 0320 	add.w	r3, r7, #32
 8000706:	4618      	mov	r0, r3
 8000708:	f000 fe7e 	bl	8001408 <HAL_RCC_OscConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000712:	f000 f88d 	bl	8000830 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000716:	230f      	movs	r3, #15
 8000718:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800071a:	2302      	movs	r3, #2
 800071c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000726:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800072c:	f107 030c 	add.w	r3, r7, #12
 8000730:	2102      	movs	r1, #2
 8000732:	4618      	mov	r0, r3
 8000734:	f001 f8e0 	bl	80018f8 <HAL_RCC_ClockConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800073e:	f000 f877 	bl	8000830 <Error_Handler>
  }
}
 8000742:	bf00      	nop
 8000744:	3750      	adds	r7, #80	; 0x50
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	bf00      	nop
 800074c:	40023800 	.word	0x40023800
 8000750:	40007000 	.word	0x40007000

08000754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08a      	sub	sp, #40	; 0x28
 8000758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	605a      	str	r2, [r3, #4]
 8000764:	609a      	str	r2, [r3, #8]
 8000766:	60da      	str	r2, [r3, #12]
 8000768:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
 800076e:	4b2d      	ldr	r3, [pc, #180]	; (8000824 <MX_GPIO_Init+0xd0>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a2c      	ldr	r2, [pc, #176]	; (8000824 <MX_GPIO_Init+0xd0>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b2a      	ldr	r3, [pc, #168]	; (8000824 <MX_GPIO_Init+0xd0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	60fb      	str	r3, [r7, #12]
 800078a:	4b26      	ldr	r3, [pc, #152]	; (8000824 <MX_GPIO_Init+0xd0>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a25      	ldr	r2, [pc, #148]	; (8000824 <MX_GPIO_Init+0xd0>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b23      	ldr	r3, [pc, #140]	; (8000824 <MX_GPIO_Init+0xd0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079e:	60fb      	str	r3, [r7, #12]
 80007a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <MX_GPIO_Init+0xd0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a1e      	ldr	r2, [pc, #120]	; (8000824 <MX_GPIO_Init+0xd0>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <MX_GPIO_Init+0xd0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b18      	ldr	r3, [pc, #96]	; (8000824 <MX_GPIO_Init+0xd0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a17      	ldr	r2, [pc, #92]	; (8000824 <MX_GPIO_Init+0xd0>)
 80007c8:	f043 0302 	orr.w	r3, r3, #2
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b15      	ldr	r3, [pc, #84]	; (8000824 <MX_GPIO_Init+0xd0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2120      	movs	r1, #32
 80007de:	4812      	ldr	r0, [pc, #72]	; (8000828 <MX_GPIO_Init+0xd4>)
 80007e0:	f000 fdde 	bl	80013a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007ea:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80007ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007f4:	f107 0314 	add.w	r3, r7, #20
 80007f8:	4619      	mov	r1, r3
 80007fa:	480c      	ldr	r0, [pc, #48]	; (800082c <MX_GPIO_Init+0xd8>)
 80007fc:	f000 fc34 	bl	8001068 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000800:	2320      	movs	r3, #32
 8000802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	2301      	movs	r3, #1
 8000806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4619      	mov	r1, r3
 8000816:	4804      	ldr	r0, [pc, #16]	; (8000828 <MX_GPIO_Init+0xd4>)
 8000818:	f000 fc26 	bl	8001068 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800081c:	bf00      	nop
 800081e:	3728      	adds	r7, #40	; 0x28
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	40023800 	.word	0x40023800
 8000828:	40020000 	.word	0x40020000
 800082c:	40020800 	.word	0x40020800

08000830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000834:	b672      	cpsid	i
}
 8000836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000838:	e7fe      	b.n	8000838 <Error_Handler+0x8>
	...

0800083c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	4b10      	ldr	r3, [pc, #64]	; (8000888 <HAL_MspInit+0x4c>)
 8000848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800084a:	4a0f      	ldr	r2, [pc, #60]	; (8000888 <HAL_MspInit+0x4c>)
 800084c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000850:	6453      	str	r3, [r2, #68]	; 0x44
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <HAL_MspInit+0x4c>)
 8000854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	603b      	str	r3, [r7, #0]
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <HAL_MspInit+0x4c>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000866:	4a08      	ldr	r2, [pc, #32]	; (8000888 <HAL_MspInit+0x4c>)
 8000868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086c:	6413      	str	r3, [r2, #64]	; 0x40
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_MspInit+0x4c>)
 8000870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800087a:	2007      	movs	r0, #7
 800087c:	f000 fbc0 	bl	8001000 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000880:	bf00      	nop
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40023800 	.word	0x40023800

0800088c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08a      	sub	sp, #40	; 0x28
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a19      	ldr	r2, [pc, #100]	; (8000910 <HAL_UART_MspInit+0x84>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d12b      	bne.n	8000906 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
 80008b2:	4b18      	ldr	r3, [pc, #96]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b6:	4a17      	ldr	r2, [pc, #92]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008bc:	6413      	str	r3, [r2, #64]	; 0x40
 80008be:	4b15      	ldr	r3, [pc, #84]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008c6:	613b      	str	r3, [r7, #16]
 80008c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	4b11      	ldr	r3, [pc, #68]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a10      	ldr	r2, [pc, #64]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <HAL_UART_MspInit+0x88>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008e6:	230c      	movs	r3, #12
 80008e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ea:	2302      	movs	r3, #2
 80008ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	2300      	movs	r3, #0
 80008f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008f6:	2307      	movs	r3, #7
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4619      	mov	r1, r3
 8000900:	4805      	ldr	r0, [pc, #20]	; (8000918 <HAL_UART_MspInit+0x8c>)
 8000902:	f000 fbb1 	bl	8001068 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000906:	bf00      	nop
 8000908:	3728      	adds	r7, #40	; 0x28
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40004400 	.word	0x40004400
 8000914:	40023800 	.word	0x40023800
 8000918:	40020000 	.word	0x40020000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000920:	e7fe      	b.n	8000920 <NMI_Handler+0x4>

08000922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000922:	b480      	push	{r7}
 8000924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000926:	e7fe      	b.n	8000926 <HardFault_Handler+0x4>

08000928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800092c:	e7fe      	b.n	800092c <MemManage_Handler+0x4>

0800092e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000932:	e7fe      	b.n	8000932 <BusFault_Handler+0x4>

08000934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <UsageFault_Handler+0x4>

0800093a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000968:	f000 fa78 	bl	8000e5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800096c:	bf00      	nop
 800096e:	bd80      	pop	{r7, pc}

08000970 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000978:	4a14      	ldr	r2, [pc, #80]	; (80009cc <_sbrk+0x5c>)
 800097a:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <_sbrk+0x60>)
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000984:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <_sbrk+0x64>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	2b00      	cmp	r3, #0
 800098a:	d102      	bne.n	8000992 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800098c:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <_sbrk+0x64>)
 800098e:	4a12      	ldr	r2, [pc, #72]	; (80009d8 <_sbrk+0x68>)
 8000990:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000992:	4b10      	ldr	r3, [pc, #64]	; (80009d4 <_sbrk+0x64>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	429a      	cmp	r2, r3
 800099e:	d207      	bcs.n	80009b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009a0:	f001 fdb4 	bl	800250c <__errno>
 80009a4:	4603      	mov	r3, r0
 80009a6:	220c      	movs	r2, #12
 80009a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009ae:	e009      	b.n	80009c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009b0:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <_sbrk+0x64>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009b6:	4b07      	ldr	r3, [pc, #28]	; (80009d4 <_sbrk+0x64>)
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4413      	add	r3, r2
 80009be:	4a05      	ldr	r2, [pc, #20]	; (80009d4 <_sbrk+0x64>)
 80009c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009c2:	68fb      	ldr	r3, [r7, #12]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3718      	adds	r7, #24
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20018000 	.word	0x20018000
 80009d0:	00000400 	.word	0x00000400
 80009d4:	20000078 	.word	0x20000078
 80009d8:	20000220 	.word	0x20000220

080009dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <SystemInit+0x20>)
 80009e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009e6:	4a05      	ldr	r2, [pc, #20]	; (80009fc <SystemInit+0x20>)
 80009e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a04:	480d      	ldr	r0, [pc, #52]	; (8000a3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000a06:	490e      	ldr	r1, [pc, #56]	; (8000a40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000a08:	4a0e      	ldr	r2, [pc, #56]	; (8000a44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a0c:	e002      	b.n	8000a14 <LoopCopyDataInit>

08000a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a12:	3304      	adds	r3, #4

08000a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a18:	d3f9      	bcc.n	8000a0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1a:	4a0b      	ldr	r2, [pc, #44]	; (8000a48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a1c:	4c0b      	ldr	r4, [pc, #44]	; (8000a4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a20:	e001      	b.n	8000a26 <LoopFillZerobss>

08000a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a24:	3204      	adds	r2, #4

08000a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a28:	d3fb      	bcc.n	8000a22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a2a:	f7ff ffd7 	bl	80009dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a2e:	f001 fd73 	bl	8002518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a32:	f7ff fda3 	bl	800057c <main>
  bx  lr    
 8000a36:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a40:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a44:	08002eb4 	.word	0x08002eb4
  ldr r2, =_sbss
 8000a48:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a4c:	2000021c 	.word	0x2000021c

08000a50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a50:	e7fe      	b.n	8000a50 <ADC_IRQHandler>
	...

08000a54 <debounceFSM_init>:
static debounceState_t debounceState;  //State variable of the FSM
static bool_t buttonEdge;			   //Variable that stores if there was or not a positive edge on the button position
static delay_t debounceDelay;		   //delay variable to manage the time on the FSM changes


void debounceFSM_init() {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
	debounceState = BUTTON_UP;					//Initialize the state button like not pressed
 8000a5a:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <debounceFSM_init+0x28>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
	buttonEdge = false;							//No edge yet (no time)
 8000a60:	4b07      	ldr	r3, [pc, #28]	; (8000a80 <debounceFSM_init+0x2c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	701a      	strb	r2, [r3, #0]
	tick_t initialDelay = DEBOUNCETIME;         // Set the initial time of the delay (200ms)
 8000a66:	2328      	movs	r3, #40	; 0x28
 8000a68:	607b      	str	r3, [r7, #4]
	delayInit(&debounceDelay, initialDelay); 	// Initialize the counter
 8000a6a:	6879      	ldr	r1, [r7, #4]
 8000a6c:	4805      	ldr	r0, [pc, #20]	; (8000a84 <debounceFSM_init+0x30>)
 8000a6e:	f000 f8a1 	bl	8000bb4 <delayInit>

}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	2000007c 	.word	0x2000007c
 8000a80:	2000007d 	.word	0x2000007d
 8000a84:	20000080 	.word	0x20000080

08000a88 <debounceFSM_update>:
 * debounceFSM_init Function:
 * Function that initialize the Finit State Machine that controls the
 * debouncing logic for the user button on de NUCLEO-F401RE.
 *********************************************************************/

void debounceFSM_update(){
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0

	GPIO_PinState buttonState = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8000a8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a92:	4830      	ldr	r0, [pc, #192]	; (8000b54 <debounceFSM_update+0xcc>)
 8000a94:	f000 fc6c 	bl	8001370 <HAL_GPIO_ReadPin>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	71fb      	strb	r3, [r7, #7]

	switch (debounceState) {
 8000a9c:	4b2e      	ldr	r3, [pc, #184]	; (8000b58 <debounceFSM_update+0xd0>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	2b03      	cmp	r3, #3
 8000aa2:	d845      	bhi.n	8000b30 <debounceFSM_update+0xa8>
 8000aa4:	a201      	add	r2, pc, #4	; (adr r2, 8000aac <debounceFSM_update+0x24>)
 8000aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aaa:	bf00      	nop
 8000aac:	08000abd 	.word	0x08000abd
 8000ab0:	08000ad1 	.word	0x08000ad1
 8000ab4:	08000af7 	.word	0x08000af7
 8000ab8:	08000b0b 	.word	0x08000b0b

	case BUTTON_UP:

		if (GPIO_PIN_RESET == buttonState) {	//if the button was pressed change the state to verify if it was noise or not
 8000abc:	79fb      	ldrb	r3, [r7, #7]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d13d      	bne.n	8000b3e <debounceFSM_update+0xb6>
			debounceState = BUTTON_FALLING;
 8000ac2:	4b25      	ldr	r3, [pc, #148]	; (8000b58 <debounceFSM_update+0xd0>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	701a      	strb	r2, [r3, #0]
			delayRead(&debounceDelay);
 8000ac8:	4824      	ldr	r0, [pc, #144]	; (8000b5c <debounceFSM_update+0xd4>)
 8000aca:	f000 f894 	bl	8000bf6 <delayRead>
		}

		break;
 8000ace:	e036      	b.n	8000b3e <debounceFSM_update+0xb6>

	case BUTTON_FALLING:

		if (delayRead(&debounceDelay)){				//if the amount of time that we have to wait has passed verify if the button
 8000ad0:	4822      	ldr	r0, [pc, #136]	; (8000b5c <debounceFSM_update+0xd4>)
 8000ad2:	f000 f890 	bl	8000bf6 <delayRead>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d032      	beq.n	8000b42 <debounceFSM_update+0xba>
			if (GPIO_PIN_RESET == buttonState) {	//continue pressed or not, if so send the state to button pressed (BUTTON_DOWN), else
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d105      	bne.n	8000aee <debounceFSM_update+0x66>
				debounceState = BUTTON_DOWN;		//go back to button up because it was noise.
 8000ae2:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <debounceFSM_update+0xd0>)
 8000ae4:	2202      	movs	r2, #2
 8000ae6:	701a      	strb	r2, [r3, #0]
				buttonPressed();
 8000ae8:	f000 f83c 	bl	8000b64 <buttonPressed>
			else {
				debounceState = BUTTON_UP;
			}
		}

		break;
 8000aec:	e029      	b.n	8000b42 <debounceFSM_update+0xba>
				debounceState = BUTTON_UP;
 8000aee:	4b1a      	ldr	r3, [pc, #104]	; (8000b58 <debounceFSM_update+0xd0>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	701a      	strb	r2, [r3, #0]
		break;
 8000af4:	e025      	b.n	8000b42 <debounceFSM_update+0xba>
	case BUTTON_DOWN:

		if (GPIO_PIN_SET == buttonState) {		//if the button was released change the state to verify if it was noise or not
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d124      	bne.n	8000b46 <debounceFSM_update+0xbe>
			debounceState = BUTTON_RAISING;
 8000afc:	4b16      	ldr	r3, [pc, #88]	; (8000b58 <debounceFSM_update+0xd0>)
 8000afe:	2203      	movs	r2, #3
 8000b00:	701a      	strb	r2, [r3, #0]
			delayRead(&debounceDelay);
 8000b02:	4816      	ldr	r0, [pc, #88]	; (8000b5c <debounceFSM_update+0xd4>)
 8000b04:	f000 f877 	bl	8000bf6 <delayRead>
		}


		break;
 8000b08:	e01d      	b.n	8000b46 <debounceFSM_update+0xbe>

	case BUTTON_RAISING:

		if (delayRead(&debounceDelay)){				//if the amount of time that we have to wait has passed, verify if the button
 8000b0a:	4814      	ldr	r0, [pc, #80]	; (8000b5c <debounceFSM_update+0xd4>)
 8000b0c:	f000 f873 	bl	8000bf6 <delayRead>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d019      	beq.n	8000b4a <debounceFSM_update+0xc2>
			if (GPIO_PIN_SET == buttonState) {		//continue released or not, if so send the state to button release (BUTTON_UP), else
 8000b16:	79fb      	ldrb	r3, [r7, #7]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d105      	bne.n	8000b28 <debounceFSM_update+0xa0>
				debounceState = BUTTON_UP;			//go back to button down because it was noise.
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <debounceFSM_update+0xd0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	701a      	strb	r2, [r3, #0]
				buttonReleased();
 8000b22:	f000 f82b 	bl	8000b7c <buttonReleased>
			else {
				debounceState = BUTTON_DOWN;
			}
		}

		break;
 8000b26:	e010      	b.n	8000b4a <debounceFSM_update+0xc2>
				debounceState = BUTTON_DOWN;
 8000b28:	4b0b      	ldr	r3, [pc, #44]	; (8000b58 <debounceFSM_update+0xd0>)
 8000b2a:	2202      	movs	r2, #2
 8000b2c:	701a      	strb	r2, [r3, #0]
		break;
 8000b2e:	e00c      	b.n	8000b4a <debounceFSM_update+0xc2>

	default:
		debounceState = BUTTON_UP;
 8000b30:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <debounceFSM_update+0xd0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
		buttonEdge = false;
 8000b36:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <debounceFSM_update+0xd8>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	701a      	strb	r2, [r3, #0]
		break;
 8000b3c:	e006      	b.n	8000b4c <debounceFSM_update+0xc4>
		break;
 8000b3e:	bf00      	nop
 8000b40:	e004      	b.n	8000b4c <debounceFSM_update+0xc4>
		break;
 8000b42:	bf00      	nop
 8000b44:	e002      	b.n	8000b4c <debounceFSM_update+0xc4>
		break;
 8000b46:	bf00      	nop
 8000b48:	e000      	b.n	8000b4c <debounceFSM_update+0xc4>
		break;
 8000b4a:	bf00      	nop

	}

}
 8000b4c:	bf00      	nop
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40020800 	.word	0x40020800
 8000b58:	2000007c 	.word	0x2000007c
 8000b5c:	20000080 	.word	0x20000080
 8000b60:	2000007d 	.word	0x2000007d

08000b64 <buttonPressed>:


void buttonPressed() {
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
//	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	  buttonEdge = true;
 8000b68:	4b03      	ldr	r3, [pc, #12]	; (8000b78 <buttonPressed+0x14>)
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	701a      	strb	r2, [r3, #0]
}
 8000b6e:	bf00      	nop
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	2000007d 	.word	0x2000007d

08000b7c <buttonReleased>:



void buttonReleased(){
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
//	 HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <readKey>:

bool_t readKey(){
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
	if(buttonEdge){
 8000b90:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <readKey+0x24>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d004      	beq.n	8000ba2 <readKey+0x16>
		buttonEdge = false;
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <readKey+0x24>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	701a      	strb	r2, [r3, #0]
		return true;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e000      	b.n	8000ba4 <readKey+0x18>
	}
	else
		return false;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	2000007d 	.word	0x2000007d

08000bb4 <delayInit>:
 * time duration specify in the duration parameter in usec.
 * Do not initialize the counter and leave the running state on false.
 *********************************************************************/

void delayInit( delay_t * delay, tick_t duration )
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
	if(MAX_DELAY < duration)
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000bc4:	d904      	bls.n	8000bd0 <delayInit+0x1c>
		delay->duration = MAX_DELAY;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000bcc:	605a      	str	r2, [r3, #4]
 8000bce:	e009      	b.n	8000be4 <delayInit+0x30>
	else if( MIN_DELAY > duration)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d103      	bne.n	8000bde <delayInit+0x2a>
		delay->duration = MIN_DELAY;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2201      	movs	r2, #1
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	e002      	b.n	8000be4 <delayInit+0x30>
	else
		delay->duration = duration;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	683a      	ldr	r2, [r7, #0]
 8000be2:	605a      	str	r2, [r3, #4]

	delay->running = false;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2200      	movs	r2, #0
 8000be8:	721a      	strb	r2, [r3, #8]
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <delayRead>:
 * Send back true value if the time has been completed or false otherwise
 * (if the time has not been arrived or just start to run)
 *********************************************************************/

bool_t delayRead( delay_t * delay )
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]

	bool_t TimeArrived = false;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	73fb      	strb	r3, [r7, #15]
	if(delay != NULL)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d01b      	beq.n	8000c40 <delayRead+0x4a>
	{
		if(delay->running)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	7a1b      	ldrb	r3, [r3, #8]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d00f      	beq.n	8000c30 <delayRead+0x3a>
		{
			if(HAL_GetTick()-delay->startTime >= delay->duration)
 8000c10:	f000 f938 	bl	8000e84 <HAL_GetTick>
 8000c14:	4602      	mov	r2, r0
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	1ad2      	subs	r2, r2, r3
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d30d      	bcc.n	8000c40 <delayRead+0x4a>
			{
				TimeArrived = true;
 8000c24:	2301      	movs	r3, #1
 8000c26:	73fb      	strb	r3, [r7, #15]
				delay->running = false;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	721a      	strb	r2, [r3, #8]
 8000c2e:	e007      	b.n	8000c40 <delayRead+0x4a>
			}
		}
		else
		{
			delay->startTime = HAL_GetTick();
 8000c30:	f000 f928 	bl	8000e84 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	601a      	str	r2, [r3, #0]
			delay->running = true;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	721a      	strb	r2, [r3, #8]
		}
	}

	return TimeArrived;
 8000c40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <delayWrite>:
 * delayWrite Function:
 * This function is used to set the duration time in usec of a delay structure
 *********************************************************************/

void delayWrite( delay_t * delay, tick_t duration )
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	b083      	sub	sp, #12
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	6039      	str	r1, [r7, #0]
	if(MAX_DELAY < duration)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000c5a:	d904      	bls.n	8000c66 <delayWrite+0x1c>
		delay->duration = MAX_DELAY;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000c62:	605a      	str	r2, [r3, #4]
	else if( MIN_DELAY > duration)
		delay->duration = MIN_DELAY;
	else
		delay->duration = duration;
}
 8000c64:	e009      	b.n	8000c7a <delayWrite+0x30>
	else if( MIN_DELAY > duration)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d103      	bne.n	8000c74 <delayWrite+0x2a>
		delay->duration = MIN_DELAY;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2201      	movs	r2, #1
 8000c70:	605a      	str	r2, [r3, #4]
}
 8000c72:	e002      	b.n	8000c7a <delayWrite+0x30>
		delay->duration = duration;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	605a      	str	r2, [r3, #4]
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <uartInit>:
 * Function that initialize the UART periferial, and send the initialization
 * parameter through the port.
 * It devolve TRUE if the port is initialized correctly and false otherwise.
 *********************************************************************/
bool_t uartInit()
{
 8000c88:	b5b0      	push	{r4, r5, r7, lr}
 8000c8a:	b090      	sub	sp, #64	; 0x40
 8000c8c:	af00      	add	r7, sp, #0

	  bool_t PortStatus=true;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	  huart2.Instance = USART2;
 8000c94:	4b3b      	ldr	r3, [pc, #236]	; (8000d84 <uartInit+0xfc>)
 8000c96:	4a3c      	ldr	r2, [pc, #240]	; (8000d88 <uartInit+0x100>)
 8000c98:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 8000c9a:	4b3a      	ldr	r3, [pc, #232]	; (8000d84 <uartInit+0xfc>)
 8000c9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ca0:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ca2:	4b38      	ldr	r3, [pc, #224]	; (8000d84 <uartInit+0xfc>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ca8:	4b36      	ldr	r3, [pc, #216]	; (8000d84 <uartInit+0xfc>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8000cae:	4b35      	ldr	r3, [pc, #212]	; (8000d84 <uartInit+0xfc>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cb4:	4b33      	ldr	r3, [pc, #204]	; (8000d84 <uartInit+0xfc>)
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cba:	4b32      	ldr	r3, [pc, #200]	; (8000d84 <uartInit+0xfc>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc0:	4b30      	ldr	r3, [pc, #192]	; (8000d84 <uartInit+0xfc>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cc6:	482f      	ldr	r0, [pc, #188]	; (8000d84 <uartInit+0xfc>)
 8000cc8:	f001 f836 	bl	8001d38 <HAL_UART_Init>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d003      	beq.n	8000cda <uartInit+0x52>
	  {
		  PortStatus=true;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8000cd8:	e04d      	b.n	8000d76 <uartInit+0xee>
	  }
	  else
	  {
		  char BaudRateMSG[]="Communication Init \n\rBaudrate: ";
 8000cda:	4b2c      	ldr	r3, [pc, #176]	; (8000d8c <uartInit+0x104>)
 8000cdc:	463c      	mov	r4, r7
 8000cde:	461d      	mov	r5, r3
 8000ce0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000ce8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  while(HAL_BUSY == HAL_UART_Transmit(&huart2, (const uint8_t *) BaudRateMSG, sizeof(BaudRateMSG),100));
 8000cec:	bf00      	nop
 8000cee:	4639      	mov	r1, r7
 8000cf0:	2364      	movs	r3, #100	; 0x64
 8000cf2:	2220      	movs	r2, #32
 8000cf4:	4823      	ldr	r0, [pc, #140]	; (8000d84 <uartInit+0xfc>)
 8000cf6:	f001 f86c 	bl	8001dd2 <HAL_UART_Transmit>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d0f6      	beq.n	8000cee <uartInit+0x66>

		  char BaudRateValue[20];
		  int32_t BRValue=huart2.Init.BaudRate;
 8000d00:	4b20      	ldr	r3, [pc, #128]	; (8000d84 <uartInit+0xfc>)
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	63bb      	str	r3, [r7, #56]	; 0x38
		  uint8_t i=0;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  i=sprintf(BaudRateValue, "%d",BRValue);
 8000d0c:	f107 0320 	add.w	r3, r7, #32
 8000d10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000d12:	491f      	ldr	r1, [pc, #124]	; (8000d90 <uartInit+0x108>)
 8000d14:	4618      	mov	r0, r3
 8000d16:	f001 fbd1 	bl	80024bc <siprintf>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		  BaudRateValue[i++] = 0x0A;
 8000d20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000d24:	1c5a      	adds	r2, r3, #1
 8000d26:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8000d2a:	3340      	adds	r3, #64	; 0x40
 8000d2c:	443b      	add	r3, r7
 8000d2e:	220a      	movs	r2, #10
 8000d30:	f803 2c20 	strb.w	r2, [r3, #-32]
		  BaudRateValue[i++] = 0x0D;
 8000d34:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000d38:	1c5a      	adds	r2, r3, #1
 8000d3a:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8000d3e:	3340      	adds	r3, #64	; 0x40
 8000d40:	443b      	add	r3, r7
 8000d42:	220d      	movs	r2, #13
 8000d44:	f803 2c20 	strb.w	r2, [r3, #-32]
		  BaudRateValue[i++] = 0x00;
 8000d48:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000d4c:	1c5a      	adds	r2, r3, #1
 8000d4e:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 8000d52:	3340      	adds	r3, #64	; 0x40
 8000d54:	443b      	add	r3, r7
 8000d56:	2200      	movs	r2, #0
 8000d58:	f803 2c20 	strb.w	r2, [r3, #-32]
		  while(HAL_BUSY == HAL_UART_Transmit(&huart2, (const uint8_t *) BaudRateValue, i,100));
 8000d5c:	bf00      	nop
 8000d5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	f107 0120 	add.w	r1, r7, #32
 8000d68:	2364      	movs	r3, #100	; 0x64
 8000d6a:	4806      	ldr	r0, [pc, #24]	; (8000d84 <uartInit+0xfc>)
 8000d6c:	f001 f831 	bl	8001dd2 <HAL_UART_Transmit>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d0f3      	beq.n	8000d5e <uartInit+0xd6>
	  }

	  return PortStatus;
 8000d76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f

}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3740      	adds	r7, #64	; 0x40
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bdb0      	pop	{r4, r5, r7, pc}
 8000d82:	bf00      	nop
 8000d84:	2000008c 	.word	0x2000008c
 8000d88:	40004400 	.word	0x40004400
 8000d8c:	08002e38 	.word	0x08002e38
 8000d90:	08002e34 	.word	0x08002e34

08000d94 <uartSendStringSize>:
* Send through the UART port the elements pointed for *pstring.
* @param pstring is a pointer to the first element to be send.
* @param size the amount of element to be send.
*********************************************************************/
void uartSendStringSize(uint8_t * pstring, uint16_t size)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	460b      	mov	r3, r1
 8000d9e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (const uint8_t *)pstring, size,100);
 8000da0:	887a      	ldrh	r2, [r7, #2]
 8000da2:	2364      	movs	r3, #100	; 0x64
 8000da4:	6879      	ldr	r1, [r7, #4]
 8000da6:	4803      	ldr	r0, [pc, #12]	; (8000db4 <uartSendStringSize+0x20>)
 8000da8:	f001 f813 	bl	8001dd2 <HAL_UART_Transmit>

}
 8000dac:	bf00      	nop
 8000dae:	3708      	adds	r7, #8
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	2000008c 	.word	0x2000008c

08000db8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dbc:	4b0e      	ldr	r3, [pc, #56]	; (8000df8 <HAL_Init+0x40>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a0d      	ldr	r2, [pc, #52]	; (8000df8 <HAL_Init+0x40>)
 8000dc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	; (8000df8 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0a      	ldr	r2, [pc, #40]	; (8000df8 <HAL_Init+0x40>)
 8000dce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd4:	4b08      	ldr	r3, [pc, #32]	; (8000df8 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a07      	ldr	r2, [pc, #28]	; (8000df8 <HAL_Init+0x40>)
 8000dda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000de0:	2003      	movs	r0, #3
 8000de2:	f000 f90d 	bl	8001000 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f000 f808 	bl	8000dfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dec:	f7ff fd26 	bl	800083c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40023c00 	.word	0x40023c00

08000dfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e04:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <HAL_InitTick+0x54>)
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	4b12      	ldr	r3, [pc, #72]	; (8000e54 <HAL_InitTick+0x58>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f000 f917 	bl	800104e <HAL_SYSTICK_Config>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e00e      	b.n	8000e48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2b0f      	cmp	r3, #15
 8000e2e:	d80a      	bhi.n	8000e46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e30:	2200      	movs	r2, #0
 8000e32:	6879      	ldr	r1, [r7, #4]
 8000e34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e38:	f000 f8ed 	bl	8001016 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e3c:	4a06      	ldr	r2, [pc, #24]	; (8000e58 <HAL_InitTick+0x5c>)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e42:	2300      	movs	r3, #0
 8000e44:	e000      	b.n	8000e48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
}
 8000e48:	4618      	mov	r0, r3
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20000000 	.word	0x20000000
 8000e54:	20000008 	.word	0x20000008
 8000e58:	20000004 	.word	0x20000004

08000e5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e60:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <HAL_IncTick+0x20>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <HAL_IncTick+0x24>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <HAL_IncTick+0x24>)
 8000e6e:	6013      	str	r3, [r2, #0]
}
 8000e70:	bf00      	nop
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000008 	.word	0x20000008
 8000e80:	200000d0 	.word	0x200000d0

08000e84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  return uwTick;
 8000e88:	4b03      	ldr	r3, [pc, #12]	; (8000e98 <HAL_GetTick+0x14>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	200000d0 	.word	0x200000d0

08000e9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b085      	sub	sp, #20
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ec4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ece:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	60d3      	str	r3, [r2, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	3714      	adds	r7, #20
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <__NVIC_GetPriorityGrouping+0x18>)
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	f003 0307 	and.w	r3, r3, #7
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	6039      	str	r1, [r7, #0]
 8000f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	db0a      	blt.n	8000f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	b2da      	uxtb	r2, r3
 8000f18:	490c      	ldr	r1, [pc, #48]	; (8000f4c <__NVIC_SetPriority+0x4c>)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	0112      	lsls	r2, r2, #4
 8000f20:	b2d2      	uxtb	r2, r2
 8000f22:	440b      	add	r3, r1
 8000f24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f28:	e00a      	b.n	8000f40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	4908      	ldr	r1, [pc, #32]	; (8000f50 <__NVIC_SetPriority+0x50>)
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	f003 030f 	and.w	r3, r3, #15
 8000f36:	3b04      	subs	r3, #4
 8000f38:	0112      	lsls	r2, r2, #4
 8000f3a:	b2d2      	uxtb	r2, r2
 8000f3c:	440b      	add	r3, r1
 8000f3e:	761a      	strb	r2, [r3, #24]
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e000e100 	.word	0xe000e100
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b089      	sub	sp, #36	; 0x24
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	f1c3 0307 	rsb	r3, r3, #7
 8000f6e:	2b04      	cmp	r3, #4
 8000f70:	bf28      	it	cs
 8000f72:	2304      	movcs	r3, #4
 8000f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	3304      	adds	r3, #4
 8000f7a:	2b06      	cmp	r3, #6
 8000f7c:	d902      	bls.n	8000f84 <NVIC_EncodePriority+0x30>
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	3b03      	subs	r3, #3
 8000f82:	e000      	b.n	8000f86 <NVIC_EncodePriority+0x32>
 8000f84:	2300      	movs	r3, #0
 8000f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	43da      	mvns	r2, r3
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	401a      	ands	r2, r3
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f9c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa6:	43d9      	mvns	r1, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	4313      	orrs	r3, r2
         );
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3724      	adds	r7, #36	; 0x24
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
	...

08000fbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	3b01      	subs	r3, #1
 8000fc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fcc:	d301      	bcc.n	8000fd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e00f      	b.n	8000ff2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fd2:	4a0a      	ldr	r2, [pc, #40]	; (8000ffc <SysTick_Config+0x40>)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fda:	210f      	movs	r1, #15
 8000fdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fe0:	f7ff ff8e 	bl	8000f00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe4:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <SysTick_Config+0x40>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fea:	4b04      	ldr	r3, [pc, #16]	; (8000ffc <SysTick_Config+0x40>)
 8000fec:	2207      	movs	r2, #7
 8000fee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	e000e010 	.word	0xe000e010

08001000 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f7ff ff47 	bl	8000e9c <__NVIC_SetPriorityGrouping>
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}

08001016 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001016:	b580      	push	{r7, lr}
 8001018:	b086      	sub	sp, #24
 800101a:	af00      	add	r7, sp, #0
 800101c:	4603      	mov	r3, r0
 800101e:	60b9      	str	r1, [r7, #8]
 8001020:	607a      	str	r2, [r7, #4]
 8001022:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001028:	f7ff ff5c 	bl	8000ee4 <__NVIC_GetPriorityGrouping>
 800102c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	68b9      	ldr	r1, [r7, #8]
 8001032:	6978      	ldr	r0, [r7, #20]
 8001034:	f7ff ff8e 	bl	8000f54 <NVIC_EncodePriority>
 8001038:	4602      	mov	r2, r0
 800103a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800103e:	4611      	mov	r1, r2
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff5d 	bl	8000f00 <__NVIC_SetPriority>
}
 8001046:	bf00      	nop
 8001048:	3718      	adds	r7, #24
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b082      	sub	sp, #8
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001056:	6878      	ldr	r0, [r7, #4]
 8001058:	f7ff ffb0 	bl	8000fbc <SysTick_Config>
 800105c:	4603      	mov	r3, r0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
	...

08001068 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001068:	b480      	push	{r7}
 800106a:	b089      	sub	sp, #36	; 0x24
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800107a:	2300      	movs	r3, #0
 800107c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800107e:	2300      	movs	r3, #0
 8001080:	61fb      	str	r3, [r7, #28]
 8001082:	e159      	b.n	8001338 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001084:	2201      	movs	r2, #1
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	4013      	ands	r3, r2
 8001096:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	429a      	cmp	r2, r3
 800109e:	f040 8148 	bne.w	8001332 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f003 0303 	and.w	r3, r3, #3
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d005      	beq.n	80010ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d130      	bne.n	800111c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	2203      	movs	r2, #3
 80010c6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ca:	43db      	mvns	r3, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4013      	ands	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	68da      	ldr	r2, [r3, #12]
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	4313      	orrs	r3, r2
 80010e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010f0:	2201      	movs	r2, #1
 80010f2:	69fb      	ldr	r3, [r7, #28]
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	091b      	lsrs	r3, r3, #4
 8001106:	f003 0201 	and.w	r2, r3, #1
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f003 0303 	and.w	r3, r3, #3
 8001124:	2b03      	cmp	r3, #3
 8001126:	d017      	beq.n	8001158 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	2203      	movs	r2, #3
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	43db      	mvns	r3, r3
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	4013      	ands	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	689a      	ldr	r2, [r3, #8]
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	005b      	lsls	r3, r3, #1
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0303 	and.w	r3, r3, #3
 8001160:	2b02      	cmp	r3, #2
 8001162:	d123      	bne.n	80011ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	08da      	lsrs	r2, r3, #3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3208      	adds	r2, #8
 800116c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001170:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	f003 0307 	and.w	r3, r3, #7
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	220f      	movs	r2, #15
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	691a      	ldr	r2, [r3, #16]
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	4313      	orrs	r3, r2
 800119c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	08da      	lsrs	r2, r3, #3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	3208      	adds	r2, #8
 80011a6:	69b9      	ldr	r1, [r7, #24]
 80011a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	2203      	movs	r2, #3
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f003 0203 	and.w	r2, r3, #3
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	f000 80a2 	beq.w	8001332 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
 80011f2:	4b57      	ldr	r3, [pc, #348]	; (8001350 <HAL_GPIO_Init+0x2e8>)
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	4a56      	ldr	r2, [pc, #344]	; (8001350 <HAL_GPIO_Init+0x2e8>)
 80011f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011fc:	6453      	str	r3, [r2, #68]	; 0x44
 80011fe:	4b54      	ldr	r3, [pc, #336]	; (8001350 <HAL_GPIO_Init+0x2e8>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800120a:	4a52      	ldr	r2, [pc, #328]	; (8001354 <HAL_GPIO_Init+0x2ec>)
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	089b      	lsrs	r3, r3, #2
 8001210:	3302      	adds	r3, #2
 8001212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001216:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	220f      	movs	r2, #15
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43db      	mvns	r3, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4013      	ands	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a49      	ldr	r2, [pc, #292]	; (8001358 <HAL_GPIO_Init+0x2f0>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d019      	beq.n	800126a <HAL_GPIO_Init+0x202>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a48      	ldr	r2, [pc, #288]	; (800135c <HAL_GPIO_Init+0x2f4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d013      	beq.n	8001266 <HAL_GPIO_Init+0x1fe>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a47      	ldr	r2, [pc, #284]	; (8001360 <HAL_GPIO_Init+0x2f8>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d00d      	beq.n	8001262 <HAL_GPIO_Init+0x1fa>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a46      	ldr	r2, [pc, #280]	; (8001364 <HAL_GPIO_Init+0x2fc>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d007      	beq.n	800125e <HAL_GPIO_Init+0x1f6>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a45      	ldr	r2, [pc, #276]	; (8001368 <HAL_GPIO_Init+0x300>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d101      	bne.n	800125a <HAL_GPIO_Init+0x1f2>
 8001256:	2304      	movs	r3, #4
 8001258:	e008      	b.n	800126c <HAL_GPIO_Init+0x204>
 800125a:	2307      	movs	r3, #7
 800125c:	e006      	b.n	800126c <HAL_GPIO_Init+0x204>
 800125e:	2303      	movs	r3, #3
 8001260:	e004      	b.n	800126c <HAL_GPIO_Init+0x204>
 8001262:	2302      	movs	r3, #2
 8001264:	e002      	b.n	800126c <HAL_GPIO_Init+0x204>
 8001266:	2301      	movs	r3, #1
 8001268:	e000      	b.n	800126c <HAL_GPIO_Init+0x204>
 800126a:	2300      	movs	r3, #0
 800126c:	69fa      	ldr	r2, [r7, #28]
 800126e:	f002 0203 	and.w	r2, r2, #3
 8001272:	0092      	lsls	r2, r2, #2
 8001274:	4093      	lsls	r3, r2
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4313      	orrs	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800127c:	4935      	ldr	r1, [pc, #212]	; (8001354 <HAL_GPIO_Init+0x2ec>)
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	089b      	lsrs	r3, r3, #2
 8001282:	3302      	adds	r3, #2
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800128a:	4b38      	ldr	r3, [pc, #224]	; (800136c <HAL_GPIO_Init+0x304>)
 800128c:	689b      	ldr	r3, [r3, #8]
 800128e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	43db      	mvns	r3, r3
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	4013      	ands	r3, r2
 8001298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d003      	beq.n	80012ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012ae:	4a2f      	ldr	r2, [pc, #188]	; (800136c <HAL_GPIO_Init+0x304>)
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012b4:	4b2d      	ldr	r3, [pc, #180]	; (800136c <HAL_GPIO_Init+0x304>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	43db      	mvns	r3, r3
 80012be:	69ba      	ldr	r2, [r7, #24]
 80012c0:	4013      	ands	r3, r2
 80012c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d003      	beq.n	80012d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012d8:	4a24      	ldr	r2, [pc, #144]	; (800136c <HAL_GPIO_Init+0x304>)
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012de:	4b23      	ldr	r3, [pc, #140]	; (800136c <HAL_GPIO_Init+0x304>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	43db      	mvns	r3, r3
 80012e8:	69ba      	ldr	r2, [r7, #24]
 80012ea:	4013      	ands	r3, r2
 80012ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012fa:	69ba      	ldr	r2, [r7, #24]
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001302:	4a1a      	ldr	r2, [pc, #104]	; (800136c <HAL_GPIO_Init+0x304>)
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001308:	4b18      	ldr	r3, [pc, #96]	; (800136c <HAL_GPIO_Init+0x304>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d003      	beq.n	800132c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4313      	orrs	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800132c:	4a0f      	ldr	r2, [pc, #60]	; (800136c <HAL_GPIO_Init+0x304>)
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	3301      	adds	r3, #1
 8001336:	61fb      	str	r3, [r7, #28]
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	2b0f      	cmp	r3, #15
 800133c:	f67f aea2 	bls.w	8001084 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001340:	bf00      	nop
 8001342:	bf00      	nop
 8001344:	3724      	adds	r7, #36	; 0x24
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40023800 	.word	0x40023800
 8001354:	40013800 	.word	0x40013800
 8001358:	40020000 	.word	0x40020000
 800135c:	40020400 	.word	0x40020400
 8001360:	40020800 	.word	0x40020800
 8001364:	40020c00 	.word	0x40020c00
 8001368:	40021000 	.word	0x40021000
 800136c:	40013c00 	.word	0x40013c00

08001370 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	460b      	mov	r3, r1
 800137a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	691a      	ldr	r2, [r3, #16]
 8001380:	887b      	ldrh	r3, [r7, #2]
 8001382:	4013      	ands	r3, r2
 8001384:	2b00      	cmp	r3, #0
 8001386:	d002      	beq.n	800138e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001388:	2301      	movs	r3, #1
 800138a:	73fb      	strb	r3, [r7, #15]
 800138c:	e001      	b.n	8001392 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800138e:	2300      	movs	r3, #0
 8001390:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001392:	7bfb      	ldrb	r3, [r7, #15]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	460b      	mov	r3, r1
 80013aa:	807b      	strh	r3, [r7, #2]
 80013ac:	4613      	mov	r3, r2
 80013ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013b0:	787b      	ldrb	r3, [r7, #1]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013b6:	887a      	ldrh	r2, [r7, #2]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013bc:	e003      	b.n	80013c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013be:	887b      	ldrh	r3, [r7, #2]
 80013c0:	041a      	lsls	r2, r3, #16
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	619a      	str	r2, [r3, #24]
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr

080013d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80013d2:	b480      	push	{r7}
 80013d4:	b085      	sub	sp, #20
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
 80013da:	460b      	mov	r3, r1
 80013dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80013e4:	887a      	ldrh	r2, [r7, #2]
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4013      	ands	r3, r2
 80013ea:	041a      	lsls	r2, r3, #16
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	43d9      	mvns	r1, r3
 80013f0:	887b      	ldrh	r3, [r7, #2]
 80013f2:	400b      	ands	r3, r1
 80013f4:	431a      	orrs	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	619a      	str	r2, [r3, #24]
}
 80013fa:	bf00      	nop
 80013fc:	3714      	adds	r7, #20
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e267      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	2b00      	cmp	r3, #0
 8001424:	d075      	beq.n	8001512 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001426:	4b88      	ldr	r3, [pc, #544]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
 800142e:	2b04      	cmp	r3, #4
 8001430:	d00c      	beq.n	800144c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001432:	4b85      	ldr	r3, [pc, #532]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800143a:	2b08      	cmp	r3, #8
 800143c:	d112      	bne.n	8001464 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800143e:	4b82      	ldr	r3, [pc, #520]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001446:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800144a:	d10b      	bne.n	8001464 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800144c:	4b7e      	ldr	r3, [pc, #504]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d05b      	beq.n	8001510 <HAL_RCC_OscConfig+0x108>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d157      	bne.n	8001510 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e242      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800146c:	d106      	bne.n	800147c <HAL_RCC_OscConfig+0x74>
 800146e:	4b76      	ldr	r3, [pc, #472]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a75      	ldr	r2, [pc, #468]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	e01d      	b.n	80014b8 <HAL_RCC_OscConfig+0xb0>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001484:	d10c      	bne.n	80014a0 <HAL_RCC_OscConfig+0x98>
 8001486:	4b70      	ldr	r3, [pc, #448]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a6f      	ldr	r2, [pc, #444]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800148c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001490:	6013      	str	r3, [r2, #0]
 8001492:	4b6d      	ldr	r3, [pc, #436]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a6c      	ldr	r2, [pc, #432]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800149c:	6013      	str	r3, [r2, #0]
 800149e:	e00b      	b.n	80014b8 <HAL_RCC_OscConfig+0xb0>
 80014a0:	4b69      	ldr	r3, [pc, #420]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a68      	ldr	r2, [pc, #416]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80014a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014aa:	6013      	str	r3, [r2, #0]
 80014ac:	4b66      	ldr	r3, [pc, #408]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a65      	ldr	r2, [pc, #404]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80014b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d013      	beq.n	80014e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c0:	f7ff fce0 	bl	8000e84 <HAL_GetTick>
 80014c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c6:	e008      	b.n	80014da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c8:	f7ff fcdc 	bl	8000e84 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b64      	cmp	r3, #100	; 0x64
 80014d4:	d901      	bls.n	80014da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80014d6:	2303      	movs	r3, #3
 80014d8:	e207      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014da:	4b5b      	ldr	r3, [pc, #364]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d0f0      	beq.n	80014c8 <HAL_RCC_OscConfig+0xc0>
 80014e6:	e014      	b.n	8001512 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e8:	f7ff fccc 	bl	8000e84 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014f0:	f7ff fcc8 	bl	8000e84 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b64      	cmp	r3, #100	; 0x64
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e1f3      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001502:	4b51      	ldr	r3, [pc, #324]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1f0      	bne.n	80014f0 <HAL_RCC_OscConfig+0xe8>
 800150e:	e000      	b.n	8001512 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0302 	and.w	r3, r3, #2
 800151a:	2b00      	cmp	r3, #0
 800151c:	d063      	beq.n	80015e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800151e:	4b4a      	ldr	r3, [pc, #296]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	2b00      	cmp	r3, #0
 8001528:	d00b      	beq.n	8001542 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800152a:	4b47      	ldr	r3, [pc, #284]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001532:	2b08      	cmp	r3, #8
 8001534:	d11c      	bne.n	8001570 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001536:	4b44      	ldr	r3, [pc, #272]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d116      	bne.n	8001570 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001542:	4b41      	ldr	r3, [pc, #260]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d005      	beq.n	800155a <HAL_RCC_OscConfig+0x152>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d001      	beq.n	800155a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e1c7      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155a:	4b3b      	ldr	r3, [pc, #236]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	691b      	ldr	r3, [r3, #16]
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	4937      	ldr	r1, [pc, #220]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800156a:	4313      	orrs	r3, r2
 800156c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800156e:	e03a      	b.n	80015e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d020      	beq.n	80015ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001578:	4b34      	ldr	r3, [pc, #208]	; (800164c <HAL_RCC_OscConfig+0x244>)
 800157a:	2201      	movs	r2, #1
 800157c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157e:	f7ff fc81 	bl	8000e84 <HAL_GetTick>
 8001582:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001584:	e008      	b.n	8001598 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001586:	f7ff fc7d 	bl	8000e84 <HAL_GetTick>
 800158a:	4602      	mov	r2, r0
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d901      	bls.n	8001598 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001594:	2303      	movs	r3, #3
 8001596:	e1a8      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001598:	4b2b      	ldr	r3, [pc, #172]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0302 	and.w	r3, r3, #2
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d0f0      	beq.n	8001586 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015a4:	4b28      	ldr	r3, [pc, #160]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	4925      	ldr	r1, [pc, #148]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	600b      	str	r3, [r1, #0]
 80015b8:	e015      	b.n	80015e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015ba:	4b24      	ldr	r3, [pc, #144]	; (800164c <HAL_RCC_OscConfig+0x244>)
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c0:	f7ff fc60 	bl	8000e84 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c8:	f7ff fc5c 	bl	8000e84 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e187      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015da:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f0      	bne.n	80015c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0308 	and.w	r3, r3, #8
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d036      	beq.n	8001660 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d016      	beq.n	8001628 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015fa:	4b15      	ldr	r3, [pc, #84]	; (8001650 <HAL_RCC_OscConfig+0x248>)
 80015fc:	2201      	movs	r2, #1
 80015fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001600:	f7ff fc40 	bl	8000e84 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001606:	e008      	b.n	800161a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001608:	f7ff fc3c 	bl	8000e84 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b02      	cmp	r3, #2
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e167      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800161a:	4b0b      	ldr	r3, [pc, #44]	; (8001648 <HAL_RCC_OscConfig+0x240>)
 800161c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d0f0      	beq.n	8001608 <HAL_RCC_OscConfig+0x200>
 8001626:	e01b      	b.n	8001660 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001628:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_RCC_OscConfig+0x248>)
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162e:	f7ff fc29 	bl	8000e84 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001634:	e00e      	b.n	8001654 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001636:	f7ff fc25 	bl	8000e84 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d907      	bls.n	8001654 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e150      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
 8001648:	40023800 	.word	0x40023800
 800164c:	42470000 	.word	0x42470000
 8001650:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001654:	4b88      	ldr	r3, [pc, #544]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1ea      	bne.n	8001636 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	2b00      	cmp	r3, #0
 800166a:	f000 8097 	beq.w	800179c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001672:	4b81      	ldr	r3, [pc, #516]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10f      	bne.n	800169e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	4b7d      	ldr	r3, [pc, #500]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	4a7c      	ldr	r2, [pc, #496]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800168c:	6413      	str	r3, [r2, #64]	; 0x40
 800168e:	4b7a      	ldr	r3, [pc, #488]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800169a:	2301      	movs	r3, #1
 800169c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800169e:	4b77      	ldr	r3, [pc, #476]	; (800187c <HAL_RCC_OscConfig+0x474>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d118      	bne.n	80016dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016aa:	4b74      	ldr	r3, [pc, #464]	; (800187c <HAL_RCC_OscConfig+0x474>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a73      	ldr	r2, [pc, #460]	; (800187c <HAL_RCC_OscConfig+0x474>)
 80016b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b6:	f7ff fbe5 	bl	8000e84 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016be:	f7ff fbe1 	bl	8000e84 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e10c      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	4b6a      	ldr	r3, [pc, #424]	; (800187c <HAL_RCC_OscConfig+0x474>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d106      	bne.n	80016f2 <HAL_RCC_OscConfig+0x2ea>
 80016e4:	4b64      	ldr	r3, [pc, #400]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 80016e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e8:	4a63      	ldr	r2, [pc, #396]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	6713      	str	r3, [r2, #112]	; 0x70
 80016f0:	e01c      	b.n	800172c <HAL_RCC_OscConfig+0x324>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	d10c      	bne.n	8001714 <HAL_RCC_OscConfig+0x30c>
 80016fa:	4b5f      	ldr	r3, [pc, #380]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 80016fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016fe:	4a5e      	ldr	r2, [pc, #376]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001700:	f043 0304 	orr.w	r3, r3, #4
 8001704:	6713      	str	r3, [r2, #112]	; 0x70
 8001706:	4b5c      	ldr	r3, [pc, #368]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800170a:	4a5b      	ldr	r2, [pc, #364]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6713      	str	r3, [r2, #112]	; 0x70
 8001712:	e00b      	b.n	800172c <HAL_RCC_OscConfig+0x324>
 8001714:	4b58      	ldr	r3, [pc, #352]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001718:	4a57      	ldr	r2, [pc, #348]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 800171a:	f023 0301 	bic.w	r3, r3, #1
 800171e:	6713      	str	r3, [r2, #112]	; 0x70
 8001720:	4b55      	ldr	r3, [pc, #340]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001724:	4a54      	ldr	r2, [pc, #336]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001726:	f023 0304 	bic.w	r3, r3, #4
 800172a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d015      	beq.n	8001760 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001734:	f7ff fba6 	bl	8000e84 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173a:	e00a      	b.n	8001752 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800173c:	f7ff fba2 	bl	8000e84 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	f241 3288 	movw	r2, #5000	; 0x1388
 800174a:	4293      	cmp	r3, r2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e0cb      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001752:	4b49      	ldr	r3, [pc, #292]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b00      	cmp	r3, #0
 800175c:	d0ee      	beq.n	800173c <HAL_RCC_OscConfig+0x334>
 800175e:	e014      	b.n	800178a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001760:	f7ff fb90 	bl	8000e84 <HAL_GetTick>
 8001764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001766:	e00a      	b.n	800177e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001768:	f7ff fb8c 	bl	8000e84 <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	f241 3288 	movw	r2, #5000	; 0x1388
 8001776:	4293      	cmp	r3, r2
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e0b5      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800177e:	4b3e      	ldr	r3, [pc, #248]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1ee      	bne.n	8001768 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800178a:	7dfb      	ldrb	r3, [r7, #23]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d105      	bne.n	800179c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001790:	4b39      	ldr	r3, [pc, #228]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001794:	4a38      	ldr	r2, [pc, #224]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001796:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800179a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	f000 80a1 	beq.w	80018e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017a6:	4b34      	ldr	r3, [pc, #208]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d05c      	beq.n	800186c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d141      	bne.n	800183e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ba:	4b31      	ldr	r3, [pc, #196]	; (8001880 <HAL_RCC_OscConfig+0x478>)
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c0:	f7ff fb60 	bl	8000e84 <HAL_GetTick>
 80017c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c8:	f7ff fb5c 	bl	8000e84 <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e087      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017da:	4b27      	ldr	r3, [pc, #156]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f0      	bne.n	80017c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69da      	ldr	r2, [r3, #28]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	431a      	orrs	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f4:	019b      	lsls	r3, r3, #6
 80017f6:	431a      	orrs	r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017fc:	085b      	lsrs	r3, r3, #1
 80017fe:	3b01      	subs	r3, #1
 8001800:	041b      	lsls	r3, r3, #16
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001808:	061b      	lsls	r3, r3, #24
 800180a:	491b      	ldr	r1, [pc, #108]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 800180c:	4313      	orrs	r3, r2
 800180e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <HAL_RCC_OscConfig+0x478>)
 8001812:	2201      	movs	r2, #1
 8001814:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7ff fb35 	bl	8000e84 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800181e:	f7ff fb31 	bl	8000e84 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e05c      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0f0      	beq.n	800181e <HAL_RCC_OscConfig+0x416>
 800183c:	e054      	b.n	80018e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800183e:	4b10      	ldr	r3, [pc, #64]	; (8001880 <HAL_RCC_OscConfig+0x478>)
 8001840:	2200      	movs	r2, #0
 8001842:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001844:	f7ff fb1e 	bl	8000e84 <HAL_GetTick>
 8001848:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800184a:	e008      	b.n	800185e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800184c:	f7ff fb1a 	bl	8000e84 <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	2b02      	cmp	r3, #2
 8001858:	d901      	bls.n	800185e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	e045      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800185e:	4b06      	ldr	r3, [pc, #24]	; (8001878 <HAL_RCC_OscConfig+0x470>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f0      	bne.n	800184c <HAL_RCC_OscConfig+0x444>
 800186a:	e03d      	b.n	80018e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d107      	bne.n	8001884 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e038      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
 8001878:	40023800 	.word	0x40023800
 800187c:	40007000 	.word	0x40007000
 8001880:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001884:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <HAL_RCC_OscConfig+0x4ec>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d028      	beq.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800189c:	429a      	cmp	r2, r3
 800189e:	d121      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d11a      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018ae:	68fa      	ldr	r2, [r7, #12]
 80018b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80018b4:	4013      	ands	r3, r2
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80018ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80018bc:	4293      	cmp	r3, r2
 80018be:	d111      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ca:	085b      	lsrs	r3, r3, #1
 80018cc:	3b01      	subs	r3, #1
 80018ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d107      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e000      	b.n	80018ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3718      	adds	r7, #24
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800

080018f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e0cc      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800190c:	4b68      	ldr	r3, [pc, #416]	; (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0307 	and.w	r3, r3, #7
 8001914:	683a      	ldr	r2, [r7, #0]
 8001916:	429a      	cmp	r2, r3
 8001918:	d90c      	bls.n	8001934 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800191a:	4b65      	ldr	r3, [pc, #404]	; (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001922:	4b63      	ldr	r3, [pc, #396]	; (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d001      	beq.n	8001934 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e0b8      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f003 0302 	and.w	r3, r3, #2
 800193c:	2b00      	cmp	r3, #0
 800193e:	d020      	beq.n	8001982 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	d005      	beq.n	8001958 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800194c:	4b59      	ldr	r3, [pc, #356]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	4a58      	ldr	r2, [pc, #352]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001952:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001956:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0308 	and.w	r3, r3, #8
 8001960:	2b00      	cmp	r3, #0
 8001962:	d005      	beq.n	8001970 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001964:	4b53      	ldr	r3, [pc, #332]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	4a52      	ldr	r2, [pc, #328]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800196e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001970:	4b50      	ldr	r3, [pc, #320]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	494d      	ldr	r1, [pc, #308]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	4313      	orrs	r3, r2
 8001980:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	2b00      	cmp	r3, #0
 800198c:	d044      	beq.n	8001a18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d107      	bne.n	80019a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001996:	4b47      	ldr	r3, [pc, #284]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d119      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e07f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d003      	beq.n	80019b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019b2:	2b03      	cmp	r3, #3
 80019b4:	d107      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b6:	4b3f      	ldr	r3, [pc, #252]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d109      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e06f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c6:	4b3b      	ldr	r3, [pc, #236]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e067      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019d6:	4b37      	ldr	r3, [pc, #220]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	689b      	ldr	r3, [r3, #8]
 80019da:	f023 0203 	bic.w	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	4934      	ldr	r1, [pc, #208]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 80019e4:	4313      	orrs	r3, r2
 80019e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019e8:	f7ff fa4c 	bl	8000e84 <HAL_GetTick>
 80019ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ee:	e00a      	b.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019f0:	f7ff fa48 	bl	8000e84 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d901      	bls.n	8001a06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a02:	2303      	movs	r3, #3
 8001a04:	e04f      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a06:	4b2b      	ldr	r3, [pc, #172]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f003 020c 	and.w	r2, r3, #12
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d1eb      	bne.n	80019f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a18:	4b25      	ldr	r3, [pc, #148]	; (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	683a      	ldr	r2, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	d20c      	bcs.n	8001a40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a26:	4b22      	ldr	r3, [pc, #136]	; (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a28:	683a      	ldr	r2, [r7, #0]
 8001a2a:	b2d2      	uxtb	r2, r2
 8001a2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2e:	4b20      	ldr	r3, [pc, #128]	; (8001ab0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 0307 	and.w	r3, r3, #7
 8001a36:	683a      	ldr	r2, [r7, #0]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d001      	beq.n	8001a40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e032      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d008      	beq.n	8001a5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a4c:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	4916      	ldr	r1, [pc, #88]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d009      	beq.n	8001a7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a6a:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	691b      	ldr	r3, [r3, #16]
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	490e      	ldr	r1, [pc, #56]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a7e:	f000 f821 	bl	8001ac4 <HAL_RCC_GetSysClockFreq>
 8001a82:	4602      	mov	r2, r0
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	091b      	lsrs	r3, r3, #4
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	490a      	ldr	r1, [pc, #40]	; (8001ab8 <HAL_RCC_ClockConfig+0x1c0>)
 8001a90:	5ccb      	ldrb	r3, [r1, r3]
 8001a92:	fa22 f303 	lsr.w	r3, r2, r3
 8001a96:	4a09      	ldr	r2, [pc, #36]	; (8001abc <HAL_RCC_ClockConfig+0x1c4>)
 8001a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a9a:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <HAL_RCC_ClockConfig+0x1c8>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff f9ac 	bl	8000dfc <HAL_InitTick>

  return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	40023c00 	.word	0x40023c00
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	08002e58 	.word	0x08002e58
 8001abc:	20000000 	.word	0x20000000
 8001ac0:	20000004 	.word	0x20000004

08001ac4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ac8:	b094      	sub	sp, #80	; 0x50
 8001aca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	647b      	str	r3, [r7, #68]	; 0x44
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001adc:	4b79      	ldr	r3, [pc, #484]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d00d      	beq.n	8001b04 <HAL_RCC_GetSysClockFreq+0x40>
 8001ae8:	2b08      	cmp	r3, #8
 8001aea:	f200 80e1 	bhi.w	8001cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d002      	beq.n	8001af8 <HAL_RCC_GetSysClockFreq+0x34>
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d003      	beq.n	8001afe <HAL_RCC_GetSysClockFreq+0x3a>
 8001af6:	e0db      	b.n	8001cb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001af8:	4b73      	ldr	r3, [pc, #460]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001afa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001afc:	e0db      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001afe:	4b73      	ldr	r3, [pc, #460]	; (8001ccc <HAL_RCC_GetSysClockFreq+0x208>)
 8001b00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b02:	e0d8      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b04:	4b6f      	ldr	r3, [pc, #444]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001b0c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b0e:	4b6d      	ldr	r3, [pc, #436]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d063      	beq.n	8001be2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b1a:	4b6a      	ldr	r3, [pc, #424]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	099b      	lsrs	r3, r3, #6
 8001b20:	2200      	movs	r2, #0
 8001b22:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b2c:	633b      	str	r3, [r7, #48]	; 0x30
 8001b2e:	2300      	movs	r3, #0
 8001b30:	637b      	str	r3, [r7, #52]	; 0x34
 8001b32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b36:	4622      	mov	r2, r4
 8001b38:	462b      	mov	r3, r5
 8001b3a:	f04f 0000 	mov.w	r0, #0
 8001b3e:	f04f 0100 	mov.w	r1, #0
 8001b42:	0159      	lsls	r1, r3, #5
 8001b44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b48:	0150      	lsls	r0, r2, #5
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4621      	mov	r1, r4
 8001b50:	1a51      	subs	r1, r2, r1
 8001b52:	6139      	str	r1, [r7, #16]
 8001b54:	4629      	mov	r1, r5
 8001b56:	eb63 0301 	sbc.w	r3, r3, r1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	f04f 0300 	mov.w	r3, #0
 8001b64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b68:	4659      	mov	r1, fp
 8001b6a:	018b      	lsls	r3, r1, #6
 8001b6c:	4651      	mov	r1, sl
 8001b6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b72:	4651      	mov	r1, sl
 8001b74:	018a      	lsls	r2, r1, #6
 8001b76:	4651      	mov	r1, sl
 8001b78:	ebb2 0801 	subs.w	r8, r2, r1
 8001b7c:	4659      	mov	r1, fp
 8001b7e:	eb63 0901 	sbc.w	r9, r3, r1
 8001b82:	f04f 0200 	mov.w	r2, #0
 8001b86:	f04f 0300 	mov.w	r3, #0
 8001b8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b96:	4690      	mov	r8, r2
 8001b98:	4699      	mov	r9, r3
 8001b9a:	4623      	mov	r3, r4
 8001b9c:	eb18 0303 	adds.w	r3, r8, r3
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	462b      	mov	r3, r5
 8001ba4:	eb49 0303 	adc.w	r3, r9, r3
 8001ba8:	60fb      	str	r3, [r7, #12]
 8001baa:	f04f 0200 	mov.w	r2, #0
 8001bae:	f04f 0300 	mov.w	r3, #0
 8001bb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	024b      	lsls	r3, r1, #9
 8001bba:	4621      	mov	r1, r4
 8001bbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001bc0:	4621      	mov	r1, r4
 8001bc2:	024a      	lsls	r2, r1, #9
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bca:	2200      	movs	r2, #0
 8001bcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001bce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001bd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001bd4:	f7fe fb54 	bl	8000280 <__aeabi_uldivmod>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4613      	mov	r3, r2
 8001bde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001be0:	e058      	b.n	8001c94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be2:	4b38      	ldr	r3, [pc, #224]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	099b      	lsrs	r3, r3, #6
 8001be8:	2200      	movs	r2, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	4611      	mov	r1, r2
 8001bee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bf2:	623b      	str	r3, [r7, #32]
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001bf8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bfc:	4642      	mov	r2, r8
 8001bfe:	464b      	mov	r3, r9
 8001c00:	f04f 0000 	mov.w	r0, #0
 8001c04:	f04f 0100 	mov.w	r1, #0
 8001c08:	0159      	lsls	r1, r3, #5
 8001c0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c0e:	0150      	lsls	r0, r2, #5
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4641      	mov	r1, r8
 8001c16:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c1a:	4649      	mov	r1, r9
 8001c1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c20:	f04f 0200 	mov.w	r2, #0
 8001c24:	f04f 0300 	mov.w	r3, #0
 8001c28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001c2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001c30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001c34:	ebb2 040a 	subs.w	r4, r2, sl
 8001c38:	eb63 050b 	sbc.w	r5, r3, fp
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	00eb      	lsls	r3, r5, #3
 8001c46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c4a:	00e2      	lsls	r2, r4, #3
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	461d      	mov	r5, r3
 8001c50:	4643      	mov	r3, r8
 8001c52:	18e3      	adds	r3, r4, r3
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	464b      	mov	r3, r9
 8001c58:	eb45 0303 	adc.w	r3, r5, r3
 8001c5c:	607b      	str	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c6a:	4629      	mov	r1, r5
 8001c6c:	028b      	lsls	r3, r1, #10
 8001c6e:	4621      	mov	r1, r4
 8001c70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c74:	4621      	mov	r1, r4
 8001c76:	028a      	lsls	r2, r1, #10
 8001c78:	4610      	mov	r0, r2
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c7e:	2200      	movs	r2, #0
 8001c80:	61bb      	str	r3, [r7, #24]
 8001c82:	61fa      	str	r2, [r7, #28]
 8001c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c88:	f7fe fafa 	bl	8000280 <__aeabi_uldivmod>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4613      	mov	r3, r2
 8001c92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c94:	4b0b      	ldr	r3, [pc, #44]	; (8001cc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	0c1b      	lsrs	r3, r3, #16
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001ca4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ca6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cae:	e002      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001cb2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3750      	adds	r7, #80	; 0x50
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	00f42400 	.word	0x00f42400
 8001ccc:	007a1200 	.word	0x007a1200

08001cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cd4:	4b03      	ldr	r3, [pc, #12]	; (8001ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000000 	.word	0x20000000

08001ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cec:	f7ff fff0 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	4b05      	ldr	r3, [pc, #20]	; (8001d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	0a9b      	lsrs	r3, r3, #10
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	4903      	ldr	r1, [pc, #12]	; (8001d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cfe:	5ccb      	ldrb	r3, [r1, r3]
 8001d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	08002e68 	.word	0x08002e68

08001d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d14:	f7ff ffdc 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	0b5b      	lsrs	r3, r3, #13
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	4903      	ldr	r1, [pc, #12]	; (8001d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d26:	5ccb      	ldrb	r3, [r1, r3]
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40023800 	.word	0x40023800
 8001d34:	08002e68 	.word	0x08002e68

08001d38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e03f      	b.n	8001dca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d106      	bne.n	8001d64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7fe fd94 	bl	800088c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2224      	movs	r2, #36	; 0x24
 8001d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	68da      	ldr	r2, [r3, #12]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 f929 	bl	8001fd4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	691a      	ldr	r2, [r3, #16]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	695a      	ldr	r2, [r3, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001da0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68da      	ldr	r2, [r3, #12]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001db0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2220      	movs	r2, #32
 8001dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b08a      	sub	sp, #40	; 0x28
 8001dd6:	af02      	add	r7, sp, #8
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	603b      	str	r3, [r7, #0]
 8001dde:	4613      	mov	r3, r2
 8001de0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d17c      	bne.n	8001eec <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d002      	beq.n	8001dfe <HAL_UART_Transmit+0x2c>
 8001df8:	88fb      	ldrh	r3, [r7, #6]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e075      	b.n	8001eee <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d101      	bne.n	8001e10 <HAL_UART_Transmit+0x3e>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	e06e      	b.n	8001eee <HAL_UART_Transmit+0x11c>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2201      	movs	r2, #1
 8001e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2221      	movs	r2, #33	; 0x21
 8001e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001e26:	f7ff f82d 	bl	8000e84 <HAL_GetTick>
 8001e2a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	88fa      	ldrh	r2, [r7, #6]
 8001e30:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	88fa      	ldrh	r2, [r7, #6]
 8001e36:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e40:	d108      	bne.n	8001e54 <HAL_UART_Transmit+0x82>
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d104      	bne.n	8001e54 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	61bb      	str	r3, [r7, #24]
 8001e52:	e003      	b.n	8001e5c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001e64:	e02a      	b.n	8001ebc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	9300      	str	r3, [sp, #0]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2180      	movs	r1, #128	; 0x80
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f000 f840 	bl	8001ef6 <UART_WaitOnFlagUntilTimeout>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e036      	b.n	8001eee <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10b      	bne.n	8001e9e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e94:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	3302      	adds	r3, #2
 8001e9a:	61bb      	str	r3, [r7, #24]
 8001e9c:	e007      	b.n	8001eae <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	781a      	ldrb	r2, [r3, #0]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1cf      	bne.n	8001e66 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2140      	movs	r1, #64	; 0x40
 8001ed0:	68f8      	ldr	r0, [r7, #12]
 8001ed2:	f000 f810 	bl	8001ef6 <UART_WaitOnFlagUntilTimeout>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001edc:	2303      	movs	r3, #3
 8001ede:	e006      	b.n	8001eee <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	e000      	b.n	8001eee <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001eec:	2302      	movs	r3, #2
  }
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3720      	adds	r7, #32
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b090      	sub	sp, #64	; 0x40
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	60f8      	str	r0, [r7, #12]
 8001efe:	60b9      	str	r1, [r7, #8]
 8001f00:	603b      	str	r3, [r7, #0]
 8001f02:	4613      	mov	r3, r2
 8001f04:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f06:	e050      	b.n	8001faa <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f0e:	d04c      	beq.n	8001faa <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d007      	beq.n	8001f26 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f16:	f7fe ffb5 	bl	8000e84 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d241      	bcs.n	8001faa <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	330c      	adds	r3, #12
 8001f2c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f30:	e853 3f00 	ldrex	r3, [r3]
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f38:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f3c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	330c      	adds	r3, #12
 8001f44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f46:	637a      	str	r2, [r7, #52]	; 0x34
 8001f48:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f4a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f4e:	e841 2300 	strex	r3, r2, [r1]
 8001f52:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1e5      	bne.n	8001f26 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	3314      	adds	r3, #20
 8001f60:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	e853 3f00 	ldrex	r3, [r3]
 8001f68:	613b      	str	r3, [r7, #16]
   return(result);
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	f023 0301 	bic.w	r3, r3, #1
 8001f70:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	3314      	adds	r3, #20
 8001f78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f7a:	623a      	str	r2, [r7, #32]
 8001f7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f7e:	69f9      	ldr	r1, [r7, #28]
 8001f80:	6a3a      	ldr	r2, [r7, #32]
 8001f82:	e841 2300 	strex	r3, r2, [r1]
 8001f86:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1e5      	bne.n	8001f5a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2220      	movs	r2, #32
 8001f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e00f      	b.n	8001fca <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	68ba      	ldr	r2, [r7, #8]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	bf0c      	ite	eq
 8001fba:	2301      	moveq	r3, #1
 8001fbc:	2300      	movne	r3, #0
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d09f      	beq.n	8001f08 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3740      	adds	r7, #64	; 0x40
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fd8:	b0c0      	sub	sp, #256	; 0x100
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff0:	68d9      	ldr	r1, [r3, #12]
 8001ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	ea40 0301 	orr.w	r3, r0, r1
 8001ffc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	431a      	orrs	r2, r3
 800200c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	431a      	orrs	r2, r3
 8002014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	4313      	orrs	r3, r2
 800201c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800202c:	f021 010c 	bic.w	r1, r1, #12
 8002030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800203a:	430b      	orrs	r3, r1
 800203c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800203e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800204a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800204e:	6999      	ldr	r1, [r3, #24]
 8002050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	ea40 0301 	orr.w	r3, r0, r1
 800205a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800205c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b8f      	ldr	r3, [pc, #572]	; (80022a0 <UART_SetConfig+0x2cc>)
 8002064:	429a      	cmp	r2, r3
 8002066:	d005      	beq.n	8002074 <UART_SetConfig+0xa0>
 8002068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	4b8d      	ldr	r3, [pc, #564]	; (80022a4 <UART_SetConfig+0x2d0>)
 8002070:	429a      	cmp	r2, r3
 8002072:	d104      	bne.n	800207e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002074:	f7ff fe4c 	bl	8001d10 <HAL_RCC_GetPCLK2Freq>
 8002078:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800207c:	e003      	b.n	8002086 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800207e:	f7ff fe33 	bl	8001ce8 <HAL_RCC_GetPCLK1Freq>
 8002082:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800208a:	69db      	ldr	r3, [r3, #28]
 800208c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002090:	f040 810c 	bne.w	80022ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002098:	2200      	movs	r2, #0
 800209a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800209e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020a6:	4622      	mov	r2, r4
 80020a8:	462b      	mov	r3, r5
 80020aa:	1891      	adds	r1, r2, r2
 80020ac:	65b9      	str	r1, [r7, #88]	; 0x58
 80020ae:	415b      	adcs	r3, r3
 80020b0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80020b6:	4621      	mov	r1, r4
 80020b8:	eb12 0801 	adds.w	r8, r2, r1
 80020bc:	4629      	mov	r1, r5
 80020be:	eb43 0901 	adc.w	r9, r3, r1
 80020c2:	f04f 0200 	mov.w	r2, #0
 80020c6:	f04f 0300 	mov.w	r3, #0
 80020ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80020ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80020d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80020d6:	4690      	mov	r8, r2
 80020d8:	4699      	mov	r9, r3
 80020da:	4623      	mov	r3, r4
 80020dc:	eb18 0303 	adds.w	r3, r8, r3
 80020e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80020e4:	462b      	mov	r3, r5
 80020e6:	eb49 0303 	adc.w	r3, r9, r3
 80020ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80020ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80020fa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80020fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002102:	460b      	mov	r3, r1
 8002104:	18db      	adds	r3, r3, r3
 8002106:	653b      	str	r3, [r7, #80]	; 0x50
 8002108:	4613      	mov	r3, r2
 800210a:	eb42 0303 	adc.w	r3, r2, r3
 800210e:	657b      	str	r3, [r7, #84]	; 0x54
 8002110:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002114:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002118:	f7fe f8b2 	bl	8000280 <__aeabi_uldivmod>
 800211c:	4602      	mov	r2, r0
 800211e:	460b      	mov	r3, r1
 8002120:	4b61      	ldr	r3, [pc, #388]	; (80022a8 <UART_SetConfig+0x2d4>)
 8002122:	fba3 2302 	umull	r2, r3, r3, r2
 8002126:	095b      	lsrs	r3, r3, #5
 8002128:	011c      	lsls	r4, r3, #4
 800212a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002134:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002138:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800213c:	4642      	mov	r2, r8
 800213e:	464b      	mov	r3, r9
 8002140:	1891      	adds	r1, r2, r2
 8002142:	64b9      	str	r1, [r7, #72]	; 0x48
 8002144:	415b      	adcs	r3, r3
 8002146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002148:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800214c:	4641      	mov	r1, r8
 800214e:	eb12 0a01 	adds.w	sl, r2, r1
 8002152:	4649      	mov	r1, r9
 8002154:	eb43 0b01 	adc.w	fp, r3, r1
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	f04f 0300 	mov.w	r3, #0
 8002160:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002164:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002168:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800216c:	4692      	mov	sl, r2
 800216e:	469b      	mov	fp, r3
 8002170:	4643      	mov	r3, r8
 8002172:	eb1a 0303 	adds.w	r3, sl, r3
 8002176:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800217a:	464b      	mov	r3, r9
 800217c:	eb4b 0303 	adc.w	r3, fp, r3
 8002180:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002190:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002194:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002198:	460b      	mov	r3, r1
 800219a:	18db      	adds	r3, r3, r3
 800219c:	643b      	str	r3, [r7, #64]	; 0x40
 800219e:	4613      	mov	r3, r2
 80021a0:	eb42 0303 	adc.w	r3, r2, r3
 80021a4:	647b      	str	r3, [r7, #68]	; 0x44
 80021a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80021aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80021ae:	f7fe f867 	bl	8000280 <__aeabi_uldivmod>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4611      	mov	r1, r2
 80021b8:	4b3b      	ldr	r3, [pc, #236]	; (80022a8 <UART_SetConfig+0x2d4>)
 80021ba:	fba3 2301 	umull	r2, r3, r3, r1
 80021be:	095b      	lsrs	r3, r3, #5
 80021c0:	2264      	movs	r2, #100	; 0x64
 80021c2:	fb02 f303 	mul.w	r3, r2, r3
 80021c6:	1acb      	subs	r3, r1, r3
 80021c8:	00db      	lsls	r3, r3, #3
 80021ca:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80021ce:	4b36      	ldr	r3, [pc, #216]	; (80022a8 <UART_SetConfig+0x2d4>)
 80021d0:	fba3 2302 	umull	r2, r3, r3, r2
 80021d4:	095b      	lsrs	r3, r3, #5
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021dc:	441c      	add	r4, r3
 80021de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80021e2:	2200      	movs	r2, #0
 80021e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80021e8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80021ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80021f0:	4642      	mov	r2, r8
 80021f2:	464b      	mov	r3, r9
 80021f4:	1891      	adds	r1, r2, r2
 80021f6:	63b9      	str	r1, [r7, #56]	; 0x38
 80021f8:	415b      	adcs	r3, r3
 80021fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80021fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002200:	4641      	mov	r1, r8
 8002202:	1851      	adds	r1, r2, r1
 8002204:	6339      	str	r1, [r7, #48]	; 0x30
 8002206:	4649      	mov	r1, r9
 8002208:	414b      	adcs	r3, r1
 800220a:	637b      	str	r3, [r7, #52]	; 0x34
 800220c:	f04f 0200 	mov.w	r2, #0
 8002210:	f04f 0300 	mov.w	r3, #0
 8002214:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002218:	4659      	mov	r1, fp
 800221a:	00cb      	lsls	r3, r1, #3
 800221c:	4651      	mov	r1, sl
 800221e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002222:	4651      	mov	r1, sl
 8002224:	00ca      	lsls	r2, r1, #3
 8002226:	4610      	mov	r0, r2
 8002228:	4619      	mov	r1, r3
 800222a:	4603      	mov	r3, r0
 800222c:	4642      	mov	r2, r8
 800222e:	189b      	adds	r3, r3, r2
 8002230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002234:	464b      	mov	r3, r9
 8002236:	460a      	mov	r2, r1
 8002238:	eb42 0303 	adc.w	r3, r2, r3
 800223c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800224c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002250:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002254:	460b      	mov	r3, r1
 8002256:	18db      	adds	r3, r3, r3
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
 800225a:	4613      	mov	r3, r2
 800225c:	eb42 0303 	adc.w	r3, r2, r3
 8002260:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002262:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002266:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800226a:	f7fe f809 	bl	8000280 <__aeabi_uldivmod>
 800226e:	4602      	mov	r2, r0
 8002270:	460b      	mov	r3, r1
 8002272:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <UART_SetConfig+0x2d4>)
 8002274:	fba3 1302 	umull	r1, r3, r3, r2
 8002278:	095b      	lsrs	r3, r3, #5
 800227a:	2164      	movs	r1, #100	; 0x64
 800227c:	fb01 f303 	mul.w	r3, r1, r3
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	3332      	adds	r3, #50	; 0x32
 8002286:	4a08      	ldr	r2, [pc, #32]	; (80022a8 <UART_SetConfig+0x2d4>)
 8002288:	fba2 2303 	umull	r2, r3, r2, r3
 800228c:	095b      	lsrs	r3, r3, #5
 800228e:	f003 0207 	and.w	r2, r3, #7
 8002292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4422      	add	r2, r4
 800229a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800229c:	e106      	b.n	80024ac <UART_SetConfig+0x4d8>
 800229e:	bf00      	nop
 80022a0:	40011000 	.word	0x40011000
 80022a4:	40011400 	.word	0x40011400
 80022a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022b0:	2200      	movs	r2, #0
 80022b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80022b6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80022ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80022be:	4642      	mov	r2, r8
 80022c0:	464b      	mov	r3, r9
 80022c2:	1891      	adds	r1, r2, r2
 80022c4:	6239      	str	r1, [r7, #32]
 80022c6:	415b      	adcs	r3, r3
 80022c8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80022ce:	4641      	mov	r1, r8
 80022d0:	1854      	adds	r4, r2, r1
 80022d2:	4649      	mov	r1, r9
 80022d4:	eb43 0501 	adc.w	r5, r3, r1
 80022d8:	f04f 0200 	mov.w	r2, #0
 80022dc:	f04f 0300 	mov.w	r3, #0
 80022e0:	00eb      	lsls	r3, r5, #3
 80022e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022e6:	00e2      	lsls	r2, r4, #3
 80022e8:	4614      	mov	r4, r2
 80022ea:	461d      	mov	r5, r3
 80022ec:	4643      	mov	r3, r8
 80022ee:	18e3      	adds	r3, r4, r3
 80022f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022f4:	464b      	mov	r3, r9
 80022f6:	eb45 0303 	adc.w	r3, r5, r3
 80022fa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80022fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800230a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	f04f 0300 	mov.w	r3, #0
 8002316:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800231a:	4629      	mov	r1, r5
 800231c:	008b      	lsls	r3, r1, #2
 800231e:	4621      	mov	r1, r4
 8002320:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002324:	4621      	mov	r1, r4
 8002326:	008a      	lsls	r2, r1, #2
 8002328:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800232c:	f7fd ffa8 	bl	8000280 <__aeabi_uldivmod>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4b60      	ldr	r3, [pc, #384]	; (80024b8 <UART_SetConfig+0x4e4>)
 8002336:	fba3 2302 	umull	r2, r3, r3, r2
 800233a:	095b      	lsrs	r3, r3, #5
 800233c:	011c      	lsls	r4, r3, #4
 800233e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002342:	2200      	movs	r2, #0
 8002344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002348:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800234c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002350:	4642      	mov	r2, r8
 8002352:	464b      	mov	r3, r9
 8002354:	1891      	adds	r1, r2, r2
 8002356:	61b9      	str	r1, [r7, #24]
 8002358:	415b      	adcs	r3, r3
 800235a:	61fb      	str	r3, [r7, #28]
 800235c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002360:	4641      	mov	r1, r8
 8002362:	1851      	adds	r1, r2, r1
 8002364:	6139      	str	r1, [r7, #16]
 8002366:	4649      	mov	r1, r9
 8002368:	414b      	adcs	r3, r1
 800236a:	617b      	str	r3, [r7, #20]
 800236c:	f04f 0200 	mov.w	r2, #0
 8002370:	f04f 0300 	mov.w	r3, #0
 8002374:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002378:	4659      	mov	r1, fp
 800237a:	00cb      	lsls	r3, r1, #3
 800237c:	4651      	mov	r1, sl
 800237e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002382:	4651      	mov	r1, sl
 8002384:	00ca      	lsls	r2, r1, #3
 8002386:	4610      	mov	r0, r2
 8002388:	4619      	mov	r1, r3
 800238a:	4603      	mov	r3, r0
 800238c:	4642      	mov	r2, r8
 800238e:	189b      	adds	r3, r3, r2
 8002390:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002394:	464b      	mov	r3, r9
 8002396:	460a      	mov	r2, r1
 8002398:	eb42 0303 	adc.w	r3, r2, r3
 800239c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80023a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80023aa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80023b8:	4649      	mov	r1, r9
 80023ba:	008b      	lsls	r3, r1, #2
 80023bc:	4641      	mov	r1, r8
 80023be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80023c2:	4641      	mov	r1, r8
 80023c4:	008a      	lsls	r2, r1, #2
 80023c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80023ca:	f7fd ff59 	bl	8000280 <__aeabi_uldivmod>
 80023ce:	4602      	mov	r2, r0
 80023d0:	460b      	mov	r3, r1
 80023d2:	4611      	mov	r1, r2
 80023d4:	4b38      	ldr	r3, [pc, #224]	; (80024b8 <UART_SetConfig+0x4e4>)
 80023d6:	fba3 2301 	umull	r2, r3, r3, r1
 80023da:	095b      	lsrs	r3, r3, #5
 80023dc:	2264      	movs	r2, #100	; 0x64
 80023de:	fb02 f303 	mul.w	r3, r2, r3
 80023e2:	1acb      	subs	r3, r1, r3
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	3332      	adds	r3, #50	; 0x32
 80023e8:	4a33      	ldr	r2, [pc, #204]	; (80024b8 <UART_SetConfig+0x4e4>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	095b      	lsrs	r3, r3, #5
 80023f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023f4:	441c      	add	r4, r3
 80023f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80023fa:	2200      	movs	r2, #0
 80023fc:	673b      	str	r3, [r7, #112]	; 0x70
 80023fe:	677a      	str	r2, [r7, #116]	; 0x74
 8002400:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002404:	4642      	mov	r2, r8
 8002406:	464b      	mov	r3, r9
 8002408:	1891      	adds	r1, r2, r2
 800240a:	60b9      	str	r1, [r7, #8]
 800240c:	415b      	adcs	r3, r3
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002414:	4641      	mov	r1, r8
 8002416:	1851      	adds	r1, r2, r1
 8002418:	6039      	str	r1, [r7, #0]
 800241a:	4649      	mov	r1, r9
 800241c:	414b      	adcs	r3, r1
 800241e:	607b      	str	r3, [r7, #4]
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800242c:	4659      	mov	r1, fp
 800242e:	00cb      	lsls	r3, r1, #3
 8002430:	4651      	mov	r1, sl
 8002432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002436:	4651      	mov	r1, sl
 8002438:	00ca      	lsls	r2, r1, #3
 800243a:	4610      	mov	r0, r2
 800243c:	4619      	mov	r1, r3
 800243e:	4603      	mov	r3, r0
 8002440:	4642      	mov	r2, r8
 8002442:	189b      	adds	r3, r3, r2
 8002444:	66bb      	str	r3, [r7, #104]	; 0x68
 8002446:	464b      	mov	r3, r9
 8002448:	460a      	mov	r2, r1
 800244a:	eb42 0303 	adc.w	r3, r2, r3
 800244e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	663b      	str	r3, [r7, #96]	; 0x60
 800245a:	667a      	str	r2, [r7, #100]	; 0x64
 800245c:	f04f 0200 	mov.w	r2, #0
 8002460:	f04f 0300 	mov.w	r3, #0
 8002464:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002468:	4649      	mov	r1, r9
 800246a:	008b      	lsls	r3, r1, #2
 800246c:	4641      	mov	r1, r8
 800246e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002472:	4641      	mov	r1, r8
 8002474:	008a      	lsls	r2, r1, #2
 8002476:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800247a:	f7fd ff01 	bl	8000280 <__aeabi_uldivmod>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <UART_SetConfig+0x4e4>)
 8002484:	fba3 1302 	umull	r1, r3, r3, r2
 8002488:	095b      	lsrs	r3, r3, #5
 800248a:	2164      	movs	r1, #100	; 0x64
 800248c:	fb01 f303 	mul.w	r3, r1, r3
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	011b      	lsls	r3, r3, #4
 8002494:	3332      	adds	r3, #50	; 0x32
 8002496:	4a08      	ldr	r2, [pc, #32]	; (80024b8 <UART_SetConfig+0x4e4>)
 8002498:	fba2 2303 	umull	r2, r3, r2, r3
 800249c:	095b      	lsrs	r3, r3, #5
 800249e:	f003 020f 	and.w	r2, r3, #15
 80024a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4422      	add	r2, r4
 80024aa:	609a      	str	r2, [r3, #8]
}
 80024ac:	bf00      	nop
 80024ae:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80024b2:	46bd      	mov	sp, r7
 80024b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024b8:	51eb851f 	.word	0x51eb851f

080024bc <siprintf>:
 80024bc:	b40e      	push	{r1, r2, r3}
 80024be:	b500      	push	{lr}
 80024c0:	b09c      	sub	sp, #112	; 0x70
 80024c2:	ab1d      	add	r3, sp, #116	; 0x74
 80024c4:	9002      	str	r0, [sp, #8]
 80024c6:	9006      	str	r0, [sp, #24]
 80024c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80024cc:	4809      	ldr	r0, [pc, #36]	; (80024f4 <siprintf+0x38>)
 80024ce:	9107      	str	r1, [sp, #28]
 80024d0:	9104      	str	r1, [sp, #16]
 80024d2:	4909      	ldr	r1, [pc, #36]	; (80024f8 <siprintf+0x3c>)
 80024d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80024d8:	9105      	str	r1, [sp, #20]
 80024da:	6800      	ldr	r0, [r0, #0]
 80024dc:	9301      	str	r3, [sp, #4]
 80024de:	a902      	add	r1, sp, #8
 80024e0:	f000 f992 	bl	8002808 <_svfiprintf_r>
 80024e4:	9b02      	ldr	r3, [sp, #8]
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]
 80024ea:	b01c      	add	sp, #112	; 0x70
 80024ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80024f0:	b003      	add	sp, #12
 80024f2:	4770      	bx	lr
 80024f4:	20000058 	.word	0x20000058
 80024f8:	ffff0208 	.word	0xffff0208

080024fc <memset>:
 80024fc:	4402      	add	r2, r0
 80024fe:	4603      	mov	r3, r0
 8002500:	4293      	cmp	r3, r2
 8002502:	d100      	bne.n	8002506 <memset+0xa>
 8002504:	4770      	bx	lr
 8002506:	f803 1b01 	strb.w	r1, [r3], #1
 800250a:	e7f9      	b.n	8002500 <memset+0x4>

0800250c <__errno>:
 800250c:	4b01      	ldr	r3, [pc, #4]	; (8002514 <__errno+0x8>)
 800250e:	6818      	ldr	r0, [r3, #0]
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	20000058 	.word	0x20000058

08002518 <__libc_init_array>:
 8002518:	b570      	push	{r4, r5, r6, lr}
 800251a:	4d0d      	ldr	r5, [pc, #52]	; (8002550 <__libc_init_array+0x38>)
 800251c:	4c0d      	ldr	r4, [pc, #52]	; (8002554 <__libc_init_array+0x3c>)
 800251e:	1b64      	subs	r4, r4, r5
 8002520:	10a4      	asrs	r4, r4, #2
 8002522:	2600      	movs	r6, #0
 8002524:	42a6      	cmp	r6, r4
 8002526:	d109      	bne.n	800253c <__libc_init_array+0x24>
 8002528:	4d0b      	ldr	r5, [pc, #44]	; (8002558 <__libc_init_array+0x40>)
 800252a:	4c0c      	ldr	r4, [pc, #48]	; (800255c <__libc_init_array+0x44>)
 800252c:	f000 fc6a 	bl	8002e04 <_init>
 8002530:	1b64      	subs	r4, r4, r5
 8002532:	10a4      	asrs	r4, r4, #2
 8002534:	2600      	movs	r6, #0
 8002536:	42a6      	cmp	r6, r4
 8002538:	d105      	bne.n	8002546 <__libc_init_array+0x2e>
 800253a:	bd70      	pop	{r4, r5, r6, pc}
 800253c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002540:	4798      	blx	r3
 8002542:	3601      	adds	r6, #1
 8002544:	e7ee      	b.n	8002524 <__libc_init_array+0xc>
 8002546:	f855 3b04 	ldr.w	r3, [r5], #4
 800254a:	4798      	blx	r3
 800254c:	3601      	adds	r6, #1
 800254e:	e7f2      	b.n	8002536 <__libc_init_array+0x1e>
 8002550:	08002eac 	.word	0x08002eac
 8002554:	08002eac 	.word	0x08002eac
 8002558:	08002eac 	.word	0x08002eac
 800255c:	08002eb0 	.word	0x08002eb0

08002560 <__retarget_lock_acquire_recursive>:
 8002560:	4770      	bx	lr

08002562 <__retarget_lock_release_recursive>:
 8002562:	4770      	bx	lr

08002564 <_free_r>:
 8002564:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002566:	2900      	cmp	r1, #0
 8002568:	d044      	beq.n	80025f4 <_free_r+0x90>
 800256a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800256e:	9001      	str	r0, [sp, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	f1a1 0404 	sub.w	r4, r1, #4
 8002576:	bfb8      	it	lt
 8002578:	18e4      	addlt	r4, r4, r3
 800257a:	f000 f8df 	bl	800273c <__malloc_lock>
 800257e:	4a1e      	ldr	r2, [pc, #120]	; (80025f8 <_free_r+0x94>)
 8002580:	9801      	ldr	r0, [sp, #4]
 8002582:	6813      	ldr	r3, [r2, #0]
 8002584:	b933      	cbnz	r3, 8002594 <_free_r+0x30>
 8002586:	6063      	str	r3, [r4, #4]
 8002588:	6014      	str	r4, [r2, #0]
 800258a:	b003      	add	sp, #12
 800258c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002590:	f000 b8da 	b.w	8002748 <__malloc_unlock>
 8002594:	42a3      	cmp	r3, r4
 8002596:	d908      	bls.n	80025aa <_free_r+0x46>
 8002598:	6825      	ldr	r5, [r4, #0]
 800259a:	1961      	adds	r1, r4, r5
 800259c:	428b      	cmp	r3, r1
 800259e:	bf01      	itttt	eq
 80025a0:	6819      	ldreq	r1, [r3, #0]
 80025a2:	685b      	ldreq	r3, [r3, #4]
 80025a4:	1949      	addeq	r1, r1, r5
 80025a6:	6021      	streq	r1, [r4, #0]
 80025a8:	e7ed      	b.n	8002586 <_free_r+0x22>
 80025aa:	461a      	mov	r2, r3
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	b10b      	cbz	r3, 80025b4 <_free_r+0x50>
 80025b0:	42a3      	cmp	r3, r4
 80025b2:	d9fa      	bls.n	80025aa <_free_r+0x46>
 80025b4:	6811      	ldr	r1, [r2, #0]
 80025b6:	1855      	adds	r5, r2, r1
 80025b8:	42a5      	cmp	r5, r4
 80025ba:	d10b      	bne.n	80025d4 <_free_r+0x70>
 80025bc:	6824      	ldr	r4, [r4, #0]
 80025be:	4421      	add	r1, r4
 80025c0:	1854      	adds	r4, r2, r1
 80025c2:	42a3      	cmp	r3, r4
 80025c4:	6011      	str	r1, [r2, #0]
 80025c6:	d1e0      	bne.n	800258a <_free_r+0x26>
 80025c8:	681c      	ldr	r4, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	6053      	str	r3, [r2, #4]
 80025ce:	440c      	add	r4, r1
 80025d0:	6014      	str	r4, [r2, #0]
 80025d2:	e7da      	b.n	800258a <_free_r+0x26>
 80025d4:	d902      	bls.n	80025dc <_free_r+0x78>
 80025d6:	230c      	movs	r3, #12
 80025d8:	6003      	str	r3, [r0, #0]
 80025da:	e7d6      	b.n	800258a <_free_r+0x26>
 80025dc:	6825      	ldr	r5, [r4, #0]
 80025de:	1961      	adds	r1, r4, r5
 80025e0:	428b      	cmp	r3, r1
 80025e2:	bf04      	itt	eq
 80025e4:	6819      	ldreq	r1, [r3, #0]
 80025e6:	685b      	ldreq	r3, [r3, #4]
 80025e8:	6063      	str	r3, [r4, #4]
 80025ea:	bf04      	itt	eq
 80025ec:	1949      	addeq	r1, r1, r5
 80025ee:	6021      	streq	r1, [r4, #0]
 80025f0:	6054      	str	r4, [r2, #4]
 80025f2:	e7ca      	b.n	800258a <_free_r+0x26>
 80025f4:	b003      	add	sp, #12
 80025f6:	bd30      	pop	{r4, r5, pc}
 80025f8:	20000214 	.word	0x20000214

080025fc <sbrk_aligned>:
 80025fc:	b570      	push	{r4, r5, r6, lr}
 80025fe:	4e0e      	ldr	r6, [pc, #56]	; (8002638 <sbrk_aligned+0x3c>)
 8002600:	460c      	mov	r4, r1
 8002602:	6831      	ldr	r1, [r6, #0]
 8002604:	4605      	mov	r5, r0
 8002606:	b911      	cbnz	r1, 800260e <sbrk_aligned+0x12>
 8002608:	f000 fba6 	bl	8002d58 <_sbrk_r>
 800260c:	6030      	str	r0, [r6, #0]
 800260e:	4621      	mov	r1, r4
 8002610:	4628      	mov	r0, r5
 8002612:	f000 fba1 	bl	8002d58 <_sbrk_r>
 8002616:	1c43      	adds	r3, r0, #1
 8002618:	d00a      	beq.n	8002630 <sbrk_aligned+0x34>
 800261a:	1cc4      	adds	r4, r0, #3
 800261c:	f024 0403 	bic.w	r4, r4, #3
 8002620:	42a0      	cmp	r0, r4
 8002622:	d007      	beq.n	8002634 <sbrk_aligned+0x38>
 8002624:	1a21      	subs	r1, r4, r0
 8002626:	4628      	mov	r0, r5
 8002628:	f000 fb96 	bl	8002d58 <_sbrk_r>
 800262c:	3001      	adds	r0, #1
 800262e:	d101      	bne.n	8002634 <sbrk_aligned+0x38>
 8002630:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002634:	4620      	mov	r0, r4
 8002636:	bd70      	pop	{r4, r5, r6, pc}
 8002638:	20000218 	.word	0x20000218

0800263c <_malloc_r>:
 800263c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002640:	1ccd      	adds	r5, r1, #3
 8002642:	f025 0503 	bic.w	r5, r5, #3
 8002646:	3508      	adds	r5, #8
 8002648:	2d0c      	cmp	r5, #12
 800264a:	bf38      	it	cc
 800264c:	250c      	movcc	r5, #12
 800264e:	2d00      	cmp	r5, #0
 8002650:	4607      	mov	r7, r0
 8002652:	db01      	blt.n	8002658 <_malloc_r+0x1c>
 8002654:	42a9      	cmp	r1, r5
 8002656:	d905      	bls.n	8002664 <_malloc_r+0x28>
 8002658:	230c      	movs	r3, #12
 800265a:	603b      	str	r3, [r7, #0]
 800265c:	2600      	movs	r6, #0
 800265e:	4630      	mov	r0, r6
 8002660:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002664:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002738 <_malloc_r+0xfc>
 8002668:	f000 f868 	bl	800273c <__malloc_lock>
 800266c:	f8d8 3000 	ldr.w	r3, [r8]
 8002670:	461c      	mov	r4, r3
 8002672:	bb5c      	cbnz	r4, 80026cc <_malloc_r+0x90>
 8002674:	4629      	mov	r1, r5
 8002676:	4638      	mov	r0, r7
 8002678:	f7ff ffc0 	bl	80025fc <sbrk_aligned>
 800267c:	1c43      	adds	r3, r0, #1
 800267e:	4604      	mov	r4, r0
 8002680:	d155      	bne.n	800272e <_malloc_r+0xf2>
 8002682:	f8d8 4000 	ldr.w	r4, [r8]
 8002686:	4626      	mov	r6, r4
 8002688:	2e00      	cmp	r6, #0
 800268a:	d145      	bne.n	8002718 <_malloc_r+0xdc>
 800268c:	2c00      	cmp	r4, #0
 800268e:	d048      	beq.n	8002722 <_malloc_r+0xe6>
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	4631      	mov	r1, r6
 8002694:	4638      	mov	r0, r7
 8002696:	eb04 0903 	add.w	r9, r4, r3
 800269a:	f000 fb5d 	bl	8002d58 <_sbrk_r>
 800269e:	4581      	cmp	r9, r0
 80026a0:	d13f      	bne.n	8002722 <_malloc_r+0xe6>
 80026a2:	6821      	ldr	r1, [r4, #0]
 80026a4:	1a6d      	subs	r5, r5, r1
 80026a6:	4629      	mov	r1, r5
 80026a8:	4638      	mov	r0, r7
 80026aa:	f7ff ffa7 	bl	80025fc <sbrk_aligned>
 80026ae:	3001      	adds	r0, #1
 80026b0:	d037      	beq.n	8002722 <_malloc_r+0xe6>
 80026b2:	6823      	ldr	r3, [r4, #0]
 80026b4:	442b      	add	r3, r5
 80026b6:	6023      	str	r3, [r4, #0]
 80026b8:	f8d8 3000 	ldr.w	r3, [r8]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d038      	beq.n	8002732 <_malloc_r+0xf6>
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	42a2      	cmp	r2, r4
 80026c4:	d12b      	bne.n	800271e <_malloc_r+0xe2>
 80026c6:	2200      	movs	r2, #0
 80026c8:	605a      	str	r2, [r3, #4]
 80026ca:	e00f      	b.n	80026ec <_malloc_r+0xb0>
 80026cc:	6822      	ldr	r2, [r4, #0]
 80026ce:	1b52      	subs	r2, r2, r5
 80026d0:	d41f      	bmi.n	8002712 <_malloc_r+0xd6>
 80026d2:	2a0b      	cmp	r2, #11
 80026d4:	d917      	bls.n	8002706 <_malloc_r+0xca>
 80026d6:	1961      	adds	r1, r4, r5
 80026d8:	42a3      	cmp	r3, r4
 80026da:	6025      	str	r5, [r4, #0]
 80026dc:	bf18      	it	ne
 80026de:	6059      	strne	r1, [r3, #4]
 80026e0:	6863      	ldr	r3, [r4, #4]
 80026e2:	bf08      	it	eq
 80026e4:	f8c8 1000 	streq.w	r1, [r8]
 80026e8:	5162      	str	r2, [r4, r5]
 80026ea:	604b      	str	r3, [r1, #4]
 80026ec:	4638      	mov	r0, r7
 80026ee:	f104 060b 	add.w	r6, r4, #11
 80026f2:	f000 f829 	bl	8002748 <__malloc_unlock>
 80026f6:	f026 0607 	bic.w	r6, r6, #7
 80026fa:	1d23      	adds	r3, r4, #4
 80026fc:	1af2      	subs	r2, r6, r3
 80026fe:	d0ae      	beq.n	800265e <_malloc_r+0x22>
 8002700:	1b9b      	subs	r3, r3, r6
 8002702:	50a3      	str	r3, [r4, r2]
 8002704:	e7ab      	b.n	800265e <_malloc_r+0x22>
 8002706:	42a3      	cmp	r3, r4
 8002708:	6862      	ldr	r2, [r4, #4]
 800270a:	d1dd      	bne.n	80026c8 <_malloc_r+0x8c>
 800270c:	f8c8 2000 	str.w	r2, [r8]
 8002710:	e7ec      	b.n	80026ec <_malloc_r+0xb0>
 8002712:	4623      	mov	r3, r4
 8002714:	6864      	ldr	r4, [r4, #4]
 8002716:	e7ac      	b.n	8002672 <_malloc_r+0x36>
 8002718:	4634      	mov	r4, r6
 800271a:	6876      	ldr	r6, [r6, #4]
 800271c:	e7b4      	b.n	8002688 <_malloc_r+0x4c>
 800271e:	4613      	mov	r3, r2
 8002720:	e7cc      	b.n	80026bc <_malloc_r+0x80>
 8002722:	230c      	movs	r3, #12
 8002724:	603b      	str	r3, [r7, #0]
 8002726:	4638      	mov	r0, r7
 8002728:	f000 f80e 	bl	8002748 <__malloc_unlock>
 800272c:	e797      	b.n	800265e <_malloc_r+0x22>
 800272e:	6025      	str	r5, [r4, #0]
 8002730:	e7dc      	b.n	80026ec <_malloc_r+0xb0>
 8002732:	605b      	str	r3, [r3, #4]
 8002734:	deff      	udf	#255	; 0xff
 8002736:	bf00      	nop
 8002738:	20000214 	.word	0x20000214

0800273c <__malloc_lock>:
 800273c:	4801      	ldr	r0, [pc, #4]	; (8002744 <__malloc_lock+0x8>)
 800273e:	f7ff bf0f 	b.w	8002560 <__retarget_lock_acquire_recursive>
 8002742:	bf00      	nop
 8002744:	20000210 	.word	0x20000210

08002748 <__malloc_unlock>:
 8002748:	4801      	ldr	r0, [pc, #4]	; (8002750 <__malloc_unlock+0x8>)
 800274a:	f7ff bf0a 	b.w	8002562 <__retarget_lock_release_recursive>
 800274e:	bf00      	nop
 8002750:	20000210 	.word	0x20000210

08002754 <__ssputs_r>:
 8002754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002758:	688e      	ldr	r6, [r1, #8]
 800275a:	461f      	mov	r7, r3
 800275c:	42be      	cmp	r6, r7
 800275e:	680b      	ldr	r3, [r1, #0]
 8002760:	4682      	mov	sl, r0
 8002762:	460c      	mov	r4, r1
 8002764:	4690      	mov	r8, r2
 8002766:	d82c      	bhi.n	80027c2 <__ssputs_r+0x6e>
 8002768:	898a      	ldrh	r2, [r1, #12]
 800276a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800276e:	d026      	beq.n	80027be <__ssputs_r+0x6a>
 8002770:	6965      	ldr	r5, [r4, #20]
 8002772:	6909      	ldr	r1, [r1, #16]
 8002774:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002778:	eba3 0901 	sub.w	r9, r3, r1
 800277c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002780:	1c7b      	adds	r3, r7, #1
 8002782:	444b      	add	r3, r9
 8002784:	106d      	asrs	r5, r5, #1
 8002786:	429d      	cmp	r5, r3
 8002788:	bf38      	it	cc
 800278a:	461d      	movcc	r5, r3
 800278c:	0553      	lsls	r3, r2, #21
 800278e:	d527      	bpl.n	80027e0 <__ssputs_r+0x8c>
 8002790:	4629      	mov	r1, r5
 8002792:	f7ff ff53 	bl	800263c <_malloc_r>
 8002796:	4606      	mov	r6, r0
 8002798:	b360      	cbz	r0, 80027f4 <__ssputs_r+0xa0>
 800279a:	6921      	ldr	r1, [r4, #16]
 800279c:	464a      	mov	r2, r9
 800279e:	f000 faeb 	bl	8002d78 <memcpy>
 80027a2:	89a3      	ldrh	r3, [r4, #12]
 80027a4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ac:	81a3      	strh	r3, [r4, #12]
 80027ae:	6126      	str	r6, [r4, #16]
 80027b0:	6165      	str	r5, [r4, #20]
 80027b2:	444e      	add	r6, r9
 80027b4:	eba5 0509 	sub.w	r5, r5, r9
 80027b8:	6026      	str	r6, [r4, #0]
 80027ba:	60a5      	str	r5, [r4, #8]
 80027bc:	463e      	mov	r6, r7
 80027be:	42be      	cmp	r6, r7
 80027c0:	d900      	bls.n	80027c4 <__ssputs_r+0x70>
 80027c2:	463e      	mov	r6, r7
 80027c4:	6820      	ldr	r0, [r4, #0]
 80027c6:	4632      	mov	r2, r6
 80027c8:	4641      	mov	r1, r8
 80027ca:	f000 faab 	bl	8002d24 <memmove>
 80027ce:	68a3      	ldr	r3, [r4, #8]
 80027d0:	1b9b      	subs	r3, r3, r6
 80027d2:	60a3      	str	r3, [r4, #8]
 80027d4:	6823      	ldr	r3, [r4, #0]
 80027d6:	4433      	add	r3, r6
 80027d8:	6023      	str	r3, [r4, #0]
 80027da:	2000      	movs	r0, #0
 80027dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027e0:	462a      	mov	r2, r5
 80027e2:	f000 fad7 	bl	8002d94 <_realloc_r>
 80027e6:	4606      	mov	r6, r0
 80027e8:	2800      	cmp	r0, #0
 80027ea:	d1e0      	bne.n	80027ae <__ssputs_r+0x5a>
 80027ec:	6921      	ldr	r1, [r4, #16]
 80027ee:	4650      	mov	r0, sl
 80027f0:	f7ff feb8 	bl	8002564 <_free_r>
 80027f4:	230c      	movs	r3, #12
 80027f6:	f8ca 3000 	str.w	r3, [sl]
 80027fa:	89a3      	ldrh	r3, [r4, #12]
 80027fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002800:	81a3      	strh	r3, [r4, #12]
 8002802:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002806:	e7e9      	b.n	80027dc <__ssputs_r+0x88>

08002808 <_svfiprintf_r>:
 8002808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800280c:	4698      	mov	r8, r3
 800280e:	898b      	ldrh	r3, [r1, #12]
 8002810:	061b      	lsls	r3, r3, #24
 8002812:	b09d      	sub	sp, #116	; 0x74
 8002814:	4607      	mov	r7, r0
 8002816:	460d      	mov	r5, r1
 8002818:	4614      	mov	r4, r2
 800281a:	d50e      	bpl.n	800283a <_svfiprintf_r+0x32>
 800281c:	690b      	ldr	r3, [r1, #16]
 800281e:	b963      	cbnz	r3, 800283a <_svfiprintf_r+0x32>
 8002820:	2140      	movs	r1, #64	; 0x40
 8002822:	f7ff ff0b 	bl	800263c <_malloc_r>
 8002826:	6028      	str	r0, [r5, #0]
 8002828:	6128      	str	r0, [r5, #16]
 800282a:	b920      	cbnz	r0, 8002836 <_svfiprintf_r+0x2e>
 800282c:	230c      	movs	r3, #12
 800282e:	603b      	str	r3, [r7, #0]
 8002830:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002834:	e0d0      	b.n	80029d8 <_svfiprintf_r+0x1d0>
 8002836:	2340      	movs	r3, #64	; 0x40
 8002838:	616b      	str	r3, [r5, #20]
 800283a:	2300      	movs	r3, #0
 800283c:	9309      	str	r3, [sp, #36]	; 0x24
 800283e:	2320      	movs	r3, #32
 8002840:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002844:	f8cd 800c 	str.w	r8, [sp, #12]
 8002848:	2330      	movs	r3, #48	; 0x30
 800284a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80029f0 <_svfiprintf_r+0x1e8>
 800284e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002852:	f04f 0901 	mov.w	r9, #1
 8002856:	4623      	mov	r3, r4
 8002858:	469a      	mov	sl, r3
 800285a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800285e:	b10a      	cbz	r2, 8002864 <_svfiprintf_r+0x5c>
 8002860:	2a25      	cmp	r2, #37	; 0x25
 8002862:	d1f9      	bne.n	8002858 <_svfiprintf_r+0x50>
 8002864:	ebba 0b04 	subs.w	fp, sl, r4
 8002868:	d00b      	beq.n	8002882 <_svfiprintf_r+0x7a>
 800286a:	465b      	mov	r3, fp
 800286c:	4622      	mov	r2, r4
 800286e:	4629      	mov	r1, r5
 8002870:	4638      	mov	r0, r7
 8002872:	f7ff ff6f 	bl	8002754 <__ssputs_r>
 8002876:	3001      	adds	r0, #1
 8002878:	f000 80a9 	beq.w	80029ce <_svfiprintf_r+0x1c6>
 800287c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800287e:	445a      	add	r2, fp
 8002880:	9209      	str	r2, [sp, #36]	; 0x24
 8002882:	f89a 3000 	ldrb.w	r3, [sl]
 8002886:	2b00      	cmp	r3, #0
 8002888:	f000 80a1 	beq.w	80029ce <_svfiprintf_r+0x1c6>
 800288c:	2300      	movs	r3, #0
 800288e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002892:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002896:	f10a 0a01 	add.w	sl, sl, #1
 800289a:	9304      	str	r3, [sp, #16]
 800289c:	9307      	str	r3, [sp, #28]
 800289e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028a2:	931a      	str	r3, [sp, #104]	; 0x68
 80028a4:	4654      	mov	r4, sl
 80028a6:	2205      	movs	r2, #5
 80028a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028ac:	4850      	ldr	r0, [pc, #320]	; (80029f0 <_svfiprintf_r+0x1e8>)
 80028ae:	f7fd fc97 	bl	80001e0 <memchr>
 80028b2:	9a04      	ldr	r2, [sp, #16]
 80028b4:	b9d8      	cbnz	r0, 80028ee <_svfiprintf_r+0xe6>
 80028b6:	06d0      	lsls	r0, r2, #27
 80028b8:	bf44      	itt	mi
 80028ba:	2320      	movmi	r3, #32
 80028bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028c0:	0711      	lsls	r1, r2, #28
 80028c2:	bf44      	itt	mi
 80028c4:	232b      	movmi	r3, #43	; 0x2b
 80028c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028ca:	f89a 3000 	ldrb.w	r3, [sl]
 80028ce:	2b2a      	cmp	r3, #42	; 0x2a
 80028d0:	d015      	beq.n	80028fe <_svfiprintf_r+0xf6>
 80028d2:	9a07      	ldr	r2, [sp, #28]
 80028d4:	4654      	mov	r4, sl
 80028d6:	2000      	movs	r0, #0
 80028d8:	f04f 0c0a 	mov.w	ip, #10
 80028dc:	4621      	mov	r1, r4
 80028de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028e2:	3b30      	subs	r3, #48	; 0x30
 80028e4:	2b09      	cmp	r3, #9
 80028e6:	d94d      	bls.n	8002984 <_svfiprintf_r+0x17c>
 80028e8:	b1b0      	cbz	r0, 8002918 <_svfiprintf_r+0x110>
 80028ea:	9207      	str	r2, [sp, #28]
 80028ec:	e014      	b.n	8002918 <_svfiprintf_r+0x110>
 80028ee:	eba0 0308 	sub.w	r3, r0, r8
 80028f2:	fa09 f303 	lsl.w	r3, r9, r3
 80028f6:	4313      	orrs	r3, r2
 80028f8:	9304      	str	r3, [sp, #16]
 80028fa:	46a2      	mov	sl, r4
 80028fc:	e7d2      	b.n	80028a4 <_svfiprintf_r+0x9c>
 80028fe:	9b03      	ldr	r3, [sp, #12]
 8002900:	1d19      	adds	r1, r3, #4
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	9103      	str	r1, [sp, #12]
 8002906:	2b00      	cmp	r3, #0
 8002908:	bfbb      	ittet	lt
 800290a:	425b      	neglt	r3, r3
 800290c:	f042 0202 	orrlt.w	r2, r2, #2
 8002910:	9307      	strge	r3, [sp, #28]
 8002912:	9307      	strlt	r3, [sp, #28]
 8002914:	bfb8      	it	lt
 8002916:	9204      	strlt	r2, [sp, #16]
 8002918:	7823      	ldrb	r3, [r4, #0]
 800291a:	2b2e      	cmp	r3, #46	; 0x2e
 800291c:	d10c      	bne.n	8002938 <_svfiprintf_r+0x130>
 800291e:	7863      	ldrb	r3, [r4, #1]
 8002920:	2b2a      	cmp	r3, #42	; 0x2a
 8002922:	d134      	bne.n	800298e <_svfiprintf_r+0x186>
 8002924:	9b03      	ldr	r3, [sp, #12]
 8002926:	1d1a      	adds	r2, r3, #4
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	9203      	str	r2, [sp, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	bfb8      	it	lt
 8002930:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8002934:	3402      	adds	r4, #2
 8002936:	9305      	str	r3, [sp, #20]
 8002938:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8002a00 <_svfiprintf_r+0x1f8>
 800293c:	7821      	ldrb	r1, [r4, #0]
 800293e:	2203      	movs	r2, #3
 8002940:	4650      	mov	r0, sl
 8002942:	f7fd fc4d 	bl	80001e0 <memchr>
 8002946:	b138      	cbz	r0, 8002958 <_svfiprintf_r+0x150>
 8002948:	9b04      	ldr	r3, [sp, #16]
 800294a:	eba0 000a 	sub.w	r0, r0, sl
 800294e:	2240      	movs	r2, #64	; 0x40
 8002950:	4082      	lsls	r2, r0
 8002952:	4313      	orrs	r3, r2
 8002954:	3401      	adds	r4, #1
 8002956:	9304      	str	r3, [sp, #16]
 8002958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800295c:	4825      	ldr	r0, [pc, #148]	; (80029f4 <_svfiprintf_r+0x1ec>)
 800295e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002962:	2206      	movs	r2, #6
 8002964:	f7fd fc3c 	bl	80001e0 <memchr>
 8002968:	2800      	cmp	r0, #0
 800296a:	d038      	beq.n	80029de <_svfiprintf_r+0x1d6>
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <_svfiprintf_r+0x1f0>)
 800296e:	bb1b      	cbnz	r3, 80029b8 <_svfiprintf_r+0x1b0>
 8002970:	9b03      	ldr	r3, [sp, #12]
 8002972:	3307      	adds	r3, #7
 8002974:	f023 0307 	bic.w	r3, r3, #7
 8002978:	3308      	adds	r3, #8
 800297a:	9303      	str	r3, [sp, #12]
 800297c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800297e:	4433      	add	r3, r6
 8002980:	9309      	str	r3, [sp, #36]	; 0x24
 8002982:	e768      	b.n	8002856 <_svfiprintf_r+0x4e>
 8002984:	fb0c 3202 	mla	r2, ip, r2, r3
 8002988:	460c      	mov	r4, r1
 800298a:	2001      	movs	r0, #1
 800298c:	e7a6      	b.n	80028dc <_svfiprintf_r+0xd4>
 800298e:	2300      	movs	r3, #0
 8002990:	3401      	adds	r4, #1
 8002992:	9305      	str	r3, [sp, #20]
 8002994:	4619      	mov	r1, r3
 8002996:	f04f 0c0a 	mov.w	ip, #10
 800299a:	4620      	mov	r0, r4
 800299c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029a0:	3a30      	subs	r2, #48	; 0x30
 80029a2:	2a09      	cmp	r2, #9
 80029a4:	d903      	bls.n	80029ae <_svfiprintf_r+0x1a6>
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0c6      	beq.n	8002938 <_svfiprintf_r+0x130>
 80029aa:	9105      	str	r1, [sp, #20]
 80029ac:	e7c4      	b.n	8002938 <_svfiprintf_r+0x130>
 80029ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80029b2:	4604      	mov	r4, r0
 80029b4:	2301      	movs	r3, #1
 80029b6:	e7f0      	b.n	800299a <_svfiprintf_r+0x192>
 80029b8:	ab03      	add	r3, sp, #12
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	462a      	mov	r2, r5
 80029be:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <_svfiprintf_r+0x1f4>)
 80029c0:	a904      	add	r1, sp, #16
 80029c2:	4638      	mov	r0, r7
 80029c4:	f3af 8000 	nop.w
 80029c8:	1c42      	adds	r2, r0, #1
 80029ca:	4606      	mov	r6, r0
 80029cc:	d1d6      	bne.n	800297c <_svfiprintf_r+0x174>
 80029ce:	89ab      	ldrh	r3, [r5, #12]
 80029d0:	065b      	lsls	r3, r3, #25
 80029d2:	f53f af2d 	bmi.w	8002830 <_svfiprintf_r+0x28>
 80029d6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029d8:	b01d      	add	sp, #116	; 0x74
 80029da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029de:	ab03      	add	r3, sp, #12
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	462a      	mov	r2, r5
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <_svfiprintf_r+0x1f4>)
 80029e6:	a904      	add	r1, sp, #16
 80029e8:	4638      	mov	r0, r7
 80029ea:	f000 f879 	bl	8002ae0 <_printf_i>
 80029ee:	e7eb      	b.n	80029c8 <_svfiprintf_r+0x1c0>
 80029f0:	08002e70 	.word	0x08002e70
 80029f4:	08002e7a 	.word	0x08002e7a
 80029f8:	00000000 	.word	0x00000000
 80029fc:	08002755 	.word	0x08002755
 8002a00:	08002e76 	.word	0x08002e76

08002a04 <_printf_common>:
 8002a04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a08:	4616      	mov	r6, r2
 8002a0a:	4699      	mov	r9, r3
 8002a0c:	688a      	ldr	r2, [r1, #8]
 8002a0e:	690b      	ldr	r3, [r1, #16]
 8002a10:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a14:	4293      	cmp	r3, r2
 8002a16:	bfb8      	it	lt
 8002a18:	4613      	movlt	r3, r2
 8002a1a:	6033      	str	r3, [r6, #0]
 8002a1c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a20:	4607      	mov	r7, r0
 8002a22:	460c      	mov	r4, r1
 8002a24:	b10a      	cbz	r2, 8002a2a <_printf_common+0x26>
 8002a26:	3301      	adds	r3, #1
 8002a28:	6033      	str	r3, [r6, #0]
 8002a2a:	6823      	ldr	r3, [r4, #0]
 8002a2c:	0699      	lsls	r1, r3, #26
 8002a2e:	bf42      	ittt	mi
 8002a30:	6833      	ldrmi	r3, [r6, #0]
 8002a32:	3302      	addmi	r3, #2
 8002a34:	6033      	strmi	r3, [r6, #0]
 8002a36:	6825      	ldr	r5, [r4, #0]
 8002a38:	f015 0506 	ands.w	r5, r5, #6
 8002a3c:	d106      	bne.n	8002a4c <_printf_common+0x48>
 8002a3e:	f104 0a19 	add.w	sl, r4, #25
 8002a42:	68e3      	ldr	r3, [r4, #12]
 8002a44:	6832      	ldr	r2, [r6, #0]
 8002a46:	1a9b      	subs	r3, r3, r2
 8002a48:	42ab      	cmp	r3, r5
 8002a4a:	dc26      	bgt.n	8002a9a <_printf_common+0x96>
 8002a4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a50:	1e13      	subs	r3, r2, #0
 8002a52:	6822      	ldr	r2, [r4, #0]
 8002a54:	bf18      	it	ne
 8002a56:	2301      	movne	r3, #1
 8002a58:	0692      	lsls	r2, r2, #26
 8002a5a:	d42b      	bmi.n	8002ab4 <_printf_common+0xb0>
 8002a5c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a60:	4649      	mov	r1, r9
 8002a62:	4638      	mov	r0, r7
 8002a64:	47c0      	blx	r8
 8002a66:	3001      	adds	r0, #1
 8002a68:	d01e      	beq.n	8002aa8 <_printf_common+0xa4>
 8002a6a:	6823      	ldr	r3, [r4, #0]
 8002a6c:	6922      	ldr	r2, [r4, #16]
 8002a6e:	f003 0306 	and.w	r3, r3, #6
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	bf02      	ittt	eq
 8002a76:	68e5      	ldreq	r5, [r4, #12]
 8002a78:	6833      	ldreq	r3, [r6, #0]
 8002a7a:	1aed      	subeq	r5, r5, r3
 8002a7c:	68a3      	ldr	r3, [r4, #8]
 8002a7e:	bf0c      	ite	eq
 8002a80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a84:	2500      	movne	r5, #0
 8002a86:	4293      	cmp	r3, r2
 8002a88:	bfc4      	itt	gt
 8002a8a:	1a9b      	subgt	r3, r3, r2
 8002a8c:	18ed      	addgt	r5, r5, r3
 8002a8e:	2600      	movs	r6, #0
 8002a90:	341a      	adds	r4, #26
 8002a92:	42b5      	cmp	r5, r6
 8002a94:	d11a      	bne.n	8002acc <_printf_common+0xc8>
 8002a96:	2000      	movs	r0, #0
 8002a98:	e008      	b.n	8002aac <_printf_common+0xa8>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	4652      	mov	r2, sl
 8002a9e:	4649      	mov	r1, r9
 8002aa0:	4638      	mov	r0, r7
 8002aa2:	47c0      	blx	r8
 8002aa4:	3001      	adds	r0, #1
 8002aa6:	d103      	bne.n	8002ab0 <_printf_common+0xac>
 8002aa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002aac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ab0:	3501      	adds	r5, #1
 8002ab2:	e7c6      	b.n	8002a42 <_printf_common+0x3e>
 8002ab4:	18e1      	adds	r1, r4, r3
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	2030      	movs	r0, #48	; 0x30
 8002aba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002abe:	4422      	add	r2, r4
 8002ac0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ac4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ac8:	3302      	adds	r3, #2
 8002aca:	e7c7      	b.n	8002a5c <_printf_common+0x58>
 8002acc:	2301      	movs	r3, #1
 8002ace:	4622      	mov	r2, r4
 8002ad0:	4649      	mov	r1, r9
 8002ad2:	4638      	mov	r0, r7
 8002ad4:	47c0      	blx	r8
 8002ad6:	3001      	adds	r0, #1
 8002ad8:	d0e6      	beq.n	8002aa8 <_printf_common+0xa4>
 8002ada:	3601      	adds	r6, #1
 8002adc:	e7d9      	b.n	8002a92 <_printf_common+0x8e>
	...

08002ae0 <_printf_i>:
 8002ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002ae4:	7e0f      	ldrb	r7, [r1, #24]
 8002ae6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002ae8:	2f78      	cmp	r7, #120	; 0x78
 8002aea:	4691      	mov	r9, r2
 8002aec:	4680      	mov	r8, r0
 8002aee:	460c      	mov	r4, r1
 8002af0:	469a      	mov	sl, r3
 8002af2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002af6:	d807      	bhi.n	8002b08 <_printf_i+0x28>
 8002af8:	2f62      	cmp	r7, #98	; 0x62
 8002afa:	d80a      	bhi.n	8002b12 <_printf_i+0x32>
 8002afc:	2f00      	cmp	r7, #0
 8002afe:	f000 80d4 	beq.w	8002caa <_printf_i+0x1ca>
 8002b02:	2f58      	cmp	r7, #88	; 0x58
 8002b04:	f000 80c0 	beq.w	8002c88 <_printf_i+0x1a8>
 8002b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b10:	e03a      	b.n	8002b88 <_printf_i+0xa8>
 8002b12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b16:	2b15      	cmp	r3, #21
 8002b18:	d8f6      	bhi.n	8002b08 <_printf_i+0x28>
 8002b1a:	a101      	add	r1, pc, #4	; (adr r1, 8002b20 <_printf_i+0x40>)
 8002b1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b20:	08002b79 	.word	0x08002b79
 8002b24:	08002b8d 	.word	0x08002b8d
 8002b28:	08002b09 	.word	0x08002b09
 8002b2c:	08002b09 	.word	0x08002b09
 8002b30:	08002b09 	.word	0x08002b09
 8002b34:	08002b09 	.word	0x08002b09
 8002b38:	08002b8d 	.word	0x08002b8d
 8002b3c:	08002b09 	.word	0x08002b09
 8002b40:	08002b09 	.word	0x08002b09
 8002b44:	08002b09 	.word	0x08002b09
 8002b48:	08002b09 	.word	0x08002b09
 8002b4c:	08002c91 	.word	0x08002c91
 8002b50:	08002bb9 	.word	0x08002bb9
 8002b54:	08002c4b 	.word	0x08002c4b
 8002b58:	08002b09 	.word	0x08002b09
 8002b5c:	08002b09 	.word	0x08002b09
 8002b60:	08002cb3 	.word	0x08002cb3
 8002b64:	08002b09 	.word	0x08002b09
 8002b68:	08002bb9 	.word	0x08002bb9
 8002b6c:	08002b09 	.word	0x08002b09
 8002b70:	08002b09 	.word	0x08002b09
 8002b74:	08002c53 	.word	0x08002c53
 8002b78:	682b      	ldr	r3, [r5, #0]
 8002b7a:	1d1a      	adds	r2, r3, #4
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	602a      	str	r2, [r5, #0]
 8002b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e09f      	b.n	8002ccc <_printf_i+0x1ec>
 8002b8c:	6820      	ldr	r0, [r4, #0]
 8002b8e:	682b      	ldr	r3, [r5, #0]
 8002b90:	0607      	lsls	r7, r0, #24
 8002b92:	f103 0104 	add.w	r1, r3, #4
 8002b96:	6029      	str	r1, [r5, #0]
 8002b98:	d501      	bpl.n	8002b9e <_printf_i+0xbe>
 8002b9a:	681e      	ldr	r6, [r3, #0]
 8002b9c:	e003      	b.n	8002ba6 <_printf_i+0xc6>
 8002b9e:	0646      	lsls	r6, r0, #25
 8002ba0:	d5fb      	bpl.n	8002b9a <_printf_i+0xba>
 8002ba2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002ba6:	2e00      	cmp	r6, #0
 8002ba8:	da03      	bge.n	8002bb2 <_printf_i+0xd2>
 8002baa:	232d      	movs	r3, #45	; 0x2d
 8002bac:	4276      	negs	r6, r6
 8002bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bb2:	485a      	ldr	r0, [pc, #360]	; (8002d1c <_printf_i+0x23c>)
 8002bb4:	230a      	movs	r3, #10
 8002bb6:	e012      	b.n	8002bde <_printf_i+0xfe>
 8002bb8:	682b      	ldr	r3, [r5, #0]
 8002bba:	6820      	ldr	r0, [r4, #0]
 8002bbc:	1d19      	adds	r1, r3, #4
 8002bbe:	6029      	str	r1, [r5, #0]
 8002bc0:	0605      	lsls	r5, r0, #24
 8002bc2:	d501      	bpl.n	8002bc8 <_printf_i+0xe8>
 8002bc4:	681e      	ldr	r6, [r3, #0]
 8002bc6:	e002      	b.n	8002bce <_printf_i+0xee>
 8002bc8:	0641      	lsls	r1, r0, #25
 8002bca:	d5fb      	bpl.n	8002bc4 <_printf_i+0xe4>
 8002bcc:	881e      	ldrh	r6, [r3, #0]
 8002bce:	4853      	ldr	r0, [pc, #332]	; (8002d1c <_printf_i+0x23c>)
 8002bd0:	2f6f      	cmp	r7, #111	; 0x6f
 8002bd2:	bf0c      	ite	eq
 8002bd4:	2308      	moveq	r3, #8
 8002bd6:	230a      	movne	r3, #10
 8002bd8:	2100      	movs	r1, #0
 8002bda:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002bde:	6865      	ldr	r5, [r4, #4]
 8002be0:	60a5      	str	r5, [r4, #8]
 8002be2:	2d00      	cmp	r5, #0
 8002be4:	bfa2      	ittt	ge
 8002be6:	6821      	ldrge	r1, [r4, #0]
 8002be8:	f021 0104 	bicge.w	r1, r1, #4
 8002bec:	6021      	strge	r1, [r4, #0]
 8002bee:	b90e      	cbnz	r6, 8002bf4 <_printf_i+0x114>
 8002bf0:	2d00      	cmp	r5, #0
 8002bf2:	d04b      	beq.n	8002c8c <_printf_i+0x1ac>
 8002bf4:	4615      	mov	r5, r2
 8002bf6:	fbb6 f1f3 	udiv	r1, r6, r3
 8002bfa:	fb03 6711 	mls	r7, r3, r1, r6
 8002bfe:	5dc7      	ldrb	r7, [r0, r7]
 8002c00:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c04:	4637      	mov	r7, r6
 8002c06:	42bb      	cmp	r3, r7
 8002c08:	460e      	mov	r6, r1
 8002c0a:	d9f4      	bls.n	8002bf6 <_printf_i+0x116>
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d10b      	bne.n	8002c28 <_printf_i+0x148>
 8002c10:	6823      	ldr	r3, [r4, #0]
 8002c12:	07de      	lsls	r6, r3, #31
 8002c14:	d508      	bpl.n	8002c28 <_printf_i+0x148>
 8002c16:	6923      	ldr	r3, [r4, #16]
 8002c18:	6861      	ldr	r1, [r4, #4]
 8002c1a:	4299      	cmp	r1, r3
 8002c1c:	bfde      	ittt	le
 8002c1e:	2330      	movle	r3, #48	; 0x30
 8002c20:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c24:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002c28:	1b52      	subs	r2, r2, r5
 8002c2a:	6122      	str	r2, [r4, #16]
 8002c2c:	f8cd a000 	str.w	sl, [sp]
 8002c30:	464b      	mov	r3, r9
 8002c32:	aa03      	add	r2, sp, #12
 8002c34:	4621      	mov	r1, r4
 8002c36:	4640      	mov	r0, r8
 8002c38:	f7ff fee4 	bl	8002a04 <_printf_common>
 8002c3c:	3001      	adds	r0, #1
 8002c3e:	d14a      	bne.n	8002cd6 <_printf_i+0x1f6>
 8002c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c44:	b004      	add	sp, #16
 8002c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c4a:	6823      	ldr	r3, [r4, #0]
 8002c4c:	f043 0320 	orr.w	r3, r3, #32
 8002c50:	6023      	str	r3, [r4, #0]
 8002c52:	4833      	ldr	r0, [pc, #204]	; (8002d20 <_printf_i+0x240>)
 8002c54:	2778      	movs	r7, #120	; 0x78
 8002c56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	6829      	ldr	r1, [r5, #0]
 8002c5e:	061f      	lsls	r7, r3, #24
 8002c60:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c64:	d402      	bmi.n	8002c6c <_printf_i+0x18c>
 8002c66:	065f      	lsls	r7, r3, #25
 8002c68:	bf48      	it	mi
 8002c6a:	b2b6      	uxthmi	r6, r6
 8002c6c:	07df      	lsls	r7, r3, #31
 8002c6e:	bf48      	it	mi
 8002c70:	f043 0320 	orrmi.w	r3, r3, #32
 8002c74:	6029      	str	r1, [r5, #0]
 8002c76:	bf48      	it	mi
 8002c78:	6023      	strmi	r3, [r4, #0]
 8002c7a:	b91e      	cbnz	r6, 8002c84 <_printf_i+0x1a4>
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	f023 0320 	bic.w	r3, r3, #32
 8002c82:	6023      	str	r3, [r4, #0]
 8002c84:	2310      	movs	r3, #16
 8002c86:	e7a7      	b.n	8002bd8 <_printf_i+0xf8>
 8002c88:	4824      	ldr	r0, [pc, #144]	; (8002d1c <_printf_i+0x23c>)
 8002c8a:	e7e4      	b.n	8002c56 <_printf_i+0x176>
 8002c8c:	4615      	mov	r5, r2
 8002c8e:	e7bd      	b.n	8002c0c <_printf_i+0x12c>
 8002c90:	682b      	ldr	r3, [r5, #0]
 8002c92:	6826      	ldr	r6, [r4, #0]
 8002c94:	6961      	ldr	r1, [r4, #20]
 8002c96:	1d18      	adds	r0, r3, #4
 8002c98:	6028      	str	r0, [r5, #0]
 8002c9a:	0635      	lsls	r5, r6, #24
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	d501      	bpl.n	8002ca4 <_printf_i+0x1c4>
 8002ca0:	6019      	str	r1, [r3, #0]
 8002ca2:	e002      	b.n	8002caa <_printf_i+0x1ca>
 8002ca4:	0670      	lsls	r0, r6, #25
 8002ca6:	d5fb      	bpl.n	8002ca0 <_printf_i+0x1c0>
 8002ca8:	8019      	strh	r1, [r3, #0]
 8002caa:	2300      	movs	r3, #0
 8002cac:	6123      	str	r3, [r4, #16]
 8002cae:	4615      	mov	r5, r2
 8002cb0:	e7bc      	b.n	8002c2c <_printf_i+0x14c>
 8002cb2:	682b      	ldr	r3, [r5, #0]
 8002cb4:	1d1a      	adds	r2, r3, #4
 8002cb6:	602a      	str	r2, [r5, #0]
 8002cb8:	681d      	ldr	r5, [r3, #0]
 8002cba:	6862      	ldr	r2, [r4, #4]
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	4628      	mov	r0, r5
 8002cc0:	f7fd fa8e 	bl	80001e0 <memchr>
 8002cc4:	b108      	cbz	r0, 8002cca <_printf_i+0x1ea>
 8002cc6:	1b40      	subs	r0, r0, r5
 8002cc8:	6060      	str	r0, [r4, #4]
 8002cca:	6863      	ldr	r3, [r4, #4]
 8002ccc:	6123      	str	r3, [r4, #16]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cd4:	e7aa      	b.n	8002c2c <_printf_i+0x14c>
 8002cd6:	6923      	ldr	r3, [r4, #16]
 8002cd8:	462a      	mov	r2, r5
 8002cda:	4649      	mov	r1, r9
 8002cdc:	4640      	mov	r0, r8
 8002cde:	47d0      	blx	sl
 8002ce0:	3001      	adds	r0, #1
 8002ce2:	d0ad      	beq.n	8002c40 <_printf_i+0x160>
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	079b      	lsls	r3, r3, #30
 8002ce8:	d413      	bmi.n	8002d12 <_printf_i+0x232>
 8002cea:	68e0      	ldr	r0, [r4, #12]
 8002cec:	9b03      	ldr	r3, [sp, #12]
 8002cee:	4298      	cmp	r0, r3
 8002cf0:	bfb8      	it	lt
 8002cf2:	4618      	movlt	r0, r3
 8002cf4:	e7a6      	b.n	8002c44 <_printf_i+0x164>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	4632      	mov	r2, r6
 8002cfa:	4649      	mov	r1, r9
 8002cfc:	4640      	mov	r0, r8
 8002cfe:	47d0      	blx	sl
 8002d00:	3001      	adds	r0, #1
 8002d02:	d09d      	beq.n	8002c40 <_printf_i+0x160>
 8002d04:	3501      	adds	r5, #1
 8002d06:	68e3      	ldr	r3, [r4, #12]
 8002d08:	9903      	ldr	r1, [sp, #12]
 8002d0a:	1a5b      	subs	r3, r3, r1
 8002d0c:	42ab      	cmp	r3, r5
 8002d0e:	dcf2      	bgt.n	8002cf6 <_printf_i+0x216>
 8002d10:	e7eb      	b.n	8002cea <_printf_i+0x20a>
 8002d12:	2500      	movs	r5, #0
 8002d14:	f104 0619 	add.w	r6, r4, #25
 8002d18:	e7f5      	b.n	8002d06 <_printf_i+0x226>
 8002d1a:	bf00      	nop
 8002d1c:	08002e81 	.word	0x08002e81
 8002d20:	08002e92 	.word	0x08002e92

08002d24 <memmove>:
 8002d24:	4288      	cmp	r0, r1
 8002d26:	b510      	push	{r4, lr}
 8002d28:	eb01 0402 	add.w	r4, r1, r2
 8002d2c:	d902      	bls.n	8002d34 <memmove+0x10>
 8002d2e:	4284      	cmp	r4, r0
 8002d30:	4623      	mov	r3, r4
 8002d32:	d807      	bhi.n	8002d44 <memmove+0x20>
 8002d34:	1e43      	subs	r3, r0, #1
 8002d36:	42a1      	cmp	r1, r4
 8002d38:	d008      	beq.n	8002d4c <memmove+0x28>
 8002d3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002d3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002d42:	e7f8      	b.n	8002d36 <memmove+0x12>
 8002d44:	4402      	add	r2, r0
 8002d46:	4601      	mov	r1, r0
 8002d48:	428a      	cmp	r2, r1
 8002d4a:	d100      	bne.n	8002d4e <memmove+0x2a>
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002d52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002d56:	e7f7      	b.n	8002d48 <memmove+0x24>

08002d58 <_sbrk_r>:
 8002d58:	b538      	push	{r3, r4, r5, lr}
 8002d5a:	4d06      	ldr	r5, [pc, #24]	; (8002d74 <_sbrk_r+0x1c>)
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	4604      	mov	r4, r0
 8002d60:	4608      	mov	r0, r1
 8002d62:	602b      	str	r3, [r5, #0]
 8002d64:	f7fd fe04 	bl	8000970 <_sbrk>
 8002d68:	1c43      	adds	r3, r0, #1
 8002d6a:	d102      	bne.n	8002d72 <_sbrk_r+0x1a>
 8002d6c:	682b      	ldr	r3, [r5, #0]
 8002d6e:	b103      	cbz	r3, 8002d72 <_sbrk_r+0x1a>
 8002d70:	6023      	str	r3, [r4, #0]
 8002d72:	bd38      	pop	{r3, r4, r5, pc}
 8002d74:	2000020c 	.word	0x2000020c

08002d78 <memcpy>:
 8002d78:	440a      	add	r2, r1
 8002d7a:	4291      	cmp	r1, r2
 8002d7c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002d80:	d100      	bne.n	8002d84 <memcpy+0xc>
 8002d82:	4770      	bx	lr
 8002d84:	b510      	push	{r4, lr}
 8002d86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d8e:	4291      	cmp	r1, r2
 8002d90:	d1f9      	bne.n	8002d86 <memcpy+0xe>
 8002d92:	bd10      	pop	{r4, pc}

08002d94 <_realloc_r>:
 8002d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d98:	4680      	mov	r8, r0
 8002d9a:	4614      	mov	r4, r2
 8002d9c:	460e      	mov	r6, r1
 8002d9e:	b921      	cbnz	r1, 8002daa <_realloc_r+0x16>
 8002da0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002da4:	4611      	mov	r1, r2
 8002da6:	f7ff bc49 	b.w	800263c <_malloc_r>
 8002daa:	b92a      	cbnz	r2, 8002db8 <_realloc_r+0x24>
 8002dac:	f7ff fbda 	bl	8002564 <_free_r>
 8002db0:	4625      	mov	r5, r4
 8002db2:	4628      	mov	r0, r5
 8002db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002db8:	f000 f81b 	bl	8002df2 <_malloc_usable_size_r>
 8002dbc:	4284      	cmp	r4, r0
 8002dbe:	4607      	mov	r7, r0
 8002dc0:	d802      	bhi.n	8002dc8 <_realloc_r+0x34>
 8002dc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002dc6:	d812      	bhi.n	8002dee <_realloc_r+0x5a>
 8002dc8:	4621      	mov	r1, r4
 8002dca:	4640      	mov	r0, r8
 8002dcc:	f7ff fc36 	bl	800263c <_malloc_r>
 8002dd0:	4605      	mov	r5, r0
 8002dd2:	2800      	cmp	r0, #0
 8002dd4:	d0ed      	beq.n	8002db2 <_realloc_r+0x1e>
 8002dd6:	42bc      	cmp	r4, r7
 8002dd8:	4622      	mov	r2, r4
 8002dda:	4631      	mov	r1, r6
 8002ddc:	bf28      	it	cs
 8002dde:	463a      	movcs	r2, r7
 8002de0:	f7ff ffca 	bl	8002d78 <memcpy>
 8002de4:	4631      	mov	r1, r6
 8002de6:	4640      	mov	r0, r8
 8002de8:	f7ff fbbc 	bl	8002564 <_free_r>
 8002dec:	e7e1      	b.n	8002db2 <_realloc_r+0x1e>
 8002dee:	4635      	mov	r5, r6
 8002df0:	e7df      	b.n	8002db2 <_realloc_r+0x1e>

08002df2 <_malloc_usable_size_r>:
 8002df2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002df6:	1f18      	subs	r0, r3, #4
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	bfbc      	itt	lt
 8002dfc:	580b      	ldrlt	r3, [r1, r0]
 8002dfe:	18c0      	addlt	r0, r0, r3
 8002e00:	4770      	bx	lr
	...

08002e04 <_init>:
 8002e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e06:	bf00      	nop
 8002e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e0a:	bc08      	pop	{r3}
 8002e0c:	469e      	mov	lr, r3
 8002e0e:	4770      	bx	lr

08002e10 <_fini>:
 8002e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e12:	bf00      	nop
 8002e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e16:	bc08      	pop	{r3}
 8002e18:	469e      	mov	lr, r3
 8002e1a:	4770      	bx	lr
