#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Feb 15 16:54:42 2025
# Process ID: 2487040
# Current directory: /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1
# Command line: vivado -log hostif_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hostif_test.tcl -notrace
# Log file: /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test.vdi
# Journal file: /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/vivado.jou
# Running On        :navi
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Xeon(R) CPU E5-2687W 0 @ 3.10GHz
# CPU Frequency     :1477.076 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :135089 MB
# Swap memory       :2147 MB
# Total Virtual     :137237 MB
# Available Virtual :117028 MB
#-----------------------------------------------------------
source hostif_test.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.398 ; gain = 27.836 ; free physical = 93698 ; free virtual = 111268
Command: link_design -top hostif_test -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1838.938 ; gain = 0.000 ; free physical = 93292 ; free virtual = 110863
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.434 ; gain = 0.000 ; free physical = 93188 ; free virtual = 110758
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2070.402 ; gain = 624.004 ; free physical = 93188 ; free virtual = 110758
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2158.215 ; gain = 87.812 ; free physical = 93177 ; free virtual = 110742

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 257e00e31

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2658.129 ; gain = 499.914 ; free physical = 92746 ; free virtual = 110314

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 257e00e31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 257e00e31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Phase 1 Initialization | Checksum: 257e00e31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 257e00e31

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 257e00e31

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Phase 2 Timer Update And Timing Data Collection | Checksum: 257e00e31

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 257e00e31

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Retarget | Checksum: 257e00e31
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 257e00e31

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Constant propagation | Checksum: 257e00e31
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2db116200

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Sweep | Checksum: 2db116200
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2db116200

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
BUFG optimization | Checksum: 2db116200
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2db116200

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Shift Register Optimization | Checksum: 2db116200
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2db116200

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Post Processing Netlist | Checksum: 2db116200
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b499e88a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b499e88a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Phase 9 Finalization | Checksum: 1b499e88a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b499e88a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b499e88a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b499e88a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
Ending Netlist Obfuscation Task | Checksum: 1b499e88a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2972.902 ; gain = 0.000 ; free physical = 92434 ; free virtual = 110003
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2972.902 ; gain = 902.500 ; free physical = 92434 ; free virtual = 110003
INFO: [Vivado 12-24828] Executing command : report_drc -file hostif_test_drc_opted.rpt -pb hostif_test_drc_opted.pb -rpx hostif_test_drc_opted.rpx
Command: report_drc -file hostif_test_drc_opted.rpt -pb hostif_test_drc_opted.pb -rpx hostif_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sdb/Tools/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92400 ; free virtual = 109964
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92365 ; free virtual = 109930
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 165acd4c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92365 ; free virtual = 109930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92365 ; free virtual = 109930

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1be146ddb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92360 ; free virtual = 109925

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a9a07c0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92359 ; free virtual = 109924

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a9a07c0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92359 ; free virtual = 109924
Phase 1 Placer Initialization | Checksum: 2a9a07c0d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92359 ; free virtual = 109924

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b9f135be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92356 ; free virtual = 109921

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24dc66bb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92369 ; free virtual = 109934

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24dc66bb1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92369 ; free virtual = 109934

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 27df7c0f8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92381 ; free virtual = 109946

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92380 ; free virtual = 109945

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 25c6d0dc7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92380 ; free virtual = 109945
Phase 2.4 Global Placement Core | Checksum: 2afd0abbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92383 ; free virtual = 109948
Phase 2 Global Placement | Checksum: 2afd0abbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92383 ; free virtual = 109948

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2bf4caefe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92384 ; free virtual = 109949

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 275f8ef3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92383 ; free virtual = 109948

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 296a97e96

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92383 ; free virtual = 109948

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2ace02275

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92383 ; free virtual = 109948

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 28f32e5b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92371 ; free virtual = 109936

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 28f32e5b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92371 ; free virtual = 109936

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2c9297855

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92371 ; free virtual = 109936
Phase 3 Detail Placement | Checksum: 2c9297855

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92371 ; free virtual = 109936

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27076aab7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.050 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13be029bf

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2bec96cc2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
Phase 4.1.1.1 BUFG Insertion | Checksum: 27076aab7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.050. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2f9ad87fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
Phase 4.1 Post Commit Optimization | Checksum: 2f9ad87fe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f9ad87fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2f9ad87fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
Phase 4.3 Placer Reporting | Checksum: 2f9ad87fe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23db7579c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
Ending Placer Task | Checksum: 1b3e6289c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92370 ; free virtual = 109935
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file hostif_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92354 ; free virtual = 109919
INFO: [Vivado 12-24828] Executing command : report_utilization -file hostif_test_utilization_placed.rpt -pb hostif_test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file hostif_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92325 ; free virtual = 109890
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92325 ; free virtual = 109890
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92325 ; free virtual = 109890
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92325 ; free virtual = 109890
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92325 ; free virtual = 109890
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92325 ; free virtual = 109890
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92324 ; free virtual = 109890
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92324 ; free virtual = 109890
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92297 ; free virtual = 109862
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 7.050 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92297 ; free virtual = 109862
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92296 ; free virtual = 109862
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92296 ; free virtual = 109862
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92295 ; free virtual = 109861
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92295 ; free virtual = 109861
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92294 ; free virtual = 109860
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3044.938 ; gain = 0.000 ; free physical = 92294 ; free virtual = 109860
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eb68a958 ConstDB: 0 ShapeSum: 306293e0 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: a52e5e76 | NumContArr: a492945 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 234c97cf5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 3242.539 ; gain = 165.055 ; free physical = 92143 ; free virtual = 109709

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 234c97cf5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 3242.539 ; gain = 165.055 ; free physical = 92143 ; free virtual = 109709

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 234c97cf5

Time (s): cpu = 00:01:00 ; elapsed = 00:00:50 . Memory (MB): peak = 3242.539 ; gain = 165.055 ; free physical = 92143 ; free virtual = 109709
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 374c5c0f2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:51 . Memory (MB): peak = 3310.297 ; gain = 232.812 ; free physical = 92071 ; free virtual = 109637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.047  | TNS=0.000  | WHS=-0.073 | THS=-0.230 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 166
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 166
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3647b8335

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92070 ; free virtual = 109636

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 3647b8335

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92070 ; free virtual = 109636

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 3237b40d8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92071 ; free virtual = 109637
Phase 4 Initial Routing | Checksum: 3237b40d8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92071 ; free virtual = 109637

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.603  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 275889c87

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640
Phase 5 Rip-up And Reroute | Checksum: 275889c87

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 275889c87

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 275889c87

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640
Phase 6 Delay and Skew Optimization | Checksum: 275889c87

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.696  | TNS=0.000  | WHS=0.199  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1968f85f1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640
Phase 7 Post Hold Fix | Checksum: 1968f85f1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92075 ; free virtual = 109640

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.164531 %
  Global Horizontal Routing Utilization  = 0.19501 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1968f85f1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92066 ; free virtual = 109632

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1968f85f1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92065 ; free virtual = 109631

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1dea0a4a6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92065 ; free virtual = 109631

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1dea0a4a6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92065 ; free virtual = 109631

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.696  | TNS=0.000  | WHS=0.199  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1dea0a4a6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92065 ; free virtual = 109631
Total Elapsed time in route_design: 52.19 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: fcbab5bf

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92065 ; free virtual = 109631
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fcbab5bf

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3317.688 ; gain = 240.203 ; free physical = 92065 ; free virtual = 109631

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3317.781 ; gain = 272.844 ; free physical = 92065 ; free virtual = 109631
INFO: [Vivado 12-24828] Executing command : report_drc -file hostif_test_drc_routed.rpt -pb hostif_test_drc_routed.pb -rpx hostif_test_drc_routed.rpx
Command: report_drc -file hostif_test_drc_routed.rpt -pb hostif_test_drc_routed.pb -rpx hostif_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file hostif_test_methodology_drc_routed.rpt -pb hostif_test_methodology_drc_routed.pb -rpx hostif_test_methodology_drc_routed.rpx
Command: report_methodology -file hostif_test_methodology_drc_routed.rpt -pb hostif_test_methodology_drc_routed.pb -rpx hostif_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file hostif_test_timing_summary_routed.rpt -pb hostif_test_timing_summary_routed.pb -rpx hostif_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file hostif_test_route_status.rpt -pb hostif_test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file hostif_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file hostif_test_bus_skew_routed.rpt -pb hostif_test_bus_skew_routed.pb -rpx hostif_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file hostif_test_power_routed.rpt -pb hostif_test_power_summary_routed.pb -rpx hostif_test_power_routed.rpx
Command: report_power -file hostif_test_power_routed.rpt -pb hostif_test_power_summary_routed.pb -rpx hostif_test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file hostif_test_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91998 ; free virtual = 109565
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91998 ; free virtual = 109565
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91998 ; free virtual = 109565
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91998 ; free virtual = 109565
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91998 ; free virtual = 109565
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91996 ; free virtual = 109564
Write Physdb Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3405.754 ; gain = 0.000 ; free physical = 91996 ; free virtual = 109564
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Nick/host_interface/host_interface.runs/impl_1/hostif_test_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 16:56:26 2025...
