
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_564B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2507075 heartbeat IPC: 3.98871 cumulative IPC: 3.98871 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2507076 (Simulation time: 0 hr 0 min 25 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 34759192 heartbeat IPC: 0.310057 cumulative IPC: 0.310057 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 92721750 heartbeat IPC: 0.172525 cumulative IPC: 0.221693 (Simulation time: 0 hr 6 min 49 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 125513354 heartbeat IPC: 0.304956 cumulative IPC: 0.24389 (Simulation time: 0 hr 9 min 2 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 158951187 heartbeat IPC: 0.299062 cumulative IPC: 0.255682 (Simulation time: 0 hr 11 min 17 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 192832344 heartbeat IPC: 0.295149 cumulative IPC: 0.262708 (Simulation time: 0 hr 13 min 36 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 227921443 heartbeat IPC: 0.284989 cumulative IPC: 0.266176 (Simulation time: 0 hr 15 min 59 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 263919068 heartbeat IPC: 0.277796 cumulative IPC: 0.267777 (Simulation time: 0 hr 18 min 17 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 300085521 heartbeat IPC: 0.276499 cumulative IPC: 0.268837 (Simulation time: 0 hr 20 min 34 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 336128820 heartbeat IPC: 0.277444 cumulative IPC: 0.269767 (Simulation time: 0 hr 22 min 59 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 373490755 heartbeat IPC: 0.267652 cumulative IPC: 0.269554 (Simulation time: 0 hr 25 min 28 sec) 
Finished CPU 0 instructions: 100000004 cycles: 370983680 cumulative IPC: 0.269554 (Simulation time: 0 hr 25 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.269554 instructions: 100000004 cycles: 370983680
cpu0_DTLB TOTAL     ACCESS:   13902153  HIT:   13849379  MISS:      52774
cpu0_DTLB LOAD      ACCESS:    6995700  HIT:    6982501  MISS:      13199
cpu0_DTLB RFO       ACCESS:    6906453  HIT:    6866878  MISS:      39575
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 468.206 cycles
cpu0_ITLB TOTAL     ACCESS:     149848  HIT:     149847  MISS:          1
cpu0_ITLB LOAD      ACCESS:     149848  HIT:     149847  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1620 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 429.167 cycles
cpu0_STLB TOTAL     ACCESS:      52775  HIT:          5  MISS:      52770
cpu0_STLB LOAD      ACCESS:      13200  HIT:          0  MISS:      13200
cpu0_STLB RFO       ACCESS:      39575  HIT:          5  MISS:      39570
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 459.271 cycles
cpu0_L1D TOTAL     ACCESS:   15375885  HIT:    9809688  MISS:    5566197
cpu0_L1D LOAD      ACCESS:    4365839  HIT:    3522249  MISS:     843590
cpu0_L1D RFO       ACCESS:   10957290  HIT:    6234734  MISS:    4722556
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52756  HIT:      52705  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 519.217 cycles
cpu0_L2C TOTAL     ACCESS:   10288758  HIT:    6913189  MISS:    3375569
cpu0_L2C LOAD      ACCESS:     843596  HIT:        226  MISS:     843370
cpu0_L2C RFO       ACCESS:    4722556  HIT:    2190530  MISS:    2532026
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4722555  HIT:    4722433  MISS:        122
cpu0_L2C TRANSLATION ACCESS:         51  HIT:          0  MISS:         51
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 836.735 cycles
LLC TOTAL     ACCESS:    5907511  HIT:    1326392  MISS:    4581119
LLC LOAD      ACCESS:     843370  HIT:         89  MISS:     843281
LLC RFO       ACCESS:    2532024  HIT:     374178  MISS:    2157846
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2532066  HIT:     952118  MISS:    1579948
LLC TRANSLATION ACCESS:         51  HIT:          7  MISS:         44
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 601.07 cycles
Insertion Distribution: 
	LOAD 0 0 9053 908262 
	RFO 223167 0 417609 1712239 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1706965 
	 0 0 51 8 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      56352  ROW_BUFFER_MISS:    2944522
 DBUS AVG_CONGESTED_CYCLE:    3.99777
 WQ ROW_BUFFER_HIT:      24412  ROW_BUFFER_MISS:    2134632  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.0902% MPKI: 0.11542 Average ROB Occupancy at Mispredict: 182.251
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11536
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

