

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_VITIS_LOOP_56_1'
================================================================
* Date:           Tue May 20 14:38:38 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |       25|       25|         3|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      20|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_9_2_8_1_1_U3328  |sparsemux_9_2_8_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   0|  0|  20|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln56_4_fu_177_p2       |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_171_p2        |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_fu_238_p2         |       xor|   0|  0|   8|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  38|          20|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |gmem0_blk_n_W            |   9|          2|    1|          2|
    |i_256_fu_74              |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_256_fu_74                       |  5|   0|    5|          0|
    |trunc_ln56_reg_266                |  2|   0|    2|          0|
    |xor_ln56_reg_296                  |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 20|   0|   20|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|    8|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|    8|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|   11|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                      gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                      gmem0|       pointer|
|ct                      |   in|   32|     ap_none|                                         ct|        scalar|
|add_ln56                |   in|   32|     ap_none|                                   add_ln56|        scalar|
|temp_address0           |  out|    7|   ap_memory|                                       temp|         array|
|temp_ce0                |  out|    1|   ap_memory|                                       temp|         array|
|temp_q0                 |   in|    8|   ap_memory|                                       temp|         array|
|temp_1_address0         |  out|    7|   ap_memory|                                     temp_1|         array|
|temp_1_ce0              |  out|    1|   ap_memory|                                     temp_1|         array|
|temp_1_q0               |   in|    8|   ap_memory|                                     temp_1|         array|
|temp_2_address0         |  out|    7|   ap_memory|                                     temp_2|         array|
|temp_2_ce0              |  out|    1|   ap_memory|                                     temp_2|         array|
|temp_2_q0               |   in|    8|   ap_memory|                                     temp_2|         array|
|temp_3_address0         |  out|    7|   ap_memory|                                     temp_3|         array|
|temp_3_ce0              |  out|    1|   ap_memory|                                     temp_3|         array|
|temp_3_q0               |   in|    8|   ap_memory|                                     temp_3|         array|
|h_address0              |  out|    5|   ap_memory|                                          h|         array|
|h_ce0                   |  out|    1|   ap_memory|                                          h|         array|
|h_q0                    |   in|    8|   ap_memory|                                          h|         array|
+------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_256 = alloca i32 1" [src/sike.c:44]   --->   Operation 6 'alloca' 'i_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_88, i32 0, i32 0, void @empty_44, i32 0, i32 0, void @empty_71, void @empty_58, void @empty_44, i32 16, i32 16, i32 16, i32 16, void @empty_44, void @empty_44, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln56_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln56"   --->   Operation 8 'read' 'add_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ct4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ct"   --->   Operation 9 'read' 'ct4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln44 = store i5 0, i5 %i_256" [src/sike.c:44]   --->   Operation 10 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i5 %i_256" [src/sike.c:56]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.78ns)   --->   "%icmp_ln56 = icmp_eq  i5 %i, i5 24" [src/sike.c:56]   --->   Operation 13 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln56_4 = add i5 %i, i5 1" [src/sike.c:56]   --->   Operation 14 'add' 'add_ln56_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.end.exitStub" [src/sike.c:56]   --->   Operation 15 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i5 %i" [src/sike.c:56]   --->   Operation 16 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i, i32 2, i32 4" [src/sike.c:44]   --->   Operation 17 'partselect' 'lshr_ln' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i3 %lshr_ln" [src/sike.c:56]   --->   Operation 18 'zext' 'zext_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i8 %temp, i32 0, i32 %zext_ln56" [src/sike.c:56]   --->   Operation 19 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %zext_ln56" [src/sike.c:56]   --->   Operation 20 'getelementptr' 'temp_1_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %zext_ln56" [src/sike.c:56]   --->   Operation 21 'getelementptr' 'temp_2_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %zext_ln56" [src/sike.c:56]   --->   Operation 22 'getelementptr' 'temp_3_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%temp_load = load i7 %temp_addr" [src/sike.c:56]   --->   Operation 23 'load' 'temp_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%temp_1_load = load i7 %temp_1_addr" [src/sike.c:56]   --->   Operation 24 'load' 'temp_1_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%temp_2_load = load i7 %temp_2_addr" [src/sike.c:56]   --->   Operation 25 'load' 'temp_2_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%temp_3_load = load i7 %temp_3_addr" [src/sike.c:56]   --->   Operation 26 'load' 'temp_3_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln56_8 = zext i5 %i" [src/sike.c:56]   --->   Operation 27 'zext' 'zext_ln56_8' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i8 %h, i32 0, i32 %zext_ln56_8" [src/sike.c:56]   --->   Operation 28 'getelementptr' 'h_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%h_load = load i5 %h_addr" [src/sike.c:56]   --->   Operation 29 'load' 'h_load' <Predicate = (!icmp_ln56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln44 = store i5 %add_ln56_4, i5 %i_256" [src/sike.c:44]   --->   Operation 30 'store' 'store_ln44' <Predicate = (!icmp_ln56)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.13>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%temp_load = load i7 %temp_addr" [src/sike.c:56]   --->   Operation 31 'load' 'temp_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%temp_1_load = load i7 %temp_1_addr" [src/sike.c:56]   --->   Operation 32 'load' 'temp_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 33 [1/2] ( I:2.32ns O:2.32ns )   --->   "%temp_2_load = load i7 %temp_2_addr" [src/sike.c:56]   --->   Operation 33 'load' 'temp_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 34 [1/2] ( I:2.32ns O:2.32ns )   --->   "%temp_3_load = load i7 %temp_3_addr" [src/sike.c:56]   --->   Operation 34 'load' 'temp_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%tmp = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %temp_load, i2 1, i8 %temp_1_load, i2 2, i8 %temp_2_load, i2 3, i8 %temp_3_load, i8 0, i2 %trunc_ln56" [src/sike.c:56]   --->   Operation 35 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] ( I:2.32ns O:2.32ns )   --->   "%h_load = load i5 %h_addr" [src/sike.c:56]   --->   Operation 36 'load' 'h_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 24> <RAM>
ST_2 : Operation 37 [1/1] (0.99ns)   --->   "%xor_ln56 = xor i8 %h_load, i8 %tmp" [src/sike.c:56]   --->   Operation 37 'xor' 'xor_ln56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i32 %add_ln56_read" [src/sike.c:56]   --->   Operation 38 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/sike.c:44]   --->   Operation 39 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [src/sike.c:44]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [src/sike.c:56]   --->   Operation 41 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (7.30ns)   --->   "%write_ln56 = write void @_ssdm_op_Write.m_axi.p1i8, i32 %gmem0_addr, i8 %xor_ln56, i1 1" [src/sike.c:56]   --->   Operation 42 'write' 'write_ln56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [src/sike.c:56]   --->   Operation 43 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ct]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ temp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ temp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_256                  (alloca           ) [ 0100]
specinterface_ln0      (specinterface    ) [ 0000]
add_ln56_read          (read             ) [ 0111]
ct4                    (read             ) [ 0000]
store_ln44             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i                      (load             ) [ 0000]
icmp_ln56              (icmp             ) [ 0110]
add_ln56_4             (add              ) [ 0000]
br_ln56                (br               ) [ 0000]
trunc_ln56             (trunc            ) [ 0110]
lshr_ln                (partselect       ) [ 0000]
zext_ln56              (zext             ) [ 0000]
temp_addr              (getelementptr    ) [ 0110]
temp_1_addr            (getelementptr    ) [ 0110]
temp_2_addr            (getelementptr    ) [ 0110]
temp_3_addr            (getelementptr    ) [ 0110]
zext_ln56_8            (zext             ) [ 0000]
h_addr                 (getelementptr    ) [ 0110]
store_ln44             (store            ) [ 0000]
temp_load              (load             ) [ 0000]
temp_1_load            (load             ) [ 0000]
temp_2_load            (load             ) [ 0000]
temp_3_load            (load             ) [ 0000]
tmp                    (sparsemux        ) [ 0000]
h_load                 (load             ) [ 0000]
xor_ln56               (xor              ) [ 0101]
gmem0_addr             (getelementptr    ) [ 0000]
specpipeline_ln44      (specpipeline     ) [ 0000]
speclooptripcount_ln44 (speclooptripcount) [ 0000]
specloopname_ln56      (specloopname     ) [ 0000]
write_ln56             (write            ) [ 0000]
br_ln56                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ct">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ct"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln56">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln56"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="temp_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="temp_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="temp_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="h">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_88"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i8.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_256_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_256/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln56_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln56_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ct4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ct4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln56_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="1"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="temp_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_1_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="temp_2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_2_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="temp_3_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_3_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_1_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_2_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_3_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="h_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln44_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln56_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln56_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_4/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln56_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="lshr_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="0" index="1" bw="5" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="0" index="3" bw="4" slack="0"/>
<pin id="192" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln56_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln56_8_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_8/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln44_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="2" slack="0"/>
<pin id="220" dir="0" index="4" bw="8" slack="0"/>
<pin id="221" dir="0" index="5" bw="2" slack="0"/>
<pin id="222" dir="0" index="6" bw="8" slack="0"/>
<pin id="223" dir="0" index="7" bw="2" slack="0"/>
<pin id="224" dir="0" index="8" bw="8" slack="0"/>
<pin id="225" dir="0" index="9" bw="8" slack="0"/>
<pin id="226" dir="0" index="10" bw="2" slack="1"/>
<pin id="227" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln56_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="gmem0_addr_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i_256_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_256 "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_ln56_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2"/>
<pin id="259" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln56_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln56_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="266" class="1005" name="trunc_ln56_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="271" class="1005" name="temp_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="temp_1_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="1"/>
<pin id="278" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_1_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="temp_2_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="1"/>
<pin id="283" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_2_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="temp_3_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="1"/>
<pin id="288" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="temp_3_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="h_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="xor_ln56_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="72" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="98" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="105" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="112" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="119" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="168" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="204"><net_src comp="197" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="208"><net_src comp="168" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="214"><net_src comp="177" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="230"><net_src comp="126" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="231"><net_src comp="52" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="232"><net_src comp="132" pin="3"/><net_sink comp="215" pin=4"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="215" pin=5"/></net>

<net id="234"><net_src comp="138" pin="3"/><net_sink comp="215" pin=6"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="215" pin=7"/></net>

<net id="236"><net_src comp="144" pin="3"/><net_sink comp="215" pin=8"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="215" pin=9"/></net>

<net id="242"><net_src comp="157" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="215" pin="11"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="244" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="253"><net_src comp="74" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="260"><net_src comp="78" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="265"><net_src comp="171" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="183" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="215" pin=10"/></net>

<net id="274"><net_src comp="98" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="279"><net_src comp="105" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="284"><net_src comp="112" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="289"><net_src comp="119" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="294"><net_src comp="150" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="299"><net_src comp="238" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {3 }
 - Input state : 
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : gmem0 | {}
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : ct | {1 }
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : add_ln56 | {1 }
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : temp | {1 2 }
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : temp_1 | {1 2 }
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : temp_2 | {1 2 }
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : temp_3 | {1 2 }
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_56_1 : h | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i : 1
		icmp_ln56 : 2
		add_ln56_4 : 2
		br_ln56 : 3
		trunc_ln56 : 2
		lshr_ln : 2
		zext_ln56 : 3
		temp_addr : 4
		temp_1_addr : 4
		temp_2_addr : 4
		temp_3_addr : 4
		temp_load : 5
		temp_1_load : 5
		temp_2_load : 5
		temp_3_load : 5
		zext_ln56_8 : 2
		h_addr : 3
		h_load : 4
		store_ln44 : 3
	State 2
		tmp : 1
		xor_ln56 : 2
	State 3
		write_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
| sparsemux|        tmp_fu_215        |    0    |    20   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln56_fu_171     |    0    |    13   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln56_4_fu_177    |    0    |    13   |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln56_fu_238     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | add_ln56_read_read_fu_78 |    0    |    0    |
|          |      ct4_read_fu_84      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln56_write_fu_90  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln56_fu_183    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      lshr_ln_fu_187      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln56_fu_197     |    0    |    0    |
|          |    zext_ln56_8_fu_205    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    54   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln56_read_reg_257|   32   |
|    h_addr_reg_291   |    5   |
|    i_256_reg_250    |    5   |
|  icmp_ln56_reg_262  |    1   |
| temp_1_addr_reg_276 |    7   |
| temp_2_addr_reg_281 |    7   |
| temp_3_addr_reg_286 |    7   |
|  temp_addr_reg_271  |    7   |
|  trunc_ln56_reg_266 |    2   |
|   xor_ln56_reg_296  |    8   |
+---------------------+--------+
|        Total        |   81   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_126 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_132 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_138 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_144 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_157 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   66   ||   7.94  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   54   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   45   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   81   |   99   |
+-----------+--------+--------+--------+
