#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May  1 15:57:46 2024
# Process ID: 34220
# Current directory: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc
# Command line: vivado vespa_soc.xpr
# Log file: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vivado.log
# Journal file: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vivado.jou
# Running On: brunoPC, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 4, Host memory: 8090 MB
#-----------------------------------------------------------
start_gui
open_project vespa_soc.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/bruno/VivadoProjects/VeSPA_PeripheralsTest/Vivado/vespa_soc' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 8579.262 ; gain = 463.051 ; free physical = 129 ; free virtual = 14041
update_compile_order -fileset sources_1
open_bd_design {/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd}
Reading block design file </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd>...
Adding component instance block -- user.org:user:CustomInterconnect:1.0 - CustomInterconnect_0
Adding component instance block -- user.org:user:UartSlave:1.0 - UartSlave_0
Adding component instance block -- user.org:user:vespa_cpu:1.0 - vespa_cpu_0
Adding component instance block -- user.org:user:DataMemory:1.0 - DataMemory_0
Adding component instance block -- user.org:user:GPIO_Slave:1.0 - GPIO_Slave_0
Adding component instance block -- user.org:user:PS2:1.0 - PS2_0
Adding component instance block -- user.org:user:timerSlave:1.0 - timerSlave_0
Successfully read diagram <vespa_soc> from block design file </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd>
delete_bd_objs [get_bd_nets PS2_0_o_Data] [get_bd_ports PS2_OutData]
delete_bd_objs [get_bd_nets outgpio] [get_bd_ports outgpio]
delete_bd_objs [get_bd_nets i_Ps2Clk_0_1] [get_bd_ports i_Ps2Clk]
delete_bd_objs [get_bd_nets i_Ps2Sda_0_1] [get_bd_ports i_Ps2Sda]
save_bd_design
Wrote  : </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Wrote  : </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/ui/bd_af462a7d.ui> 
ipx::edit_ip_in_project -upgrade true -name vespa_cpu_v1_0_project -directory /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 8981.324 ; gain = 80.336 ; free physical = 128 ; free virtual = 13728
update_compile_order -fileset sources_1
reset_target all [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci]
export_ip_user_files -of_objects  [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci] -sync -no_script -force -quiet
generate_target all [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DATAPATH/CODE_MEM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DATAPATH/CODE_MEM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DATAPATH/CODE_MEM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'DATAPATH/CODE_MEM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DATAPATH/CODE_MEM'...
export_ip_user_files -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo/cpu/src/code_memory/code_memory.xci] -directory /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.ip_user_files -ipstatic_source_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/modelsim} {questa=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/questa} {xcelium=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/xcelium} {vcs=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/vcs} {riviera=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.tmp/vespa_cpu_v1_0_project/vespa_cpu_v1_0_project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
current_project vespa_soc
current_project vespa_cpu_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-4963] code_memory has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:zybo-z7-10:part0:1.2'
set_property core_revision 40 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'o_Clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'o_Clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'i_Clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/bruno/VivadoProjects/UartEchoTest/Vivado/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:vespa_cpu:1.0 [get_ips  vespa_soc_vespa_cpu_0_0] -log ip_upgrade.log
Upgrading '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd'
INFO: [IP_Flow 19-3422] Upgraded vespa_soc_vespa_cpu_0_0 (vespa_cpu_v1_0 1.0) from revision 39 to revision 40
Wrote  : </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Wrote  : </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/ui/bd_af462a7d.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vespa_soc_vespa_cpu_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/CustomInterconnect_0/i_RData_1
/CustomInterconnect_0/i_RData_4
/CustomInterconnect_0/i_RData_6
/PS2_0/i_Ps2Clk
/PS2_0/i_Ps2Sda
/vespa_cpu_0/int_req
/vespa_cpu_0/int_number

Wrote  : </home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd> 
Verilog Output written to : /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.v
Verilog Output written to : /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/sim/vespa_soc.v
Verilog Output written to : /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hdl/vespa_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vespa_cpu_0 .
Exporting to file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/hw_handoff/vespa_soc.hwh
Generated Hardware Definition File /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.gen/sources_1/bd/vespa_soc/synth/vespa_soc.hwdef
export_ip_user_files -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/sources_1/bd/vespa_soc/vespa_soc.bd] -directory /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.ip_user_files/sim_scripts -ip_user_files_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.ip_user_files -ipstatic_source_dir /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/modelsim} {questa=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/questa} {xcelium=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/xcelium} {vcs=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/vcs} {riviera=/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp with file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  1 16:05:33 2024] Launched synth_1...
Run output will be captured here: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/runme.log
[Wed May  1 16:05:33 2024] Launched impl_1...
Run output will be captured here: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.srcs/utils_1/imports/synth_1/vespa_soc_wrapper.dcp with file /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/vespa_soc_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed May  1 16:10:12 2024] Launched synth_1...
Run output will be captured here: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/synth_1/runme.log
[Wed May  1 16:10:12 2024] Launched impl_1...
Run output will be captured here: /home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:13:34
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-16:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B3E434A
set_property PROGRAM.FILE {/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/bruno/VivadoProjects/UartEchoTest/Vivado/vespa_soc/vespa_soc.runs/impl_1/vespa_soc_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  1 16:18:14 2024...
