// Seed: 2603098048
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output tri   id_4,
    output tri1  id_5,
    input  uwire id_6,
    output wor   id_7,
    output tri   id_8,
    output wor   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    output tri1  id_12,
    input  tri1  id_13,
    input  wire  id_14
);
  assign id_5 = {id_10{id_13}};
  wire id_16;
endmodule
module module_1 (
    output supply0 id_0
    , id_24,
    output tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    output wor id_11,
    input supply0 id_12,
    input wand id_13,
    output wand id_14,
    output tri0 id_15,
    output tri0 id_16,
    output supply0 id_17,
    input tri id_18,
    input tri id_19,
    input wor id_20,
    output uwire id_21,
    output wor id_22
    , id_25
);
  uwire id_26 = 1;
  assign id_11 = id_12;
  wire  id_27;
  wire  id_28;
  wire  id_29;
  uwire id_30 = {id_26, 1};
  module_0 modCall_1 (
      id_22,
      id_15,
      id_2,
      id_5,
      id_22,
      id_16,
      id_6,
      id_21,
      id_17,
      id_15,
      id_5,
      id_7,
      id_14,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_31;
  wire id_32;
  wire id_33, id_34, id_35, id_36, id_37, id_38, id_39, id_40, id_41, id_42, id_43, id_44;
endmodule
