static bool i915_pipe_enabled(struct drm_device *dev, enum pipe pipe)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nu32 dpll_reg;\r\nif (pipe > 1)\r\nreturn false;\r\nif (HAS_PCH_SPLIT(dev))\r\ndpll_reg = PCH_DPLL(pipe);\r\nelse\r\ndpll_reg = (pipe == PIPE_A) ? _DPLL_A : _DPLL_B;\r\nreturn (I915_READ(dpll_reg) & DPLL_VCO_ENABLE);\r\n}\r\nstatic void i915_save_palette(struct drm_device *dev, enum pipe pipe)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nunsigned long reg = (pipe == PIPE_A ? _PALETTE_A : _PALETTE_B);\r\nu32 *array;\r\nint i;\r\nif (!i915_pipe_enabled(dev, pipe))\r\nreturn;\r\nif (HAS_PCH_SPLIT(dev))\r\nreg = (pipe == PIPE_A) ? _LGC_PALETTE_A : _LGC_PALETTE_B;\r\nif (pipe == PIPE_A)\r\narray = dev_priv->regfile.save_palette_a;\r\nelse\r\narray = dev_priv->regfile.save_palette_b;\r\nfor (i = 0; i < 256; i++)\r\narray[i] = I915_READ(reg + (i << 2));\r\n}\r\nstatic void i915_restore_palette(struct drm_device *dev, enum pipe pipe)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nunsigned long reg = (pipe == PIPE_A ? _PALETTE_A : _PALETTE_B);\r\nu32 *array;\r\nint i;\r\nif (!i915_pipe_enabled(dev, pipe))\r\nreturn;\r\nif (HAS_PCH_SPLIT(dev))\r\nreg = (pipe == PIPE_A) ? _LGC_PALETTE_A : _LGC_PALETTE_B;\r\nif (pipe == PIPE_A)\r\narray = dev_priv->regfile.save_palette_a;\r\nelse\r\narray = dev_priv->regfile.save_palette_b;\r\nfor (i = 0; i < 256; i++)\r\nI915_WRITE(reg + (i << 2), array[i]);\r\n}\r\nvoid i915_save_display_reg(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint i;\r\ndev_priv->regfile.saveCURACNTR = I915_READ(_CURACNTR);\r\ndev_priv->regfile.saveCURAPOS = I915_READ(_CURAPOS);\r\ndev_priv->regfile.saveCURABASE = I915_READ(_CURABASE);\r\ndev_priv->regfile.saveCURBCNTR = I915_READ(_CURBCNTR);\r\ndev_priv->regfile.saveCURBPOS = I915_READ(_CURBPOS);\r\ndev_priv->regfile.saveCURBBASE = I915_READ(_CURBBASE);\r\nif (IS_GEN2(dev))\r\ndev_priv->regfile.saveCURSIZE = I915_READ(CURSIZE);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.savePCH_DREF_CONTROL = I915_READ(PCH_DREF_CONTROL);\r\ndev_priv->regfile.saveDISP_ARB_CTL = I915_READ(DISP_ARB_CTL);\r\n}\r\ndev_priv->regfile.savePIPEACONF = I915_READ(_PIPEACONF);\r\ndev_priv->regfile.savePIPEASRC = I915_READ(_PIPEASRC);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.saveFPA0 = I915_READ(_PCH_FPA0);\r\ndev_priv->regfile.saveFPA1 = I915_READ(_PCH_FPA1);\r\ndev_priv->regfile.saveDPLL_A = I915_READ(_PCH_DPLL_A);\r\n} else {\r\ndev_priv->regfile.saveFPA0 = I915_READ(_FPA0);\r\ndev_priv->regfile.saveFPA1 = I915_READ(_FPA1);\r\ndev_priv->regfile.saveDPLL_A = I915_READ(_DPLL_A);\r\n}\r\nif (INTEL_INFO(dev)->gen >= 4 && !HAS_PCH_SPLIT(dev))\r\ndev_priv->regfile.saveDPLL_A_MD = I915_READ(_DPLL_A_MD);\r\ndev_priv->regfile.saveHTOTAL_A = I915_READ(_HTOTAL_A);\r\ndev_priv->regfile.saveHBLANK_A = I915_READ(_HBLANK_A);\r\ndev_priv->regfile.saveHSYNC_A = I915_READ(_HSYNC_A);\r\ndev_priv->regfile.saveVTOTAL_A = I915_READ(_VTOTAL_A);\r\ndev_priv->regfile.saveVBLANK_A = I915_READ(_VBLANK_A);\r\ndev_priv->regfile.saveVSYNC_A = I915_READ(_VSYNC_A);\r\nif (!HAS_PCH_SPLIT(dev))\r\ndev_priv->regfile.saveBCLRPAT_A = I915_READ(_BCLRPAT_A);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.savePIPEA_DATA_M1 = I915_READ(_PIPEA_DATA_M1);\r\ndev_priv->regfile.savePIPEA_DATA_N1 = I915_READ(_PIPEA_DATA_N1);\r\ndev_priv->regfile.savePIPEA_LINK_M1 = I915_READ(_PIPEA_LINK_M1);\r\ndev_priv->regfile.savePIPEA_LINK_N1 = I915_READ(_PIPEA_LINK_N1);\r\ndev_priv->regfile.saveFDI_TXA_CTL = I915_READ(_FDI_TXA_CTL);\r\ndev_priv->regfile.saveFDI_RXA_CTL = I915_READ(_FDI_RXA_CTL);\r\ndev_priv->regfile.savePFA_CTL_1 = I915_READ(_PFA_CTL_1);\r\ndev_priv->regfile.savePFA_WIN_SZ = I915_READ(_PFA_WIN_SZ);\r\ndev_priv->regfile.savePFA_WIN_POS = I915_READ(_PFA_WIN_POS);\r\ndev_priv->regfile.saveTRANSACONF = I915_READ(_PCH_TRANSACONF);\r\ndev_priv->regfile.saveTRANS_HTOTAL_A = I915_READ(_PCH_TRANS_HTOTAL_A);\r\ndev_priv->regfile.saveTRANS_HBLANK_A = I915_READ(_PCH_TRANS_HBLANK_A);\r\ndev_priv->regfile.saveTRANS_HSYNC_A = I915_READ(_PCH_TRANS_HSYNC_A);\r\ndev_priv->regfile.saveTRANS_VTOTAL_A = I915_READ(_PCH_TRANS_VTOTAL_A);\r\ndev_priv->regfile.saveTRANS_VBLANK_A = I915_READ(_PCH_TRANS_VBLANK_A);\r\ndev_priv->regfile.saveTRANS_VSYNC_A = I915_READ(_PCH_TRANS_VSYNC_A);\r\n}\r\ndev_priv->regfile.saveDSPACNTR = I915_READ(_DSPACNTR);\r\ndev_priv->regfile.saveDSPASTRIDE = I915_READ(_DSPASTRIDE);\r\ndev_priv->regfile.saveDSPASIZE = I915_READ(_DSPASIZE);\r\ndev_priv->regfile.saveDSPAPOS = I915_READ(_DSPAPOS);\r\ndev_priv->regfile.saveDSPAADDR = I915_READ(_DSPAADDR);\r\nif (INTEL_INFO(dev)->gen >= 4) {\r\ndev_priv->regfile.saveDSPASURF = I915_READ(_DSPASURF);\r\ndev_priv->regfile.saveDSPATILEOFF = I915_READ(_DSPATILEOFF);\r\n}\r\ni915_save_palette(dev, PIPE_A);\r\ndev_priv->regfile.savePIPEASTAT = I915_READ(_PIPEASTAT);\r\ndev_priv->regfile.savePIPEBCONF = I915_READ(_PIPEBCONF);\r\ndev_priv->regfile.savePIPEBSRC = I915_READ(_PIPEBSRC);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.saveFPB0 = I915_READ(_PCH_FPB0);\r\ndev_priv->regfile.saveFPB1 = I915_READ(_PCH_FPB1);\r\ndev_priv->regfile.saveDPLL_B = I915_READ(_PCH_DPLL_B);\r\n} else {\r\ndev_priv->regfile.saveFPB0 = I915_READ(_FPB0);\r\ndev_priv->regfile.saveFPB1 = I915_READ(_FPB1);\r\ndev_priv->regfile.saveDPLL_B = I915_READ(_DPLL_B);\r\n}\r\nif (INTEL_INFO(dev)->gen >= 4 && !HAS_PCH_SPLIT(dev))\r\ndev_priv->regfile.saveDPLL_B_MD = I915_READ(_DPLL_B_MD);\r\ndev_priv->regfile.saveHTOTAL_B = I915_READ(_HTOTAL_B);\r\ndev_priv->regfile.saveHBLANK_B = I915_READ(_HBLANK_B);\r\ndev_priv->regfile.saveHSYNC_B = I915_READ(_HSYNC_B);\r\ndev_priv->regfile.saveVTOTAL_B = I915_READ(_VTOTAL_B);\r\ndev_priv->regfile.saveVBLANK_B = I915_READ(_VBLANK_B);\r\ndev_priv->regfile.saveVSYNC_B = I915_READ(_VSYNC_B);\r\nif (!HAS_PCH_SPLIT(dev))\r\ndev_priv->regfile.saveBCLRPAT_B = I915_READ(_BCLRPAT_B);\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndev_priv->regfile.savePIPEB_DATA_M1 = I915_READ(_PIPEB_DATA_M1);\r\ndev_priv->regfile.savePIPEB_DATA_N1 = I915_READ(_PIPEB_DATA_N1);\r\ndev_priv->regfile.savePIPEB_LINK_M1 = I915_READ(_PIPEB_LINK_M1);\r\ndev_priv->regfile.savePIPEB_LINK_N1 = I915_READ(_PIPEB_LINK_N1);\r\ndev_priv->regfile.saveFDI_TXB_CTL = I915_READ(_FDI_TXB_CTL);\r\ndev_priv->regfile.saveFDI_RXB_CTL = I915_READ(_FDI_RXB_CTL);\r\ndev_priv->regfile.savePFB_CTL_1 = I915_READ(_PFB_CTL_1);\r\ndev_priv->regfile.savePFB_WIN_SZ = I915_READ(_PFB_WIN_SZ);\r\ndev_priv->regfile.savePFB_WIN_POS = I915_READ(_PFB_WIN_POS);\r\ndev_priv->regfile.saveTRANSBCONF = I915_READ(_PCH_TRANSBCONF);\r\ndev_priv->regfile.saveTRANS_HTOTAL_B = I915_READ(_PCH_TRANS_HTOTAL_B);\r\ndev_priv->regfile.saveTRANS_HBLANK_B = I915_READ(_PCH_TRANS_HBLANK_B);\r\ndev_priv->regfile.saveTRANS_HSYNC_B = I915_READ(_PCH_TRANS_HSYNC_B);\r\ndev_priv->regfile.saveTRANS_VTOTAL_B = I915_READ(_PCH_TRANS_VTOTAL_B);\r\ndev_priv->regfile.saveTRANS_VBLANK_B = I915_READ(_PCH_TRANS_VBLANK_B);\r\ndev_priv->regfile.saveTRANS_VSYNC_B = I915_READ(_PCH_TRANS_VSYNC_B);\r\n}\r\ndev_priv->regfile.saveDSPBCNTR = I915_READ(_DSPBCNTR);\r\ndev_priv->regfile.saveDSPBSTRIDE = I915_READ(_DSPBSTRIDE);\r\ndev_priv->regfile.saveDSPBSIZE = I915_READ(_DSPBSIZE);\r\ndev_priv->regfile.saveDSPBPOS = I915_READ(_DSPBPOS);\r\ndev_priv->regfile.saveDSPBADDR = I915_READ(_DSPBADDR);\r\nif (INTEL_INFO(dev)->gen >= 4) {\r\ndev_priv->regfile.saveDSPBSURF = I915_READ(_DSPBSURF);\r\ndev_priv->regfile.saveDSPBTILEOFF = I915_READ(_DSPBTILEOFF);\r\n}\r\ni915_save_palette(dev, PIPE_B);\r\ndev_priv->regfile.savePIPEBSTAT = I915_READ(_PIPEBSTAT);\r\nswitch (INTEL_INFO(dev)->gen) {\r\ncase 7:\r\ncase 6:\r\nfor (i = 0; i < 16; i++)\r\ndev_priv->regfile.saveFENCE[i] = I915_READ64(FENCE_REG_SANDYBRIDGE_0 + (i * 8));\r\nbreak;\r\ncase 5:\r\ncase 4:\r\nfor (i = 0; i < 16; i++)\r\ndev_priv->regfile.saveFENCE[i] = I915_READ64(FENCE_REG_965_0 + (i * 8));\r\nbreak;\r\ncase 3:\r\nif (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))\r\nfor (i = 0; i < 8; i++)\r\ndev_priv->regfile.saveFENCE[i+8] = I915_READ(FENCE_REG_945_8 + (i * 4));\r\ncase 2:\r\nfor (i = 0; i < 8; i++)\r\ndev_priv->regfile.saveFENCE[i] = I915_READ(FENCE_REG_830_0 + (i * 4));\r\nbreak;\r\n}\r\nif (HAS_PCH_SPLIT(dev))\r\ndev_priv->regfile.saveADPA = I915_READ(PCH_ADPA);\r\nelse\r\ndev_priv->regfile.saveADPA = I915_READ(ADPA);\r\nif (SUPPORTS_INTEGRATED_DP(dev)) {\r\ndev_priv->regfile.saveDP_B = I915_READ(DP_B);\r\ndev_priv->regfile.saveDP_C = I915_READ(DP_C);\r\ndev_priv->regfile.saveDP_D = I915_READ(DP_D);\r\ndev_priv->regfile.savePIPEA_GMCH_DATA_M = I915_READ(_PIPEA_DATA_M_G4X);\r\ndev_priv->regfile.savePIPEB_GMCH_DATA_M = I915_READ(_PIPEB_DATA_M_G4X);\r\ndev_priv->regfile.savePIPEA_GMCH_DATA_N = I915_READ(_PIPEA_DATA_N_G4X);\r\ndev_priv->regfile.savePIPEB_GMCH_DATA_N = I915_READ(_PIPEB_DATA_N_G4X);\r\ndev_priv->regfile.savePIPEA_DP_LINK_M = I915_READ(_PIPEA_LINK_M_G4X);\r\ndev_priv->regfile.savePIPEB_DP_LINK_M = I915_READ(_PIPEB_LINK_M_G4X);\r\ndev_priv->regfile.savePIPEA_DP_LINK_N = I915_READ(_PIPEA_LINK_N_G4X);\r\ndev_priv->regfile.savePIPEB_DP_LINK_N = I915_READ(_PIPEB_LINK_N_G4X);\r\n}\r\nreturn;\r\n}\r\nvoid i915_restore_display_reg(struct drm_device *dev)\r\n{\r\nstruct drm_i915_private *dev_priv = dev->dev_private;\r\nint dpll_a_reg, fpa0_reg, fpa1_reg;\r\nint dpll_b_reg, fpb0_reg, fpb1_reg;\r\nint i;\r\nif (SUPPORTS_INTEGRATED_DP(dev)) {\r\nI915_WRITE(_PIPEA_DATA_M_G4X, dev_priv->regfile.savePIPEA_GMCH_DATA_M);\r\nI915_WRITE(_PIPEB_DATA_M_G4X, dev_priv->regfile.savePIPEB_GMCH_DATA_M);\r\nI915_WRITE(_PIPEA_DATA_N_G4X, dev_priv->regfile.savePIPEA_GMCH_DATA_N);\r\nI915_WRITE(_PIPEB_DATA_N_G4X, dev_priv->regfile.savePIPEB_GMCH_DATA_N);\r\nI915_WRITE(_PIPEA_LINK_M_G4X, dev_priv->regfile.savePIPEA_DP_LINK_M);\r\nI915_WRITE(_PIPEB_LINK_M_G4X, dev_priv->regfile.savePIPEB_DP_LINK_M);\r\nI915_WRITE(_PIPEA_LINK_N_G4X, dev_priv->regfile.savePIPEA_DP_LINK_N);\r\nI915_WRITE(_PIPEB_LINK_N_G4X, dev_priv->regfile.savePIPEB_DP_LINK_N);\r\n}\r\nswitch (INTEL_INFO(dev)->gen) {\r\ncase 7:\r\ncase 6:\r\nfor (i = 0; i < 16; i++)\r\nI915_WRITE64(FENCE_REG_SANDYBRIDGE_0 + (i * 8), dev_priv->regfile.saveFENCE[i]);\r\nbreak;\r\ncase 5:\r\ncase 4:\r\nfor (i = 0; i < 16; i++)\r\nI915_WRITE64(FENCE_REG_965_0 + (i * 8), dev_priv->regfile.saveFENCE[i]);\r\nbreak;\r\ncase 3:\r\ncase 2:\r\nif (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))\r\nfor (i = 0; i < 8; i++)\r\nI915_WRITE(FENCE_REG_945_8 + (i * 4), dev_priv->regfile.saveFENCE[i+8]);\r\nfor (i = 0; i < 8; i++)\r\nI915_WRITE(FENCE_REG_830_0 + (i * 4), dev_priv->regfile.saveFENCE[i]);\r\nbreak;\r\n}\r\nif (HAS_PCH_SPLIT(dev)) {\r\ndpll_a_reg = _PCH_DPLL_A;\r\ndpll_b_reg = _PCH_DPLL_B;\r\nfpa0_reg = _PCH_FPA0;\r\nfpb0_reg = _PCH_FPB0;\r\nfpa1_reg = _PCH_FPA1;\r\nfpb1_reg = _PCH_FPB1;\r\n} else {\r\ndpll_a_reg = _DPLL_A;\r\ndpll_b_reg = _DPLL_B;\r\nfpa0_reg = _FPA0;\r\nfpb0_reg = _FPB0;\r\nfpa1_reg = _FPA1;\r\nfpb1_reg = _FPB1;\r\n}\r\nif (HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(PCH_DREF_CONTROL, dev_priv->regfile.savePCH_DREF_CONTROL);\r\nI915_WRITE(DISP_ARB_CTL, dev_priv->regfile.saveDISP_ARB_CTL);\r\n}\r\nif (dev_priv->regfile.saveDPLL_A & DPLL_VCO_ENABLE) {\r\nI915_WRITE(dpll_a_reg, dev_priv->regfile.saveDPLL_A &\r\n~DPLL_VCO_ENABLE);\r\nPOSTING_READ(dpll_a_reg);\r\nudelay(150);\r\n}\r\nI915_WRITE(fpa0_reg, dev_priv->regfile.saveFPA0);\r\nI915_WRITE(fpa1_reg, dev_priv->regfile.saveFPA1);\r\nI915_WRITE(dpll_a_reg, dev_priv->regfile.saveDPLL_A);\r\nPOSTING_READ(dpll_a_reg);\r\nudelay(150);\r\nif (INTEL_INFO(dev)->gen >= 4 && !HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(_DPLL_A_MD, dev_priv->regfile.saveDPLL_A_MD);\r\nPOSTING_READ(_DPLL_A_MD);\r\n}\r\nudelay(150);\r\nI915_WRITE(_HTOTAL_A, dev_priv->regfile.saveHTOTAL_A);\r\nI915_WRITE(_HBLANK_A, dev_priv->regfile.saveHBLANK_A);\r\nI915_WRITE(_HSYNC_A, dev_priv->regfile.saveHSYNC_A);\r\nI915_WRITE(_VTOTAL_A, dev_priv->regfile.saveVTOTAL_A);\r\nI915_WRITE(_VBLANK_A, dev_priv->regfile.saveVBLANK_A);\r\nI915_WRITE(_VSYNC_A, dev_priv->regfile.saveVSYNC_A);\r\nif (!HAS_PCH_SPLIT(dev))\r\nI915_WRITE(_BCLRPAT_A, dev_priv->regfile.saveBCLRPAT_A);\r\nif (HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(_PIPEA_DATA_M1, dev_priv->regfile.savePIPEA_DATA_M1);\r\nI915_WRITE(_PIPEA_DATA_N1, dev_priv->regfile.savePIPEA_DATA_N1);\r\nI915_WRITE(_PIPEA_LINK_M1, dev_priv->regfile.savePIPEA_LINK_M1);\r\nI915_WRITE(_PIPEA_LINK_N1, dev_priv->regfile.savePIPEA_LINK_N1);\r\nI915_WRITE(_FDI_RXA_CTL, dev_priv->regfile.saveFDI_RXA_CTL);\r\nI915_WRITE(_FDI_TXA_CTL, dev_priv->regfile.saveFDI_TXA_CTL);\r\nI915_WRITE(_PFA_CTL_1, dev_priv->regfile.savePFA_CTL_1);\r\nI915_WRITE(_PFA_WIN_SZ, dev_priv->regfile.savePFA_WIN_SZ);\r\nI915_WRITE(_PFA_WIN_POS, dev_priv->regfile.savePFA_WIN_POS);\r\nI915_WRITE(_PCH_TRANSACONF, dev_priv->regfile.saveTRANSACONF);\r\nI915_WRITE(_PCH_TRANS_HTOTAL_A, dev_priv->regfile.saveTRANS_HTOTAL_A);\r\nI915_WRITE(_PCH_TRANS_HBLANK_A, dev_priv->regfile.saveTRANS_HBLANK_A);\r\nI915_WRITE(_PCH_TRANS_HSYNC_A, dev_priv->regfile.saveTRANS_HSYNC_A);\r\nI915_WRITE(_PCH_TRANS_VTOTAL_A, dev_priv->regfile.saveTRANS_VTOTAL_A);\r\nI915_WRITE(_PCH_TRANS_VBLANK_A, dev_priv->regfile.saveTRANS_VBLANK_A);\r\nI915_WRITE(_PCH_TRANS_VSYNC_A, dev_priv->regfile.saveTRANS_VSYNC_A);\r\n}\r\nI915_WRITE(_DSPASIZE, dev_priv->regfile.saveDSPASIZE);\r\nI915_WRITE(_DSPAPOS, dev_priv->regfile.saveDSPAPOS);\r\nI915_WRITE(_PIPEASRC, dev_priv->regfile.savePIPEASRC);\r\nI915_WRITE(_DSPAADDR, dev_priv->regfile.saveDSPAADDR);\r\nI915_WRITE(_DSPASTRIDE, dev_priv->regfile.saveDSPASTRIDE);\r\nif (INTEL_INFO(dev)->gen >= 4) {\r\nI915_WRITE(_DSPASURF, dev_priv->regfile.saveDSPASURF);\r\nI915_WRITE(_DSPATILEOFF, dev_priv->regfile.saveDSPATILEOFF);\r\n}\r\nI915_WRITE(_PIPEACONF, dev_priv->regfile.savePIPEACONF);\r\ni915_restore_palette(dev, PIPE_A);\r\nI915_WRITE(_DSPACNTR, dev_priv->regfile.saveDSPACNTR);\r\nI915_WRITE(_DSPAADDR, I915_READ(_DSPAADDR));\r\nif (dev_priv->regfile.saveDPLL_B & DPLL_VCO_ENABLE) {\r\nI915_WRITE(dpll_b_reg, dev_priv->regfile.saveDPLL_B &\r\n~DPLL_VCO_ENABLE);\r\nPOSTING_READ(dpll_b_reg);\r\nudelay(150);\r\n}\r\nI915_WRITE(fpb0_reg, dev_priv->regfile.saveFPB0);\r\nI915_WRITE(fpb1_reg, dev_priv->regfile.saveFPB1);\r\nI915_WRITE(dpll_b_reg, dev_priv->regfile.saveDPLL_B);\r\nPOSTING_READ(dpll_b_reg);\r\nudelay(150);\r\nif (INTEL_INFO(dev)->gen >= 4 && !HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(_DPLL_B_MD, dev_priv->regfile.saveDPLL_B_MD);\r\nPOSTING_READ(_DPLL_B_MD);\r\n}\r\nudelay(150);\r\nI915_WRITE(_HTOTAL_B, dev_priv->regfile.saveHTOTAL_B);\r\nI915_WRITE(_HBLANK_B, dev_priv->regfile.saveHBLANK_B);\r\nI915_WRITE(_HSYNC_B, dev_priv->regfile.saveHSYNC_B);\r\nI915_WRITE(_VTOTAL_B, dev_priv->regfile.saveVTOTAL_B);\r\nI915_WRITE(_VBLANK_B, dev_priv->regfile.saveVBLANK_B);\r\nI915_WRITE(_VSYNC_B, dev_priv->regfile.saveVSYNC_B);\r\nif (!HAS_PCH_SPLIT(dev))\r\nI915_WRITE(_BCLRPAT_B, dev_priv->regfile.saveBCLRPAT_B);\r\nif (HAS_PCH_SPLIT(dev)) {\r\nI915_WRITE(_PIPEB_DATA_M1, dev_priv->regfile.savePIPEB_DATA_M1);\r\nI915_WRITE(_PIPEB_DATA_N1, dev_priv->regfile.savePIPEB_DATA_N1);\r\nI915_WRITE(_PIPEB_LINK_M1, dev_priv->regfile.savePIPEB_LINK_M1);\r\nI915_WRITE(_PIPEB_LINK_N1, dev_priv->regfile.savePIPEB_LINK_N1);\r\nI915_WRITE(_FDI_RXB_CTL, dev_priv->regfile.saveFDI_RXB_CTL);\r\nI915_WRITE(_FDI_TXB_CTL, dev_priv->regfile.saveFDI_TXB_CTL);\r\nI915_WRITE(_PFB_CTL_1, dev_priv->regfile.savePFB_CTL_1);\r\nI915_WRITE(_PFB_WIN_SZ, dev_priv->regfile.savePFB_WIN_SZ);\r\nI915_WRITE(_PFB_WIN_POS, dev_priv->regfile.savePFB_WIN_POS);\r\nI915_WRITE(_PCH_TRANSBCONF, dev_priv->regfile.saveTRANSBCONF);\r\nI915_WRITE(_PCH_TRANS_HTOTAL_B, dev_priv->regfile.saveTRANS_HTOTAL_B);\r\nI915_WRITE(_PCH_TRANS_HBLANK_B, dev_priv->regfile.saveTRANS_HBLANK_B);\r\nI915_WRITE(_PCH_TRANS_HSYNC_B, dev_priv->regfile.saveTRANS_HSYNC_B);\r\nI915_WRITE(_PCH_TRANS_VTOTAL_B, dev_priv->regfile.saveTRANS_VTOTAL_B);\r\nI915_WRITE(_PCH_TRANS_VBLANK_B, dev_priv->regfile.saveTRANS_VBLANK_B);\r\nI915_WRITE(_PCH_TRANS_VSYNC_B, dev_priv->regfile.saveTRANS_VSYNC_B);\r\n}\r\nI915_WRITE(_DSPBSIZE, dev_priv->regfile.saveDSPBSIZE);\r\nI915_WRITE(_DSPBPOS, dev_priv->regfile.saveDSPBPOS);\r\nI915_WRITE(_PIPEBSRC, dev_priv->regfile.savePIPEBSRC);\r\nI915_WRITE(_DSPBADDR, dev_priv->regfile.saveDSPBADDR);\r\nI915_WRITE(_DSPBSTRIDE, dev_priv->regfile.saveDSPBSTRIDE);\r\nif (INTEL_INFO(dev)->gen >= 4) {\r\nI915_WRITE(_DSPBSURF, dev_priv->regfile.saveDSPBSURF);\r\nI915_WRITE(_DSPBTILEOFF, dev_priv->regfile.saveDSPBTILEOFF);\r\n}\r\nI915_WRITE(_PIPEBCONF, dev_priv->regfile.savePIPEBCONF);\r\ni915_restore_palette(dev, PIPE_B);\r\nI915_WRITE(_DSPBCNTR, dev_priv->regfile.saveDSPBCNTR);\r\nI915_WRITE(_DSPBADDR, I915_READ(_DSPBADDR));\r\nI915_WRITE(_CURAPOS, dev_priv->regfile.saveCURAPOS);\r\nI915_WRITE(_CURACNTR, dev_priv->regfile.saveCURACNTR);\r\nI915_WRITE(_CURABASE, dev_priv->regfile.saveCURABASE);\r\nI915_WRITE(_CURBPOS, dev_priv->regfile.saveCURBPOS);\r\nI915_WRITE(_CURBCNTR, dev_priv->regfile.saveCURBCNTR);\r\nI915_WRITE(_CURBBASE, dev_priv->regfile.saveCURBBASE);\r\nif (IS_GEN2(dev))\r\nI915_WRITE(CURSIZE, dev_priv->regfile.saveCURSIZE);\r\nif (HAS_PCH_SPLIT(dev))\r\nI915_WRITE(PCH_ADPA, dev_priv->regfile.saveADPA);\r\nelse\r\nI915_WRITE(ADPA, dev_priv->regfile.saveADPA);\r\nif (SUPPORTS_INTEGRATED_DP(dev)) {\r\nI915_WRITE(DP_B, dev_priv->regfile.saveDP_B);\r\nI915_WRITE(DP_C, dev_priv->regfile.saveDP_C);\r\nI915_WRITE(DP_D, dev_priv->regfile.saveDP_D);\r\n}\r\nreturn;\r\n}
