Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Programas/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 87de4d4f53f04e13840802cf952b5e33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_alu_integration_behav xil_defaultlib.test_alu_integration -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 24 elements ; formal 'instr' expects 25 [D:/Datos/Desktop/Vivado/Vivado/ALU/ALU.srcs/sim_1/new/test_alu_integration.vhd:77]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_alu_integration in library work failed.
