#ifndef _XOR_H_
#define _XOR_H_

#include "../eisinstruction/eisinstruction.h"
#include "../cpudata.h"
#include "../operandlocation/operandlocation.h"

// XOR - exclusive OR
//
// Operation:
//  (dst) <- R v (dst)
//
// Condition Codes:
//  N: set if the result <0: cleared otherwise
//  Z: set if result = O: cleared otherwise
//  V: cleared
//  C: unaffected
//
// The exclusive OR of the register and destination operand is stored in the
// destination address. Contents of register are unaffected.
//
namespace KD11_NA
{
    class XOR : public EisInstruction
    {
    public:
        XOR (CpuData* cpu, u16 instruction);
        CpuData::Trap execute () override;
    };

    XOR::XOR (CpuData* cpu, u16 instruction)
        :
        EisInstruction (cpu, instruction)
    {}

    CpuData::Trap XOR::execute ()
    {
        u16 regNr = getRegisterNr ();
        CpuData::GeneralRegisters& registers = cpu_->registers ();

        u16 source = registers[regNr];

        OperandLocation destinationOperandLocation = 
            getOperandLocation (registers);
        CondData<u16> destination = destinationOperandLocation.wordContents ();
        if (!destination.hasValue ())
            return CpuData::Trap::BusError;

        u16 result = source ^ destination;

        destinationOperandLocation.write (result);

        setConditionCodeIf_ClearElse (PSW_N, result & 0x8000);
        setConditionCodeIf_ClearElse (PSW_Z, !result);
        clearConditionCode (PSW_V);

        return CpuData::Trap::None;
    }
}

#endif // _XOR_H_