

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 15:58:05 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3959|  3959|  3960|  3960|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_147  |dct_2d  |  3668|  3668|  3668|  3668|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row   |  144|  144|        18|          -|          -|     8|    no    |
        | + WR_Loop_Col  |   16|   16|         2|          -|          -|     8|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    172|     92|
|FIFO             |        -|      -|      -|      -|
|Instance         |        3|      1|    636|    569|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    155|
|Register         |        -|      -|     67|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|      1|    875|    816|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      1|      2|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_147  |dct_2d  |        3|      1|  636|  569|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        3|      1|  636|  569|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_291_p2           |     +    |      0|  17|   9|           4|           1|
    |c_fu_215_p2             |     +    |      0|  17|   9|           4|           1|
    |r_1_fu_249_p2           |     +    |      0|  17|   9|           4|           1|
    |r_fu_173_p2             |     +    |      0|  17|   9|           4|           1|
    |sum3_i_fu_297_p2        |     +    |      0|  23|  11|           6|           6|
    |sum_i_fu_221_p2         |     +    |      0|  23|  11|           6|           6|
    |tmp_21_fu_199_p2        |     +    |      0|  29|  13|           8|           8|
    |tmp_22_fu_275_p2        |     +    |      0|  29|  13|           8|           8|
    |exitcond1_i3_fu_243_p2  |   icmp   |      0|   0|   2|           4|           5|
    |exitcond1_i_fu_167_p2   |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_i6_fu_285_p2   |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_i_fu_209_p2    |   icmp   |      0|   0|   2|           4|           5|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0| 172|  92|          60|          52|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  50|          9|    1|          9|
    |buf_2d_in_address0   |  15|          3|    6|         18|
    |buf_2d_in_ce0        |  15|          3|    1|          3|
    |buf_2d_out_address0  |  15|          3|    6|         18|
    |buf_2d_out_ce0       |  15|          3|    1|          3|
    |buf_2d_out_we0       |   9|          2|    1|          2|
    |c_i5_reg_136         |   9|          2|    4|          8|
    |c_i_reg_114          |   9|          2|    4|          8|
    |r_i2_reg_125         |   9|          2|    4|          8|
    |r_i_reg_103          |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 155|         31|   32|         85|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  8|   0|    8|          0|
    |ap_reg_grp_dct_2d_fu_147_ap_start  |  1|   0|    1|          0|
    |buf_2d_in_addr_reg_324             |  6|   0|    6|          0|
    |c_1_reg_368                        |  4|   0|    4|          0|
    |c_i5_reg_136                       |  4|   0|    4|          0|
    |c_i_reg_114                        |  4|   0|    4|          0|
    |c_reg_332                          |  4|   0|    4|          0|
    |r_1_reg_350                        |  4|   0|    4|          0|
    |r_i2_reg_125                       |  4|   0|    4|          0|
    |r_i_reg_103                        |  4|   0|    4|          0|
    |r_reg_314                          |  4|   0|    4|          0|
    |sum3_i_reg_373                     |  6|   0|    6|          0|
    |tmp_28_cast_reg_306                |  4|   0|    8|          4|
    |tmp_31_cast_reg_342                |  4|   0|    8|          4|
    |tmp_i4_reg_355                     |  3|   0|    6|          3|
    |tmp_i_reg_319                      |  3|   0|    6|          3|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 67|   0|   81|         14|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1_i3)
7 --> 
	8  / (!exitcond_i6)
	6  / (exitcond_i6)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_9 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_10 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_11 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (7)  [1/1] 3.25ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (8)  [1/1] 3.25ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_14 (9)  [1/1] 1.59ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 3.10ns
ST_2: r_i (11)  [1/1] 0.00ns
:0  %r_i = phi i4 [ 0, %0 ], [ %r, %5 ]

ST_2: tmp (12)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i, i3 0)

ST_2: tmp_28_cast (13)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:2  %tmp_28_cast = zext i7 %tmp to i8

ST_2: exitcond1_i (14)  [1/1] 3.10ns  loc: dct.c:59->dct.c:85
:3  %exitcond1_i = icmp eq i4 %r_i, -8

ST_2: empty (15)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: r (16)  [1/1] 2.35ns  loc: dct.c:59->dct.c:85
:5  %r = add i4 %r_i, 1

ST_2: StgValue_21 (17)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:6  br i1 %exitcond1_i, label %read_data.exit, label %2

ST_2: StgValue_22 (19)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

ST_2: tmp_2_i (20)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

ST_2: tmp_3 (21)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:2  %tmp_3 = trunc i4 %r_i to i3

ST_2: tmp_i (22)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_2: StgValue_26 (23)  [1/1] 1.59ns  loc: dct.c:61->dct.c:85
:4  br label %3

ST_2: StgValue_27 (47)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 3>: 5.57ns
ST_3: c_i (25)  [1/1] 0.00ns
:0  %c_i = phi i4 [ 0, %2 ], [ %c, %4 ]

ST_3: c_i_cast6 (26)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:1  %c_i_cast6 = zext i4 %c_i to i6

ST_3: c_i_cast5_cast (27)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:2  %c_i_cast5_cast = zext i4 %c_i to i8

ST_3: tmp_21 (28)  [1/1] 2.32ns  loc: dct.c:62->dct.c:85
:3  %tmp_21 = add i8 %tmp_28_cast, %c_i_cast5_cast

ST_3: tmp_32_cast (29)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:4  %tmp_32_cast = zext i8 %tmp_21 to i32

ST_3: buf_2d_in_addr (30)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:5  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i32 0, i32 %tmp_32_cast

ST_3: exitcond_i (31)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
:6  %exitcond_i = icmp eq i4 %c_i, -8

ST_3: empty_14 (32)  [1/1] 0.00ns
:7  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: c (33)  [1/1] 2.35ns  loc: dct.c:61->dct.c:85
:8  %c = add i4 %c_i, 1

ST_3: StgValue_37 (34)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:9  br i1 %exitcond_i, label %5, label %4

ST_3: sum_i (37)  [1/1] 2.31ns  loc: dct.c:61->dct.c:85
:1  %sum_i = add i6 %c_i_cast6, %tmp_i

ST_3: sum_i_cast (38)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:2  %sum_i_cast = zext i6 %sum_i to i32

ST_3: input_addr (39)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:3  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_i_cast

ST_3: input_load (40)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_3: empty_15 (44)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_2_i) nounwind

ST_3: StgValue_43 (45)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  br label %1


 <State 4>: 6.51ns
ST_4: StgValue_44 (36)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

ST_4: input_load (40)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
:4  %input_load = load i16* %input_addr, align 2

ST_4: StgValue_46 (41)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
:5  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: StgValue_47 (42)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
:6  br label %3


 <State 5>: 1.59ns
ST_5: StgValue_48 (47)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_5: StgValue_49 (48)  [1/1] 1.59ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %6


 <State 6>: 3.10ns
ST_6: r_i2 (50)  [1/1] 0.00ns
:0  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %10 ]

ST_6: tmp_s (51)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2, i3 0)

ST_6: tmp_31_cast (52)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:2  %tmp_31_cast = zext i7 %tmp_s to i8

ST_6: exitcond1_i3 (53)  [1/1] 3.10ns  loc: dct.c:71->dct.c:90
:3  %exitcond1_i3 = icmp eq i4 %r_i2, -8

ST_6: empty_16 (54)  [1/1] 0.00ns
:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_6: r_1 (55)  [1/1] 2.35ns  loc: dct.c:71->dct.c:90
:5  %r_1 = add i4 %r_i2, 1

ST_6: StgValue_56 (56)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:6  br i1 %exitcond1_i3, label %write_data.exit, label %7

ST_6: StgValue_57 (58)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_6: tmp_1_i (59)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_6: tmp_4 (60)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:2  %tmp_4 = trunc i4 %r_i2 to i3

ST_6: tmp_i4 (61)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:3  %tmp_i4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4, i3 0)

ST_6: StgValue_61 (62)  [1/1] 1.59ns  loc: dct.c:73->dct.c:90
:4  br label %8

ST_6: StgValue_62 (86)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void


 <State 7>: 5.57ns
ST_7: c_i5 (64)  [1/1] 0.00ns
:0  %c_i5 = phi i4 [ 0, %7 ], [ %c_1, %9 ]

ST_7: c_i5_cast2 (65)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:1  %c_i5_cast2 = zext i4 %c_i5 to i6

ST_7: c_i5_cast1_cast (66)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:2  %c_i5_cast1_cast = zext i4 %c_i5 to i8

ST_7: tmp_22 (67)  [1/1] 2.32ns  loc: dct.c:74->dct.c:90
:3  %tmp_22 = add i8 %tmp_31_cast, %c_i5_cast1_cast

ST_7: tmp_34_cast (68)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:4  %tmp_34_cast = zext i8 %tmp_22 to i32

ST_7: buf_2d_out_addr (69)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:5  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_34_cast

ST_7: exitcond_i6 (70)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
:6  %exitcond_i6 = icmp eq i4 %c_i5, -8

ST_7: empty_17 (71)  [1/1] 0.00ns
:7  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_7: c_1 (72)  [1/1] 2.35ns  loc: dct.c:73->dct.c:90
:8  %c_1 = add i4 %c_i5, 1

ST_7: StgValue_72 (73)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:9  br i1 %exitcond_i6, label %10, label %9

ST_7: buf_2d_out_load (76)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
:1  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_7: sum3_i (77)  [1/1] 2.31ns  loc: dct.c:73->dct.c:90
:2  %sum3_i = add i6 %c_i5_cast2, %tmp_i4

ST_7: empty_18 (83)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1_i) nounwind

ST_7: StgValue_76 (84)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  br label %6


 <State 8>: 6.51ns
ST_8: StgValue_77 (75)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

ST_8: buf_2d_out_load (76)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
:1  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: sum3_i_cast (78)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:3  %sum3_i_cast = zext i6 %sum3_i to i32

ST_8: output_addr (79)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
:4  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_8: StgValue_81 (80)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
:5  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_8: StgValue_82 (81)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
:6  br label %8



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9      (specbitsmap      ) [ 000000000]
StgValue_10     (specbitsmap      ) [ 000000000]
StgValue_11     (spectopmodule    ) [ 000000000]
buf_2d_in       (alloca           ) [ 001111000]
buf_2d_out      (alloca           ) [ 001111111]
StgValue_14     (br               ) [ 011110000]
r_i             (phi              ) [ 001000000]
tmp             (bitconcatenate   ) [ 000000000]
tmp_28_cast     (zext             ) [ 000110000]
exitcond1_i     (icmp             ) [ 001110000]
empty           (speclooptripcount) [ 000000000]
r               (add              ) [ 011110000]
StgValue_21     (br               ) [ 000000000]
StgValue_22     (specloopname     ) [ 000000000]
tmp_2_i         (specregionbegin  ) [ 000110000]
tmp_3           (trunc            ) [ 000000000]
tmp_i           (bitconcatenate   ) [ 000110000]
StgValue_26     (br               ) [ 001110000]
c_i             (phi              ) [ 000100000]
c_i_cast6       (zext             ) [ 000000000]
c_i_cast5_cast  (zext             ) [ 000000000]
tmp_21          (add              ) [ 000000000]
tmp_32_cast     (zext             ) [ 000000000]
buf_2d_in_addr  (getelementptr    ) [ 000010000]
exitcond_i      (icmp             ) [ 001110000]
empty_14        (speclooptripcount) [ 000000000]
c               (add              ) [ 001110000]
StgValue_37     (br               ) [ 000000000]
sum_i           (add              ) [ 000000000]
sum_i_cast      (zext             ) [ 000000000]
input_addr      (getelementptr    ) [ 000010000]
empty_15        (specregionend    ) [ 000000000]
StgValue_43     (br               ) [ 011110000]
StgValue_44     (specloopname     ) [ 000000000]
input_load      (load             ) [ 000000000]
StgValue_46     (store            ) [ 000000000]
StgValue_47     (br               ) [ 001110000]
StgValue_48     (call             ) [ 000000000]
StgValue_49     (br               ) [ 000001111]
r_i2            (phi              ) [ 000000100]
tmp_s           (bitconcatenate   ) [ 000000000]
tmp_31_cast     (zext             ) [ 000000011]
exitcond1_i3    (icmp             ) [ 000000111]
empty_16        (speclooptripcount) [ 000000000]
r_1             (add              ) [ 000001111]
StgValue_56     (br               ) [ 000000000]
StgValue_57     (specloopname     ) [ 000000000]
tmp_1_i         (specregionbegin  ) [ 000000011]
tmp_4           (trunc            ) [ 000000000]
tmp_i4          (bitconcatenate   ) [ 000000011]
StgValue_61     (br               ) [ 000000111]
StgValue_62     (ret              ) [ 000000000]
c_i5            (phi              ) [ 000000010]
c_i5_cast2      (zext             ) [ 000000000]
c_i5_cast1_cast (zext             ) [ 000000000]
tmp_22          (add              ) [ 000000000]
tmp_34_cast     (zext             ) [ 000000000]
buf_2d_out_addr (getelementptr    ) [ 000000001]
exitcond_i6     (icmp             ) [ 000000111]
empty_17        (speclooptripcount) [ 000000000]
c_1             (add              ) [ 000000111]
StgValue_72     (br               ) [ 000000000]
sum3_i          (add              ) [ 000000001]
empty_18        (specregionend    ) [ 000000000]
StgValue_76     (br               ) [ 000001111]
StgValue_77     (specloopname     ) [ 000000000]
buf_2d_out_load (load             ) [ 000000000]
sum3_i_cast     (zext             ) [ 000000000]
output_addr     (getelementptr    ) [ 000000000]
StgValue_81     (store            ) [ 000000000]
StgValue_82     (br               ) [ 000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="buf_2d_in_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="buf_2d_out_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buf_2d_in_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="6" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="72" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_46_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="1"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/4 "/>
</bind>
</comp>

<comp id="79" class="1004" name="buf_2d_out_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="6" slack="0"/>
<pin id="94" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_81_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/8 "/>
</bind>
</comp>

<comp id="103" class="1005" name="r_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="1"/>
<pin id="105" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="r_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="c_i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="r_i2_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="1"/>
<pin id="127" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="r_i2_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/6 "/>
</bind>
</comp>

<comp id="136" class="1005" name="c_i5_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="1"/>
<pin id="138" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="c_i5_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i5/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_dct_2d_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="3" bw="15" slack="0"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="4" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_28_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="exitcond1_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="r_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_i_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="3" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="c_i_cast6_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="c_i_cast5_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast5_cast/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_21_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="1"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_32_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="c_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sum_i_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="6" slack="1"/>
<pin id="224" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sum_i_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_31_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31_cast/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exitcond1_i3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="r_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_i4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="c_i5_cast2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast2/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_i5_cast1_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast1_cast/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_22_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="1"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_34_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond_i6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="c_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sum3_i_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="1"/>
<pin id="300" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sum3_i_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/8 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_28_cast_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="1"/>
<pin id="308" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28_cast "/>
</bind>
</comp>

<comp id="314" class="1005" name="r_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="1"/>
<pin id="321" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="324" class="1005" name="buf_2d_in_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="1"/>
<pin id="326" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_in_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="c_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="337" class="1005" name="input_addr_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_31_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_cast "/>
</bind>
</comp>

<comp id="350" class="1005" name="r_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_i4_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="1"/>
<pin id="357" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i4 "/>
</bind>
</comp>

<comp id="360" class="1005" name="buf_2d_out_addr_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="1"/>
<pin id="362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="c_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="sum3_i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="1"/>
<pin id="375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="38" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="38" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="69" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="79" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="85" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="107" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="107" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="107" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="107" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="118" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="118" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="213"><net_src comp="118" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="118" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="191" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="129" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="129" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="129" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="129" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="18" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="140" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="140" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="289"><net_src comp="140" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="20" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="140" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="267" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="309"><net_src comp="163" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="317"><net_src comp="173" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="322"><net_src comp="183" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="327"><net_src comp="56" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="335"><net_src comp="215" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="340"><net_src comp="62" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="345"><net_src comp="239" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="353"><net_src comp="249" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="358"><net_src comp="259" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="363"><net_src comp="79" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="371"><net_src comp="291" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="376"><net_src comp="297" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="302" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table | {2 5 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		tmp_28_cast : 2
		exitcond1_i : 1
		r : 1
		StgValue_21 : 2
		tmp_3 : 1
		tmp_i : 2
	State 3
		c_i_cast6 : 1
		c_i_cast5_cast : 1
		tmp_21 : 2
		tmp_32_cast : 3
		buf_2d_in_addr : 4
		exitcond_i : 1
		c : 1
		StgValue_37 : 2
		sum_i : 2
		sum_i_cast : 3
		input_addr : 4
		input_load : 5
	State 4
		StgValue_46 : 1
	State 5
	State 6
		tmp_s : 1
		tmp_31_cast : 2
		exitcond1_i3 : 1
		r_1 : 1
		StgValue_56 : 2
		tmp_4 : 1
		tmp_i4 : 2
	State 7
		c_i5_cast2 : 1
		c_i5_cast1_cast : 1
		tmp_22 : 2
		tmp_34_cast : 3
		buf_2d_out_addr : 4
		exitcond_i6 : 1
		c_1 : 1
		StgValue_72 : 2
		buf_2d_out_load : 5
		sum3_i : 2
	State 8
		output_addr : 1
		StgValue_81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   |    grp_dct_2d_fu_147   |    3    |    1    |  14.292 |   667   |   287   |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |        r_fu_173        |    0    |    0    |    0    |    17   |    9    |
|          |      tmp_21_fu_199     |    0    |    0    |    0    |    26   |    12   |
|          |        c_fu_215        |    0    |    0    |    0    |    17   |    9    |
|    add   |      sum_i_fu_221      |    0    |    0    |    0    |    23   |    11   |
|          |       r_1_fu_249       |    0    |    0    |    0    |    17   |    9    |
|          |      tmp_22_fu_275     |    0    |    0    |    0    |    26   |    12   |
|          |       c_1_fu_291       |    0    |    0    |    0    |    17   |    9    |
|          |      sum3_i_fu_297     |    0    |    0    |    0    |    23   |    11   |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   exitcond1_i_fu_167   |    0    |    0    |    0    |    0    |    2    |
|   icmp   |    exitcond_i_fu_209   |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond1_i3_fu_243  |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_i6_fu_285   |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |       tmp_fu_155       |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_i_fu_183      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_231      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i4_fu_259     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   tmp_28_cast_fu_163   |    0    |    0    |    0    |    0    |    0    |
|          |    c_i_cast6_fu_191    |    0    |    0    |    0    |    0    |    0    |
|          |  c_i_cast5_cast_fu_195 |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_32_cast_fu_204   |    0    |    0    |    0    |    0    |    0    |
|   zext   |    sum_i_cast_fu_226   |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_31_cast_fu_239   |    0    |    0    |    0    |    0    |    0    |
|          |    c_i5_cast2_fu_267   |    0    |    0    |    0    |    0    |    0    |
|          | c_i5_cast1_cast_fu_271 |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_34_cast_fu_280   |    0    |    0    |    0    |    0    |    0    |
|          |   sum3_i_cast_fu_302   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   trunc  |      tmp_3_fu_179      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_4_fu_255      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    3    |    1    |  14.292 |   833   |   377   |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |
+---------------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |
+---------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| buf_2d_in_addr_reg_324|    6   |
|buf_2d_out_addr_reg_360|    6   |
|      c_1_reg_368      |    4   |
|      c_i5_reg_136     |    4   |
|      c_i_reg_114      |    4   |
|       c_reg_332       |    4   |
|   input_addr_reg_337  |    6   |
|      r_1_reg_350      |    4   |
|      r_i2_reg_125     |    4   |
|      r_i_reg_103      |    4   |
|       r_reg_314       |    4   |
|     sum3_i_reg_373    |    6   |
|  tmp_28_cast_reg_306  |    8   |
|  tmp_31_cast_reg_342  |    8   |
|     tmp_i4_reg_355    |    6   |
|     tmp_i_reg_319     |    6   |
+-----------------------+--------+
|         Total         |   84   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_85 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |   14   |   833  |   377  |
|   Memory  |    2   |    -   |    -   |   15   |   15   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   17   |   932  |   410  |
+-----------+--------+--------+--------+--------+--------+
