# Simultaneously Switching Noise (SSN) Report
# Version: 1.0
# Created on: Mon May 15 16:25:08 2023
# Result Name: ssn_1
# Project Name: project_22
# Project Family: Kintex-7
# Part: xc7k325tffg900
# Temperature Grade: commercial
# SSN Data Version: Production
# Package Version: FINAL 2012-06-12
# Package Pin Delay Version: FINAL VER. 2.0 2012-06-12

IO Bank,VCCO,Signal Name,Pin Number,IO Standard,Drive (mA),Slew Rate,OFFCHIP_TERM,Remaining Margin (%),Result, Notes
15,2.5,rs232_uart_txd,K24,LVCMOS25,12,SLOW,FP_VTT_50,99.7,PASS,
32,1.5,ddr3_sdram_dm[0],Y16,SSTL15,,FAST,FP_VTT_50,85.4,PASS,
32,1.5,ddr3_sdram_dm[1],AB17,SSTL15,,FAST,FP_VTT_50,76.5,PASS,
32,1.5,ddr3_sdram_dm[2],AF17,SSTL15,,FAST,FP_VTT_50,69.7,PASS,
32,1.5,ddr3_sdram_dm[3],AE16,SSTL15,,FAST,FP_VTT_50,68.5,PASS,
32,1.5,ddr3_sdram_dq[0],AA15,SSTL15_T_DCI,,FAST,FP_VTT_50,82.8,PASS,
32,1.5,ddr3_sdram_dq[1],AA16,SSTL15_T_DCI,,FAST,FP_VTT_50,79.5,PASS,
32,1.5,ddr3_sdram_dq[2],AC14,SSTL15_T_DCI,,FAST,FP_VTT_50,73.6,PASS,
32,1.5,ddr3_sdram_dq[3],AD14,SSTL15_T_DCI,,FAST,FP_VTT_50,77.6,PASS,
32,1.5,ddr3_sdram_dq[4],AA17,SSTL15_T_DCI,,FAST,FP_VTT_50,80.0,PASS,
32,1.5,ddr3_sdram_dq[5],AB15,SSTL15_T_DCI,,FAST,FP_VTT_50,73.7,PASS,
32,1.5,ddr3_sdram_dq[6],AE15,SSTL15_T_DCI,,FAST,FP_VTT_50,77.2,PASS,
32,1.5,ddr3_sdram_dq[7],Y15,SSTL15_T_DCI,,FAST,FP_VTT_50,86.6,PASS,
32,1.5,ddr3_sdram_dq[8],AB19,SSTL15_T_DCI,,FAST,FP_VTT_50,76.4,PASS,
32,1.5,ddr3_sdram_dq[9],AD16,SSTL15_T_DCI,,FAST,FP_VTT_50,74.8,PASS,
32,1.5,ddr3_sdram_dq[10],AC19,SSTL15_T_DCI,,FAST,FP_VTT_50,81.5,PASS,
32,1.5,ddr3_sdram_dq[11],AD17,SSTL15_T_DCI,,FAST,FP_VTT_50,76.8,PASS,
32,1.5,ddr3_sdram_dq[12],AA18,SSTL15_T_DCI,,FAST,FP_VTT_50,79.0,PASS,
32,1.5,ddr3_sdram_dq[13],AB18,SSTL15_T_DCI,,FAST,FP_VTT_50,79.4,PASS,
32,1.5,ddr3_sdram_dq[14],AE18,SSTL15_T_DCI,,FAST,FP_VTT_50,69.4,PASS,
32,1.5,ddr3_sdram_dq[15],AD18,SSTL15_T_DCI,,FAST,FP_VTT_50,73.6,PASS,
32,1.5,ddr3_sdram_dq[16],AG19,SSTL15_T_DCI,,FAST,FP_VTT_50,71.0,PASS,
32,1.5,ddr3_sdram_dq[17],AK19,SSTL15_T_DCI,,FAST,FP_VTT_50,80.5,PASS,
32,1.5,ddr3_sdram_dq[18],AG18,SSTL15_T_DCI,,FAST,FP_VTT_50,74.7,PASS,
32,1.5,ddr3_sdram_dq[19],AF18,SSTL15_T_DCI,,FAST,FP_VTT_50,74.5,PASS,
32,1.5,ddr3_sdram_dq[20],AH19,SSTL15_T_DCI,,FAST,FP_VTT_50,68.2,PASS,
32,1.5,ddr3_sdram_dq[21],AJ19,SSTL15_T_DCI,,FAST,FP_VTT_50,77.6,PASS,
32,1.5,ddr3_sdram_dq[22],AE19,SSTL15_T_DCI,,FAST,FP_VTT_50,75.3,PASS,
32,1.5,ddr3_sdram_dq[23],AD19,SSTL15_T_DCI,,FAST,FP_VTT_50,74.3,PASS,
32,1.5,ddr3_sdram_dq[24],AK16,SSTL15_T_DCI,,FAST,FP_VTT_50,73.8,PASS,
32,1.5,ddr3_sdram_dq[25],AJ17,SSTL15_T_DCI,,FAST,FP_VTT_50,63.5,PASS,
32,1.5,ddr3_sdram_dq[26],AG15,SSTL15_T_DCI,,FAST,FP_VTT_50,69.0,PASS,
32,1.5,ddr3_sdram_dq[27],AF15,SSTL15_T_DCI,,FAST,FP_VTT_50,69.3,PASS,
32,1.5,ddr3_sdram_dq[28],AH17,SSTL15_T_DCI,,FAST,FP_VTT_50,63.6,PASS,
32,1.5,ddr3_sdram_dq[29],AG14,SSTL15_T_DCI,,FAST,FP_VTT_50,67.7,PASS,
32,1.5,ddr3_sdram_dq[30],AH15,SSTL15_T_DCI,,FAST,FP_VTT_50,63.4,PASS,
32,1.5,ddr3_sdram_dq[31],AK15,SSTL15_T_DCI,,FAST,FP_VTT_50,67.5,PASS,
32,1.5,ddr3_sdram_dqs_p[0],AC16,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,84.2,PASS,
32,1.5,ddr3_sdram_dqs_n[0],AC15,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,85.0,PASS,
32,1.5,ddr3_sdram_dqs_p[1],Y19,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,88.6,PASS,
32,1.5,ddr3_sdram_dqs_n[1],Y18,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,88.1,PASS,
32,1.5,ddr3_sdram_dqs_p[2],AJ18,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,82.4,PASS,
32,1.5,ddr3_sdram_dqs_n[2],AK18,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,86.6,PASS,
32,1.5,ddr3_sdram_dqs_p[3],AH16,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,82.3,PASS,
32,1.5,ddr3_sdram_dqs_n[3],AJ16,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,80.9,PASS,
33,1.5,ddr3_sdram_addr[0],AH12,SSTL15,,FAST,FP_VTT_50,79.9,PASS,
33,1.5,ddr3_sdram_addr[1],AG13,SSTL15,,FAST,FP_VTT_50,80.3,PASS,
33,1.5,ddr3_sdram_addr[2],AG12,SSTL15,,FAST,FP_VTT_50,74.7,PASS,
33,1.5,ddr3_sdram_addr[3],AF12,SSTL15,,FAST,FP_VTT_50,77.1,PASS,
33,1.5,ddr3_sdram_addr[4],AJ12,SSTL15,,FAST,FP_VTT_50,77.5,PASS,
33,1.5,ddr3_sdram_addr[5],AJ13,SSTL15,,FAST,FP_VTT_50,75.2,PASS,
33,1.5,ddr3_sdram_addr[6],AJ14,SSTL15,,FAST,FP_VTT_50,69.3,PASS,
33,1.5,ddr3_sdram_addr[7],AH14,SSTL15,,FAST,FP_VTT_50,72.0,PASS,
33,1.5,ddr3_sdram_addr[8],AK13,SSTL15,,FAST,FP_VTT_50,72.4,PASS,
33,1.5,ddr3_sdram_addr[9],AK14,SSTL15,,FAST,FP_VTT_50,69.3,PASS,
33,1.5,ddr3_sdram_addr[10],AF13,SSTL15,,FAST,FP_VTT_50,84.6,PASS,
33,1.5,ddr3_sdram_addr[11],AE13,SSTL15,,FAST,FP_VTT_50,81.6,PASS,
33,1.5,ddr3_sdram_addr[12],AJ11,SSTL15,,FAST,FP_VTT_50,82.6,PASS,
33,1.5,ddr3_sdram_addr[13],AH11,SSTL15,,FAST,FP_VTT_50,74.0,PASS,
33,1.5,ddr3_sdram_ba[0],AH9,SSTL15,,FAST,FP_VTT_50,70.8,PASS,
33,1.5,ddr3_sdram_ba[1],AG9,SSTL15,,FAST,FP_VTT_50,74.3,PASS,
33,1.5,ddr3_sdram_ba[2],AK9,SSTL15,,FAST,FP_VTT_50,78.1,PASS,
33,1.5,ddr3_sdram_cas_n,AC11,SSTL15,,FAST,FP_VTT_50,90.2,PASS,
33,1.5,ddr3_sdram_ck_p[0],AG10,DIFF_SSTL15,,FAST,FP_VTT_50,84.4,PASS,
33,1.5,ddr3_sdram_ck_n[0],AH10,DIFF_SSTL15,,FAST,FP_VTT_50,84.1,PASS,
33,1.5,ddr3_sdram_cke[0],AF10,SSTL15,,FAST,FP_VTT_50,81.0,PASS,
33,1.5,ddr3_sdram_cs_n[0],AC12,SSTL15,,FAST,FP_VTT_50,88.8,PASS,
33,1.5,ddr3_sdram_odt[0],AD8,SSTL15,,FAST,FP_VTT_50,83.0,PASS,
33,1.5,ddr3_sdram_ras_n,AD9,SSTL15,,FAST,FP_VTT_50,82.1,PASS,
33,1.5,ddr3_sdram_we_n,AE9,SSTL15,,FAST,FP_VTT_50,83.1,PASS,
34,1.5,ddr3_sdram_dm[4],AK5,SSTL15,,FAST,FP_VTT_50,68.2,PASS,
34,1.5,ddr3_sdram_dm[5],AJ3,SSTL15,,FAST,FP_VTT_50,64.3,PASS,
34,1.5,ddr3_sdram_dm[6],AF6,SSTL15,,FAST,FP_VTT_50,60.0,PASS,
34,1.5,ddr3_sdram_dm[7],AC7,SSTL15,,FAST,FP_VTT_50,81.0,PASS,
34,1.5,ddr3_sdram_dq[32],AK8,SSTL15_T_DCI,,FAST,FP_VTT_50,72.7,PASS,
34,1.5,ddr3_sdram_dq[33],AK6,SSTL15_T_DCI,,FAST,FP_VTT_50,74.9,PASS,
34,1.5,ddr3_sdram_dq[34],AG7,SSTL15_T_DCI,,FAST,FP_VTT_50,72.2,PASS,
34,1.5,ddr3_sdram_dq[35],AF7,SSTL15_T_DCI,,FAST,FP_VTT_50,68.9,PASS,
34,1.5,ddr3_sdram_dq[36],AF8,SSTL15_T_DCI,,FAST,FP_VTT_50,64.6,PASS,
34,1.5,ddr3_sdram_dq[37],AK4,SSTL15_T_DCI,,FAST,FP_VTT_50,62.1,PASS,
34,1.5,ddr3_sdram_dq[38],AJ8,SSTL15_T_DCI,,FAST,FP_VTT_50,62.8,PASS,
34,1.5,ddr3_sdram_dq[39],AJ6,SSTL15_T_DCI,,FAST,FP_VTT_50,64.5,PASS,
34,1.5,ddr3_sdram_dq[40],AH5,SSTL15_T_DCI,,FAST,FP_VTT_50,66.2,PASS,
34,1.5,ddr3_sdram_dq[41],AH6,SSTL15_T_DCI,,FAST,FP_VTT_50,67.6,PASS,
34,1.5,ddr3_sdram_dq[42],AJ2,SSTL15_T_DCI,,FAST,FP_VTT_50,58.0,PASS,
34,1.5,ddr3_sdram_dq[43],AH2,SSTL15_T_DCI,,FAST,FP_VTT_50,60.9,PASS,
34,1.5,ddr3_sdram_dq[44],AH4,SSTL15_T_DCI,,FAST,FP_VTT_50,55.2,PASS,
34,1.5,ddr3_sdram_dq[45],AJ4,SSTL15_T_DCI,,FAST,FP_VTT_50,51.4,PASS,
34,1.5,ddr3_sdram_dq[46],AK1,SSTL15_T_DCI,,FAST,FP_VTT_50,49.3,PASS,
34,1.5,ddr3_sdram_dq[47],AJ1,SSTL15_T_DCI,,FAST,FP_VTT_50,48.3,PASS,
34,1.5,ddr3_sdram_dq[48],AF1,SSTL15_T_DCI,,FAST,FP_VTT_50,61.6,PASS,
34,1.5,ddr3_sdram_dq[49],AF2,SSTL15_T_DCI,,FAST,FP_VTT_50,66.3,PASS,
34,1.5,ddr3_sdram_dq[50],AE4,SSTL15_T_DCI,,FAST,FP_VTT_50,62.6,PASS,
34,1.5,ddr3_sdram_dq[51],AE3,SSTL15_T_DCI,,FAST,FP_VTT_50,64.0,PASS,
34,1.5,ddr3_sdram_dq[52],AF3,SSTL15_T_DCI,,FAST,FP_VTT_50,62.8,PASS,
34,1.5,ddr3_sdram_dq[53],AF5,SSTL15_T_DCI,,FAST,FP_VTT_50,69.1,PASS,
34,1.5,ddr3_sdram_dq[54],AE1,SSTL15_T_DCI,,FAST,FP_VTT_50,63.8,PASS,
34,1.5,ddr3_sdram_dq[55],AE5,SSTL15_T_DCI,,FAST,FP_VTT_50,71.2,PASS,
34,1.5,ddr3_sdram_dq[56],AC1,SSTL15_T_DCI,,FAST,FP_VTT_50,71.0,PASS,
34,1.5,ddr3_sdram_dq[57],AD3,SSTL15_T_DCI,,FAST,FP_VTT_50,70.9,PASS,
34,1.5,ddr3_sdram_dq[58],AC4,SSTL15_T_DCI,,FAST,FP_VTT_50,75.7,PASS,
34,1.5,ddr3_sdram_dq[59],AC5,SSTL15_T_DCI,,FAST,FP_VTT_50,78.8,PASS,
34,1.5,ddr3_sdram_dq[60],AE6,SSTL15_T_DCI,,FAST,FP_VTT_50,72.7,PASS,
34,1.5,ddr3_sdram_dq[61],AD6,SSTL15_T_DCI,,FAST,FP_VTT_50,80.6,PASS,
34,1.5,ddr3_sdram_dq[62],AC2,SSTL15_T_DCI,,FAST,FP_VTT_50,71.5,PASS,
34,1.5,ddr3_sdram_dq[63],AD4,SSTL15_T_DCI,,FAST,FP_VTT_50,77.6,PASS,
34,1.5,ddr3_sdram_dqs_p[4],AH7,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,78.3,PASS,
34,1.5,ddr3_sdram_dqs_n[4],AJ7,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,80.4,PASS,
34,1.5,ddr3_sdram_dqs_p[5],AG2,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,71.8,PASS,
34,1.5,ddr3_sdram_dqs_n[5],AH1,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,73.3,PASS,
34,1.5,ddr3_sdram_dqs_p[6],AG4,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,81.2,PASS,
34,1.5,ddr3_sdram_dqs_n[6],AG3,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,80.3,PASS,
34,1.5,ddr3_sdram_dqs_p[7],AD2,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,86.0,PASS,
34,1.5,ddr3_sdram_dqs_n[7],AD1,DIFF_SSTL15_T_DCI,,FAST,FP_VTT_50,85.0,PASS,
34,1.5,ddr3_sdram_reset_n,AK3,LVCMOS15,12,FAST,FP_VTT_50,48.3,PASS,


# Reference Links
# Safe to Ignore SSN Failure on MIG Designs - https://support.xilinx.com/s/article/36141
# SSN Mitigation Strategy - http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf#search=%22Mitigate%22
# Off-chip Terminations - http://www.xilinx.com/support/documentation/user_guides/ug471_7Series_SelectIO.pdf#search=%22terminated%22
