Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/codgi/Documents/GitHub/R_I_J_CPU/ExSegTest_isim_beh.exe -prj C:/Users/codgi/Documents/GitHub/R_I_J_CPU/ExSegTest_beh.prj work.ExSegTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/Controller.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/SimpleALU.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/InsAnalyser.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/EXSeg.v" into library work
Analyzing Verilog file "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/ExSegTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/EXSeg.v" Line 55: Port rs is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/EXSeg.v" Line 64: Port w_r_s is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/codgi/Documents/GitHub/R_I_J_CPU/EXSeg.v" Line 67: Size mismatch in connection of port <ZF>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module Controller
Compiling module InsAnalyser
Compiling module SimpleALU
Compiling module EXSeg
Compiling module ExSegTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/codgi/Documents/GitHub/R_I_J_CPU/ExSegTest_isim_beh.exe
Fuse Memory Usage: 28692 KB
Fuse CPU Usage: 437 ms
