V 000049 55 6148          1365235713729 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 40 ))
  (_version v33)
  (_time 1365235713729 2013.04.06 11:08:33)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365235713606)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 47 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~136 0 51 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~138 0 58 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1310 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 102 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S(7))(NET33))
      ((S(6))(DANGLING_U1_S_6))
      ((S(5))(DANGLING_U1_S_5))
      ((S(4))(DANGLING_U1_S_4))
      ((S(3))(DANGLING_U1_S_3))
      ((S(2))(DANGLING_U1_S_2))
      ((S(1))(DANGLING_U1_S_1))
      ((S(0))(DANGLING_U1_S_0))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 117 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D(7))(NET33))
      ((D(6))(Dangling_Input_Signal))
      ((D(5))(Dangling_Input_Signal))
      ((D(4))(Dangling_Input_Signal))
      ((D(3))(Dangling_Input_Signal))
      ((D(2))(Dangling_Input_Signal))
      ((D(1))(Dangling_Input_Signal))
      ((D(0))(Dangling_Input_Signal))
      ((L)(VCC))
      ((R)(GND))
      ((SLI)(VCC))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 67 (_architecture ((i 4)))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 68 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 69 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal NET33 ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_6 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_5 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_4 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_3 ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_2 ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_1 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal DANGLING_U1_S_0 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_process
      (line__138(_architecture 0 0 138 (_assignment (_simple)(_target(5)))))
      (line__139(_architecture 1 0 139 (_assignment (_simple)(_target(3)))))
      (line__143(_architecture 2 0 143 (_assignment (_simple)(_target(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 3 -1
  )
)
V 000049 55 4723          1365235747473 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 40 ))
  (_version v33)
  (_time 1365235747472 2013.04.06 11:09:07)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365235713606)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 47 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~136 0 51 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~138 0 58 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1310 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 89 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 97 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(GND))
      ((SLI)(VCC))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 67 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 68 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1312 0 74 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_assignment (_simple)(_target(4)))))
      (line__112(_architecture 1 0 112 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
V 000049 55 4812          1365236076770 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 41 ))
  (_version v33)
  (_time 1365236076769 2013.04.06 11:14:36)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365236076676)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 48 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~136 0 52 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~138 0 59 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1310 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 90 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 98 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(reset))
      ((SLI)(VCC))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~122 0 37 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 68 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 69 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1312 0 75 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(5)))))
      (line__113(_architecture 1 0 113 (_assignment (_simple)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
V 000049 55 4812          1365236086083 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 41 ))
  (_version v33)
  (_time 1365236086082 2013.04.06 11:14:46)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365236076676)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 48 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~136 0 52 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~138 0 59 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1310 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 90 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 98 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(reset))
      ((SLI)(VCC))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~122 0 37 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 68 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 69 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1312 0 75 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(5)))))
      (line__113(_architecture 1 0 113 (_assignment (_simple)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
V 000049 55 4812          1365236416757 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 41 ))
  (_version v33)
  (_time 1365236416756 2013.04.06 11:20:16)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365236076676)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~134 0 48 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 50 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~136 0 52 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~138 0 59 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1310 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 90 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 98 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(reset))
      ((SLI)(GND))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~122 0 37 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~134 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~136 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 68 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 69 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1312 0 75 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_assignment (_simple)(_target(5)))))
      (line__113(_architecture 1 0 113 (_assignment (_simple)(_target(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
V 000049 55 6012          1365237099102 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 43 ))
  (_version v33)
  (_time 1365237099101 2013.04.06 11:31:39)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365237099008)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~138 0 50 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~1310 0 54 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~1312 0 61 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1314 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 99 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 107 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(Dangling_Input_Signal))
      ((SLI)(GND))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_instantiation U3 0 118 (_component SR8RLE )
    (_port
      ((C)(Enter))
      ((CE)(VCC))
      ((D)(Dist))
      ((L)(VCC))
      ((R)(Dangling_Input_Signal))
      ((SLI)(VCC))
      ((Q)(Suma_de_plata))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Enter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Dist ~std_logic_vector{7~downto~0}~122 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Suma_de_plata ~std_logic_vector{7~downto~0}~124 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~126 0 39 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 70 (_architecture ((i 4)))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 71 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 72 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1316 0 78 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_process
      (line__132(_architecture 0 0 132 (_assignment (_simple)(_target(7)))))
      (line__133(_architecture 1 0 133 (_assignment (_simple)(_target(6)))))
      (line__137(_architecture 2 0 137 (_assignment (_simple)(_target(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 3 -1
  )
)
V 000049 55 5761          1365237167882 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 44 ))
  (_version v33)
  (_time 1365237167881 2013.04.06 11:32:47)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365237167773)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~1310 0 55 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~1312 0 62 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1314 0 66 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 104 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(RESET))
      ((SLI)(GND))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_instantiation U3 0 115 (_component SR8RLE )
    (_port
      ((C)(Enter))
      ((CE)(VCC))
      ((D)(Dist))
      ((L)(VCC))
      ((R)(RESET))
      ((SLI)(VCC))
      ((Q)(Suma_de_plata))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Enter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Dist ~std_logic_vector{7~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Suma_de_plata ~std_logic_vector{7~downto~0}~124 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~126 0 40 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 71 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 72 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1316 0 78 (_architecture (_uni ))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(8)))))
      (line__130(_architecture 1 0 130 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
V 000049 55 5761          1365237737045 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 44 ))
  (_version v33)
  (_time 1365237737044 2013.04.06 11:42:17)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365237167773)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~1310 0 55 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~1312 0 62 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1314 0 66 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 96 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 104 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(RESET))
      ((SLI)(GND))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_instantiation U3 0 115 (_component SR8RLE )
    (_port
      ((C)(Enter))
      ((CE)(VCC))
      ((D)(Dist))
      ((L)(VCC))
      ((R)(RESET))
      ((SLI)(VCC))
      ((Q)(Suma_de_plata))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_object
    (_port (_internal Enter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Dist ~std_logic_vector{7~downto~0}~122 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Suma_de_plata ~std_logic_vector{7~downto~0}~124 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~126 0 40 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 71 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 72 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1316 0 78 (_architecture (_uni ))))
    (_process
      (line__129(_architecture 0 0 129 (_assignment (_simple)(_target(8)))))
      (line__130(_architecture 1 0 130 (_assignment (_simple)(_target(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
V 000049 55 7894          1365239749915 diagrama
(_unit VHDL (diagrama 0 32 (diagrama 0 47 ))
  (_version v33)
  (_time 1365239749915 2013.04.06 12:15:49)
  (_source (\./compile/diagrama.vhd\))
  (_use (std(standard))(ieee(vital_timing))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1365239749825)
    (_use )
  )
  (_component
    (ADD8
      (_object
        (_port (_internal A ~std_logic_vector{7~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{7~downto~0}~1312 0 54 (_entity (_in ))))
        (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal OFL ~extieee.std_logic_1164.std_logic 0 57 (_entity (_out ))))
        (_port (_internal S ~std_logic_vector{7~downto~0}~1314 0 58 (_entity (_out ))))
      )
    )
    (SR8RLE
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 76 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~1320 0 78 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 79 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal SLI ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1322 0 82 (_entity (_out ))))
      )
    )
    (CC8CLED
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{7~downto~0}~1316 0 66 (_entity (_in ))))
        (_port (_internal L ~extieee.std_logic_1164.std_logic 0 67 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{7~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal TC ~extieee.std_logic_1164.std_logic 0 70 (_entity (_out ))))
        (_port (_internal CEO ~extieee.std_logic_1164.std_logic 0 71 (_entity (_inout ))))
      )
    )
  )
  (_instantiation U1 0 115 (_component ADD8 )
    (_port
      ((A)(BusBidirectional0))
      ((B)(BusInput0))
      ((CI)(GND))
      ((S)(BUS266))
    )
    (_use (_entity virtex2 add8)
      (_port
        ((A)(A))
        ((B)(B))
        ((S)(S))
        ((CI)(CI))
        ((CO)(CO))
        ((OFL)(OFL))
      )
    )
  )
  (_instantiation U2 0 123 (_component SR8RLE )
    (_port
      ((C)(Input1))
      ((CE)(VCC))
      ((D)(BUS266))
      ((L)(VCC))
      ((R)(RESET))
      ((SLI)(GND))
      ((Q)(BusBidirectional0))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_instantiation U3 0 134 (_component SR8RLE )
    (_port
      ((C)(Enter))
      ((CE)(VCC))
      ((D)(Dist))
      ((L)(VCC))
      ((R)(RESET))
      ((SLI)(VCC))
      ((Q)(Suma_de_plata))
    )
    (_use (_entity virtex2 sr8rle)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((L)(L))
        ((R)(R))
        ((SLI)(SLI))
      )
    )
  )
  (_instantiation U4 0 145 (_component CC8CLED )
    (_port
      ((C)(Enter))
      ((CE)(VCC))
      ((CLR)(RESET))
      ((D)(CounterValue))
      ((L)(IncarcareBilete))
      ((UP)(GND))
      ((Q)(Nr_bilete))
    )
    (_use (_entity virtex2 cc8cled)
      (_port
        ((D)(D))
        ((Q)(Q))
        ((C)(C))
        ((CE)(CE))
        ((CEO)(CEO))
        ((CLR)(CLR))
        ((L)(L))
        ((TC)(TC))
        ((UP)(UP))
      )
    )
  )
  (_object
    (_port (_internal Enter ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal IncarcareBilete ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_port (_internal Input1 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusInput0 ~std_logic_vector{7~downto~0}~12 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal CounterValue ~std_logic_vector{7~downto~0}~122 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~124 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Dist ~std_logic_vector{7~downto~0}~124 0 40 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~126 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Nr_bilete ~std_logic_vector{7~downto~0}~126 0 41 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~128 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal Suma_de_plata ~std_logic_vector{7~downto~0}~128 0 42 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1210 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal BusBidirectional0 ~std_logic_vector{7~downto~0}~1210 0 43 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal VCC_CONSTANT ~extieee.std_logic_1164.std_logic 0 87 (_architecture ((i 3)))))
    (_constant (_internal GND_CONSTANT ~extieee.std_logic_1164.std_logic 0 88 (_architecture ((i 2)))))
    (_signal (_internal GND ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal VCC ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS266 ~std_logic_vector{7~downto~0}~1324 0 94 (_architecture (_uni ))))
    (_process
      (line__159(_architecture 0 0 159 (_assignment (_simple)(_target(11)))))
      (line__160(_architecture 1 0 160 (_assignment (_simple)(_target(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . diagrama 2 -1
  )
)
I 000043 55 1837          1366916582674 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366916582674 2013.04.25 22:03:02)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366916583145 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366916583145 2013.04.25 22:03:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366916583409 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366916583408 2013.04.25 22:03:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366916583577 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366916583576 2013.04.25 22:03:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366916583760 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366916583760 2013.04.25 22:03:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366916583932 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366916583932 2013.04.25 22:03:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000043 55 1837          1366916587834 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366916587834 2013.04.25 22:03:07)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366916588002 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366916588002 2013.04.25 22:03:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366916588169 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366916588169 2013.04.25 22:03:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366916588322 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366916588322 2013.04.25 22:03:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366916588485 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366916588484 2013.04.25 22:03:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366916588634 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366916588634 2013.04.25 22:03:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000043 55 1837          1366917496511 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366917496511 2013.04.25 22:18:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366917496723 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366917496722 2013.04.25 22:18:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366917496892 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366917496891 2013.04.25 22:18:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366917497033 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366917497033 2013.04.25 22:18:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366917497197 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366917497197 2013.04.25 22:18:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366917497358 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366917497358 2013.04.25 22:18:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366917497511 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366917497510 2013.04.25 22:18:17)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000043 55 1837          1366918423585 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366918423585 2013.04.25 22:33:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366918423753 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366918423753 2013.04.25 22:33:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366918423916 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366918423915 2013.04.25 22:33:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366918424386 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366918424385 2013.04.25 22:33:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366918424543 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366918424542 2013.04.25 22:33:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366918424693 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366918424693 2013.04.25 22:33:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366918424846 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366918424845 2013.04.25 22:33:44)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1587          1366919103483 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366919103482 2013.04.25 22:45:03)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919103431)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366919929614 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366919929613 2013.04.25 22:58:49)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000043 55 1837          1366919937852 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366919937852 2013.04.25 22:58:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366919937999 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366919937998 2013.04.25 22:58:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366919938160 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366919938159 2013.04.25 22:58:58)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366919938297 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366919938296 2013.04.25 22:58:58)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366919938446 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366919938446 2013.04.25 22:58:58)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366919938594 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366919938594 2013.04.25 22:58:58)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366919938762 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366919938762 2013.04.25 22:58:58)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1587          1366919938907 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366919938906 2013.04.25 22:58:58)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919103431)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366919939215 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366919939214 2013.04.25 22:58:59)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000043 55 1837          1366920105270 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366920105269 2013.04.25 23:01:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366920105437 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366920105436 2013.04.25 23:01:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366920105616 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366920105615 2013.04.25 23:01:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366920105803 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366920105802 2013.04.25 23:01:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366920105988 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366920105987 2013.04.25 23:01:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366920106159 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366920106159 2013.04.25 23:01:46)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366920106359 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366920106358 2013.04.25 23:01:46)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1587          1366920106537 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366920106536 2013.04.25 23:01:46)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919103431)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(2))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366920106707 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366920106707 2013.04.25 23:01:46)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000049 55 1717          1366920282492 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366920282492 2013.04.25 23:04:42)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000043 55 1837          1366920285679 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366920285679 2013.04.25 23:04:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366920285836 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366920285835 2013.04.25 23:04:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366920286004 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366920286004 2013.04.25 23:04:46)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366920286212 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366920286212 2013.04.25 23:04:46)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366920286387 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366920286386 2013.04.25 23:04:46)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366920286559 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366920286559 2013.04.25 23:04:46)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366920286724 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366920286723 2013.04.25 23:04:46)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1366920286869 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366920286868 2013.04.25 23:04:46)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366920287028 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366920287027 2013.04.25 23:04:47)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1795          1366923852919 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1366923852918 2013.04.26 00:04:12)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366923832732)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000047 55 1881          1366924109947 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1366924109946 2013.04.26 00:08:29)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000043 55 1837          1366924190045 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366924190045 2013.04.26 00:09:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366924190289 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366924190288 2013.04.26 00:09:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366924190450 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366924190449 2013.04.26 00:09:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366924190589 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366924190589 2013.04.26 00:09:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366924190765 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366924190764 2013.04.26 00:09:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366924190971 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366924190971 2013.04.26 00:09:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366924191157 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366924191157 2013.04.26 00:09:51)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1366924191336 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366924191336 2013.04.26 00:09:51)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366924191494 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366924191493 2013.04.26 00:09:51)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1366924191655 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1366924191654 2013.04.26 00:09:51)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1907          1366970834466 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1366970834465 2013.04.26 13:07:14)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366970834388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{9~downto~0}~13 0 15 (_process 0 )))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000043 55 1837          1366970901771 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366970901770 2013.04.26 13:08:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366970901928 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366970901928 2013.04.26 13:08:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366970902201 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366970902200 2013.04.26 13:08:22)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366970902352 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366970902352 2013.04.26 13:08:22)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366970902516 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366970902515 2013.04.26 13:08:22)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366970902696 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366970902696 2013.04.26 13:08:22)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366970902874 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366970902874 2013.04.26 13:08:22)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1366970903040 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366970903040 2013.04.26 13:08:23)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366970903212 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366970903211 2013.04.26 13:08:23)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1366970903449 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1366970903448 2013.04.26 13:08:23)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1907          1366970903607 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1366970903606 2013.04.26 13:08:23)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366970834388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{9~downto~0}~13 0 15 (_process 0 )))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000043 55 1837          1366971010831 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366971010831 2013.04.26 13:10:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366971011033 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366971011032 2013.04.26 13:10:11)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366971011212 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366971011212 2013.04.26 13:10:11)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366971011375 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366971011375 2013.04.26 13:10:11)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366971011550 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366971011549 2013.04.26 13:10:11)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366971011733 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366971011733 2013.04.26 13:10:11)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366971011909 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366971011908 2013.04.26 13:10:11)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1366971012076 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366971012075 2013.04.26 13:10:12)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366971012246 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366971012246 2013.04.26 13:10:12)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1366971012417 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1366971012417 2013.04.26 13:10:12)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1907          1366971012576 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1366971012576 2013.04.26 13:10:12)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366970834388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{9~downto~0}~13 0 15 (_process 0 )))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 2184          1366971219930 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1366971219929 2013.04.26 13:13:39)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366970834388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni (_string \"0000000000"\)))))
    (_type (_internal ~std_logic_vector{9{8~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__16(_architecture 1 0 16 (_assignment (_simple)(_alias((S)(temp(d_8_0))))(_target(4))(_sensitivity(5(d_8_0))))))
      (line__17(_architecture 2 0 17 (_assignment (_simple)(_alias((CO)(temp(9))))(_target(3))(_sensitivity(5(9))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 3 -1
  )
)
I 000055 55 1805          1366971288247 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1366971288247 2013.04.26 13:14:48)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366970834388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000055 55 1808          1366971351050 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 12 ))
  (_version v33)
  (_time 1366971351049 2013.04.26 13:15:51)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366970834388)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CO ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 13 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000043 55 1837          1366971593919 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1366971593919 2013.04.26 13:19:53)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1366971594150 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1366971594150 2013.04.26 13:19:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1366971594333 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1366971594333 2013.04.26 13:19:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1366971594531 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1366971594531 2013.04.26 13:19:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1366971594718 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1366971594717 2013.04.26 13:19:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1366971594919 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1366971594919 2013.04.26 13:19:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1366971595097 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1366971595096 2013.04.26 13:19:55)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1366971595251 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1366971595250 2013.04.26 13:19:55)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1366971595400 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1366971595400 2013.04.26 13:19:55)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1366971595559 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1366971595558 2013.04.26 13:19:55)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1366971595708 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1366971595708 2013.04.26 13:19:55)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000043 55 1837          1367181324273 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367181324273 2013.04.28 23:35:24)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367181324573 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367181324573 2013.04.28 23:35:24)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367181324763 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367181324762 2013.04.28 23:35:24)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367181324917 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367181324916 2013.04.28 23:35:24)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367181325224 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367181325223 2013.04.28 23:35:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367181325418 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367181325419 2013.04.28 23:35:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367181325617 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367181325617 2013.04.28 23:35:25)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367181325773 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367181325772 2013.04.28 23:35:25)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367181325921 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367181325920 2013.04.28 23:35:25)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367181326070 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367181326070 2013.04.28 23:35:26)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367181326218 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367181326217 2013.04.28 23:35:26)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1427          1367181326374 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 9 ))
  (_version v33)
  (_time 1367181326373 2013.04.28 23:35:26)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000043 55 1837          1367181357208 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367181357208 2013.04.28 23:35:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367181357376 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367181357376 2013.04.28 23:35:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367181357545 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367181357544 2013.04.28 23:35:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367181357709 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367181357708 2013.04.28 23:35:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367181357859 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367181357859 2013.04.28 23:35:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367181358033 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367181358033 2013.04.28 23:35:58)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367181358198 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367181358198 2013.04.28 23:35:58)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367181358354 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367181358353 2013.04.28 23:35:58)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367181358513 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367181358513 2013.04.28 23:35:58)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367181358674 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367181358673 2013.04.28 23:35:58)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367181358822 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367181358821 2013.04.28 23:35:58)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1427          1367181358979 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 9 ))
  (_version v33)
  (_time 1367181358978 2013.04.28 23:35:58)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 10 (_architecture (_uni ))))
    (_process
      (line__12(_architecture 0 0 12 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__13(_architecture 1 0 13 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__14(_architecture 2 0 14 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000043 55 1837          1367181402791 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367181402791 2013.04.28 23:36:42)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367181402994 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367181402993 2013.04.28 23:36:42)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367181403229 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367181403228 2013.04.28 23:36:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367181403415 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367181403415 2013.04.28 23:36:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367181403600 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367181403600 2013.04.28 23:36:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367181403806 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367181403806 2013.04.28 23:36:43)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367181403993 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367181403993 2013.04.28 23:36:43)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367181404149 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367181404148 2013.04.28 23:36:44)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367181404309 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367181404308 2013.04.28 23:36:44)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367181404469 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367181404468 2013.04.28 23:36:44)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367181404617 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367181404616 2013.04.28 23:36:44)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367181404773 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367181404773 2013.04.28 23:36:44)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
V 000044 55 3724          1367181404929 ARH
(_unit VHDL (fa 0 22 (arh 0 31 ))
  (_version v33)
  (_time 1367181404928 2013.04.28 23:36:44)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181404866)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-2}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-2}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-2}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH 20 -1
  )
)
I 000043 55 1837          1367181487836 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367181487835 2013.04.28 23:38:07)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367181488012 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367181488012 2013.04.28 23:38:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367181488193 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367181488192 2013.04.28 23:38:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367181488368 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367181488368 2013.04.28 23:38:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367181488541 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367181488540 2013.04.28 23:38:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367181488736 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367181488736 2013.04.28 23:38:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367181488922 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367181488921 2013.04.28 23:38:08)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367181489369 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367181489368 2013.04.28 23:38:09)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367181489538 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367181489537 2013.04.28 23:38:09)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367181489708 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367181489707 2013.04.28 23:38:09)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367181489890 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367181489889 2013.04.28 23:38:09)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367181490057 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367181490056 2013.04.28 23:38:10)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367181490223 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367181490222 2013.04.28 23:38:10)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181404866)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-2}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-2}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-2}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000043 55 1837          1367181501017 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367181501017 2013.04.28 23:38:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367181501161 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367181501161 2013.04.28 23:38:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367181501320 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367181501319 2013.04.28 23:38:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367181501473 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367181501473 2013.04.28 23:38:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367181501625 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367181501624 2013.04.28 23:38:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367181501787 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367181501787 2013.04.28 23:38:21)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367181501952 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367181501951 2013.04.28 23:38:21)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367181502107 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367181502107 2013.04.28 23:38:22)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367181502256 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367181502255 2013.04.28 23:38:22)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367181502416 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367181502415 2013.04.28 23:38:22)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367181502564 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367181502563 2013.04.28 23:38:22)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367181502721 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367181502720 2013.04.28 23:38:22)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367181502865 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367181502864 2013.04.28 23:38:22)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181404866)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-2}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-2}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-2}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000043 55 1837          1367182189625 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367182189624 2013.04.28 23:49:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367182189803 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367182189802 2013.04.28 23:49:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367182189994 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367182189993 2013.04.28 23:49:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367182190180 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367182190180 2013.04.28 23:49:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367182190365 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367182190364 2013.04.28 23:49:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367182190558 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367182190558 2013.04.28 23:49:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367182190744 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367182190744 2013.04.28 23:49:50)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367182190912 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367182190911 2013.04.28 23:49:50)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367182191377 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367182191377 2013.04.28 23:49:51)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367182191609 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367182191608 2013.04.28 23:49:51)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367182191833 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367182191833 2013.04.28 23:49:51)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367182191980 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367182191979 2013.04.28 23:49:51)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367182192123 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367182192122 2013.04.28 23:49:52)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181404866)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \8\ (_entity ((i 8)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000043 55 1837          1367182326720 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367182326720 2013.04.28 23:52:06)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367182326905 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367182326905 2013.04.28 23:52:06)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367182327264 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367182327264 2013.04.28 23:52:07)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367182327443 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367182327443 2013.04.28 23:52:07)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367182327617 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367182327617 2013.04.28 23:52:07)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367182327770 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367182327770 2013.04.28 23:52:07)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367182327927 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367182327927 2013.04.28 23:52:07)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367182328069 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367182328068 2013.04.28 23:52:08)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367182328220 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367182328219 2013.04.28 23:52:08)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367182328378 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367182328377 2013.04.28 23:52:08)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367182328528 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367182328527 2013.04.28 23:52:08)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367182328672 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367182328671 2013.04.28 23:52:08)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367182328818 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367182328817 2013.04.28 23:52:08)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3502          1367313722441 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1367313722441 2013.04.30 12:22:02)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 29 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000049 55 3514          1367313759399 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1367313759399 2013.04.30 12:22:39)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1367314420454 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1367314420453 2013.04.30 12:33:40)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1367316756263 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1367316756263 2013.04.30 13:12:36)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000043 55 1837          1367317618895 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367317618894 2013.04.30 13:26:58)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367317619107 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367317619107 2013.04.30 13:26:59)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367317619297 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367317619297 2013.04.30 13:26:59)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367317619495 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367317619494 2013.04.30 13:26:59)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367317619680 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367317619679 2013.04.30 13:26:59)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367317619885 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367317619885 2013.04.30 13:26:59)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367317620410 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367317620410 2013.04.30 13:27:00)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367317620595 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367317620595 2013.04.30 13:27:00)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367317620777 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367317620777 2013.04.30 13:27:00)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367317620948 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367317620947 2013.04.30 13:27:00)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367317621107 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367317621107 2013.04.30 13:27:01)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367317621275 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367317621275 2013.04.30 13:27:01)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367317621430 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367317621430 2013.04.30 13:27:01)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1367317621598 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1367317621597 2013.04.30 13:27:01)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1367317621764 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1367317621764 2013.04.30 13:27:01)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1367317621931 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1367317621931 2013.04.30 13:27:01)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 3461          1367568231725 bilete
(_unit VHDL (aparat 0 6 (bilete 0 16 ))
  (_version v33)
  (_time 1367568231724 2013.05.03 11:03:51)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367568231646)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000043 55 1837          1367568236259 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367568236259 2013.05.03 11:03:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367568236478 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367568236478 2013.05.03 11:03:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367568236838 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367568236838 2013.05.03 11:03:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367568237006 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367568237006 2013.05.03 11:03:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367568237227 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367568237227 2013.05.03 11:03:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367568237503 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367568237503 2013.05.03 11:03:57)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367568237694 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367568237694 2013.05.03 11:03:57)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367568237882 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367568237882 2013.05.03 11:03:57)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367568238355 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367568238355 2013.05.03 11:03:58)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367568238560 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367568238559 2013.05.03 11:03:58)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367568238757 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367568238757 2013.05.03 11:03:58)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367568238931 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367568238931 2013.05.03 11:03:58)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367568239116 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367568239115 2013.05.03 11:03:59)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1367568239310 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1367568239309 2013.05.03 11:03:59)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1367568239472 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1367568239472 2013.05.03 11:03:59)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1367568239661 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1367568239661 2013.05.03 11:03:59)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 3461          1367568239843 bilete
(_unit VHDL (aparat 0 6 (bilete 0 16 ))
  (_version v33)
  (_time 1367568239842 2013.05.03 11:03:59)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367568231646)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000047 55 3690          1367672542656 bilete
(_unit VHDL (aparat 0 6 (bilete 0 16 ))
  (_version v33)
  (_time 1367672542655 2013.05.04 16:02:22)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367568231646)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000043 55 1837          1367675726209 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1367675726208 2013.05.04 16:55:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1367675726552 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1367675726551 2013.05.04 16:55:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1367675726833 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1367675726832 2013.05.04 16:55:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1367675727020 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1367675727019 2013.05.04 16:55:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1367675727254 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1367675727253 2013.05.04 16:55:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1367675727457 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1367675727456 2013.05.04 16:55:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1367675727675 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1367675727674 2013.05.04 16:55:27)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1367675727909 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1367675727908 2013.05.04 16:55:27)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1367675728424 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1367675728423 2013.05.04 16:55:28)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1367675728673 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1367675728672 2013.05.04 16:55:28)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1367675728876 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1367675728875 2013.05.04 16:55:28)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1367675729063 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1367675729062 2013.05.04 16:55:29)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1367675729297 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1367675729296 2013.05.04 16:55:29)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1367675729531 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1367675729530 2013.05.04 16:55:29)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1367675729734 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1367675729733 2013.05.04 16:55:29)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1367675729921 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1367675729920 2013.05.04 16:55:29)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 4905          1367675730374 bilete
(_unit VHDL (aparat 0 6 (bilete 0 16 ))
  (_version v33)
  (_time 1367675730373 2013.05.04 16:55:30)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367568231646)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 32 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 84 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1334 0 75 (_process 0 )))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(9))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 1 -1
  )
)
I 000047 55 4905          1367675733338 bilete
(_unit VHDL (aparat 0 6 (bilete 0 16 ))
  (_version v33)
  (_time 1367675733337 2013.05.04 16:55:33)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367568231646)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 32 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 84 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1334 0 75 (_process 0 )))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(9))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 1 -1
  )
)
I 000047 55 4905          1367675751590 bilete
(_unit VHDL (aparat 0 6 (bilete 0 16 ))
  (_version v33)
  (_time 1367675751589 2013.05.04 16:55:51)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367568231646)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 32 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 34 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 84 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 17 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1334 0 75 (_process 0 )))
    (_process
      (line__74(_architecture 0 0 74 (_process (_simple)(_target(9))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 1 -1
  )
)
I 000047 55 6273          1367676150522 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1367676150521 2013.05.04 17:02:30)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367676150412)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 37 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 87 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 88 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1334 0 78 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_process
      (line__77(_architecture 0 0 77 (_process (_simple)(_target(12))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 1 -1
  )
)
I 000047 55 6867          1367679301638 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1367679301637 2013.05.04 17:55:01)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367676150412)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 37 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 87 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 88 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 78 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (line__77(_architecture 0 0 77 (_process (_simple)(_target(12))(_sensitivity(1))(_read(0)))))
      (selectare_bani(_architecture 1 0 90 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(15))(_sensitivity(0(t_6_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 2 -1
  )
)
I 000047 55 7258          1367679403942 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1367679403942 2013.05.04 17:56:43)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367676150412)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 37 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1332 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1334 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 87 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 88 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_instantiation select_bani 0 91 (_component MUX_BANI )
    (_port
      ((SEL)(selectie_bani))
      ((Y)(bani))
    )
    (_use (_entity . mux_bani)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 78 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (line__77(_architecture 0 0 77 (_process (_simple)(_target(12))(_sensitivity(1))(_read(0)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(15))(_sensitivity(0(t_6_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 2 -1
  )
)
I 000047 55 8216          1367679680703 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1367679680702 2013.05.04 18:01:20)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367676150412)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 37 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1332 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1334 0 74 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 87 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 88 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_instantiation select_bani 0 91 (_component MUX_BANI )
    (_port
      ((SEL)(selectie_bani))
      ((Y)(bani))
    )
    (_use (_entity . mux_bani)
    )
  )
  (_instantiation adunare_bani 0 92 (_component sumator_scazator )
    (_port
      ((A)(bani))
      ((B)(suma_curenta))
      ((SEL)((i 2)))
      ((REZ)(suma_curenta))
    )
    (_use (_entity . sumator_scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((SEL)(SEL))
        ((C)(C))
        ((REZ)(REZ))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 78 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (line__77(_architecture 0 0 77 (_process (_simple)(_target(12))(_sensitivity(1))(_read(0)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(16))(_sensitivity(0(t_6_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 2 -1
  )
)
I 000047 55 8643          1367679905218 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1367679905217 2013.05.04 18:05:05)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367676150412)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~134 0 35 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 37 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 24 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 26 (_entity (_out ))))
      )
    )
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~1332 0 73 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1334 0 74 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 60 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 87 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 88 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_instantiation select_bani 0 91 (_component MUX_BANI )
    (_port
      ((SEL)(selectie_bani))
      ((Y)(bani))
    )
    (_use (_entity . mux_bani)
    )
  )
  (_instantiation adunare_bani 0 92 (_component sumator_scazator )
    (_port
      ((A)(bani))
      ((B)(suma_curenta))
      ((SEL)((i 2)))
      ((REZ)(suma_temp))
    )
    (_use (_entity . sumator_scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((SEL)(SEL))
        ((C)(C))
        ((REZ)(REZ))
      )
    )
  )
  (_instantiation inregistrare_bani 0 93 (_component registru_9b )
    (_port
      ((D)(suma_temp))
      ((CLK)(BTN2))
      ((RST)((i 2)))
      ((Q)(suma_curenta))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~13 0 20 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1332 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 78 (_process 0 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 90 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (line__77(_architecture 0 0 77 (_process (_simple)(_target(12))(_sensitivity(1))(_read(0)))))
      (line__90(_architecture 1 0 90 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(17))(_sensitivity(0(t_6_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 2 -1
  )
)
I 000043 55 1837          1368049416952 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368049416952 2013.05.09 00:43:36)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368049417320 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368049417320 2013.05.09 00:43:37)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368049417522 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368049417522 2013.05.09 00:43:37)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368049417712 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368049417712 2013.05.09 00:43:37)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368049417910 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368049417910 2013.05.09 00:43:37)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368049418441 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368049418441 2013.05.09 00:43:38)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1368049418654 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1368049418654 2013.05.09 00:43:38)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1368049418854 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368049418854 2013.05.09 00:43:38)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368049419013 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368049419013 2013.05.09 00:43:39)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368049419211 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368049419210 2013.05.09 00:43:39)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368049419377 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368049419377 2013.05.09 00:43:39)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368049419548 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368049419548 2013.05.09 00:43:39)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368049419714 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368049419713 2013.05.09 00:43:39)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368049419870 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368049419869 2013.05.09 00:43:39)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368049420263 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368049420263 2013.05.09 00:43:40)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368049420436 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368049420436 2013.05.09 00:43:40)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 5360          1368050705623 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368050705623 2013.05.09 01:05:05)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_process
      (Verificare_bilete(_architecture 0 0 81 (_process (_simple)(_target(19)(10)(11)(12)(5)(6)(7)(8)(9))(_sensitivity(19))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . bilete 1 -1
  )
)
I 000047 55 5444          1368050801966 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368050801967 2013.05.09 01:06:41)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_process
      (RESETARE_BILETE(_architecture 0 0 81 (_process (_simple)(_target(19))(_sensitivity(4)))))
      (Verificare_bilete(_architecture 1 0 85 (_process (_simple)(_target(10)(11)(12)(5)(6)(7)(8)(9))(_sensitivity(19)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . bilete 2 -1
  )
)
I 000047 55 5764          1368051063180 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368051063180 2013.05.09 01:11:03)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 98 (_process 2 )))
    (_process
      (RESETARE_BILETE(_architecture 0 0 81 (_process (_simple)(_target(19))(_sensitivity(4)))))
      (Verificare_bilete(_architecture 1 0 85 (_process (_simple)(_target(10)(11)(12)(5)(6)(7)(8)(9))(_sensitivity(19)))))
      (line__97(_architecture 2 0 97 (_process (_simple)(_target(13))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . bilete 3 -1
  )
)
I 000047 55 7369          1368051114776 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368051114776 2013.05.09 01:11:54)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 107 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 108 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 98 (_process 2 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_process
      (RESETARE_BILETE(_architecture 0 0 81 (_process (_simple)(_target(19))(_sensitivity(4)))))
      (Verificare_bilete(_architecture 1 0 85 (_process (_simple)(_target(10)(11)(12)(5)(6)(7)(8)(9))(_sensitivity(19)))))
      (line__97(_architecture 2 0 97 (_process (_simple)(_target(13))(_sensitivity(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . bilete 3 -1
  )
)
I 000047 55 9214          1368051130955 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368051130955 2013.05.09 01:12:10)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation incarcare_dist 0 107 (_component registru_9b )
    (_port
      ((D)(distanta))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(reg_dist))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation afis_7_seg 0 108 (_component afisare_pret )
    (_port
      ((I)(distanta(d_8_2)))
      ((CLK)(CLK_50H))
      ((Y)(Y))
      ((DP)(DP))
      ((AN)(AN))
    )
    (_use (_entity . afisare_pret)
    )
  )
  (_instantiation select_bani 0 111 (_component MUX_BANI )
    (_port
      ((SEL)(selectie_bani))
      ((Y)(bani))
    )
    (_use (_entity . mux_bani)
    )
  )
  (_instantiation adunare_bani 0 112 (_component sumator_scazator )
    (_port
      ((A)(bani))
      ((B)(suma_curenta))
      ((SEL)((i 2)))
      ((REZ)(suma_temp))
    )
    (_use (_entity . sumator_scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((SEL)(SEL))
        ((C)(C))
        ((REZ)(REZ))
      )
    )
  )
  (_instantiation inregistrare_bani 0 113 (_component registru_9b )
    (_port
      ((D)(suma_temp))
      ((CLK)(BTN2))
      ((RST)((i 2)))
      ((Q)(suma_curenta))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 98 (_process 2 )))
    (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (RESETARE_BILETE(_architecture 0 0 81 (_process (_simple)(_target(19))(_sensitivity(4)))))
      (Verificare_bilete(_architecture 1 0 85 (_process (_simple)(_target(10)(11)(12)(5)(6)(7)(8)(9))(_sensitivity(19)))))
      (line__97(_architecture 2 0 97 (_process (_simple)(_target(13))(_sensitivity(1))(_read(0)))))
      (line__110(_architecture 3 0 110 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 )
    (3 3 3 3 )
  )
  (_model . bilete 4 -1
  )
)
I 000047 55 7453          1368177889150 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368177889187 2013.05.10 12:24:49)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
  )
  (_instantiation select_bani 0 82 (_component MUX_BANI )
    (_port
      ((SEL)(selectie_bani))
      ((Y)(bani))
    )
    (_use (_entity . mux_bani)
    )
  )
  (_instantiation adunare_bani 0 83 (_component sumator_scazator )
    (_port
      ((A)(bani))
      ((B)(suma_curenta))
      ((SEL)((i 2)))
      ((REZ)(suma_temp))
    )
    (_use (_entity . sumator_scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((SEL)(SEL))
        ((C)(C))
        ((REZ)(REZ))
      )
    )
  )
  (_instantiation inregistrare_bani 0 84 (_component registru_9b )
    (_port
      ((D)(suma_temp))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(suma_curenta))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (line__81(_architecture 0 0 81 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 1 -1
  )
)
I 000047 55 8677          1368178545378 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368178545378 2013.05.10 12:35:45)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
  )
  (_instantiation select_bani 0 82 (_component MUX_BANI )
    (_port
      ((SEL)(selectie_bani))
      ((Y)(bani))
    )
    (_use (_entity . mux_bani)
    )
  )
  (_instantiation adunare_bani 0 83 (_component sumator_scazator )
    (_port
      ((A)(bani))
      ((B)(suma_curenta))
      ((SEL)((i 2)))
      ((REZ)(suma_temp))
    )
    (_use (_entity . sumator_scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((SEL)(SEL))
        ((C)(C))
        ((REZ)(REZ))
      )
    )
  )
  (_instantiation inregistrare_bani 0 84 (_component registru_9b )
    (_port
      ((D)(suma_temp))
      ((CLK)(BTN1))
      ((RST)((i 2)))
      ((Q)(suma_curenta))
    )
    (_use (_entity . registru_9b)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((Q)(Q))
      )
    )
  )
  (_instantiation Numarator_bani 0 86 (_component numarator )
    (_port
      ((D)(_string \"000000000"\))
      ((CLK)(adunare_moneda))
      ((RST)((i 2)))
      ((PL)((i 2)))
      ((UP)((i 3)))
      ((Q)(nr_monezi))
    )
    (_use (_entity . numarator)
      (_port
        ((D)(D))
        ((CLK)(CLK))
        ((RST)(RST))
        ((PL)(PL))
        ((UP)(UP))
        ((Q)(Q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
    (_process
      (line__81(_architecture 0 0 81 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
      (line__85(_architecture 1 0 85 (_assignment (_simple)(_target(21))(_sensitivity(18(0))(18(1))(18(2))(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 2 -1
  )
)
I 000047 55 8898          1368178766392 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368178766391 2013.05.10 12:39:26)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_bani 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(21))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal reg_dist ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 2 -1
  )
)
I 000047 55 10574         1368179701516 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368179701516 2013.05.10 12:55:01)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_bani 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(21))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 3 -1
  )
)
I 000047 55 11034         1368179810027 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368179810026 2013.05.10 12:56:50)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_bani 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(21))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 3 -1
  )
)
I 000047 55 11191         1368180172567 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368180172567 2013.05.10 13:02:52)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_bani 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(21))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . bilete 4 -1
  )
)
I 000047 55 14174         1368182549748 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368182549748 2013.05.10 13:42:29)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368048942480)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_bani 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(21))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(24))(_sensitivity(22)(23)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(25))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(26)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal REST ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 8 -1
  )
)
I 000047 55 16067         1368183158094 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368183158094 2013.05.10 13:52:38)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368183157979)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 8 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_bani 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 132 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 133 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 11 -1
  )
)
I 000047 55 17447         1368183823851 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368183823851 2013.05.10 14:03:43)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368183157979)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 133 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 134 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 136 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILTATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 138 (_component numarator )
      (_port
        ((D)(rest_temp))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_process
        (line__135(_architecture 8 0 135 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__137(_architecture 9 0 137 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILTATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17449         1368183837987 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368183837987 2013.05.10 14:03:57)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368183837875)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 133 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 134 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 136 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 138 (_component numarator )
      (_port
        ((D)(rest_temp))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_process
        (line__135(_architecture 8 0 135 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__137(_architecture 9 0 137 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 18342         1368185486036 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368185486036 2013.05.10 14:31:26)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368183837875)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 18342         1368185507452 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368185507452 2013.05.10 14:31:47)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368183837875)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 18342         1368187925479 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368187925479 2013.05.10 15:12:05)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368183837875)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 18370         1368187932053 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368187932053 2013.05.10 15:12:12)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 18430         1368188239428 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368188239428 2013.05.10 15:17:19)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(14)(16)(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 18430         1368188585650 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368188585650 2013.05.10 15:23:05)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(14)(16)(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000043 55 1837          1368188588124 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368188588124 2013.05.10 15:23:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368188588297 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368188588297 2013.05.10 15:23:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368188588460 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368188588460 2013.05.10 15:23:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368188588733 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368188588733 2013.05.10 15:23:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368188588959 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368188588959 2013.05.10 15:23:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368188589291 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368188589291 2013.05.10 15:23:09)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1368188589473 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1368188589472 2013.05.10 15:23:09)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1368188589629 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368188589629 2013.05.10 15:23:09)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368188589827 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368188589827 2013.05.10 15:23:09)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368188590066 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368188590065 2013.05.10 15:23:10)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368188590315 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368188590315 2013.05.10 15:23:10)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368188590512 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368188590512 2013.05.10 15:23:10)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368188590685 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368188590685 2013.05.10 15:23:10)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368188590877 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368188590877 2013.05.10 15:23:10)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368188591379 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368188591379 2013.05.10 15:23:11)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368188591597 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368188591597 2013.05.10 15:23:11)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 18430         1368188591807 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368188591807 2013.05.10 15:23:11)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_object
      (_process
        (line__146(_architecture 10 0 146 (_process (_simple)(_target(14)(16)(19)(20))(_sensitivity(4)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 19796         1368263997804 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368263997804 2013.05.11 12:19:57)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_instantiation restart_bilete 0 146 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_monede 0 147 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_bani 0 148 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_dist 0 149 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368264447590 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368264447591 2013.05.11 12:27:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368264447816 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368264447816 2013.05.11 12:27:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368264448089 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368264448088 2013.05.11 12:27:28)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368264448270 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368264448270 2013.05.11 12:27:28)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368264448482 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368264448482 2013.05.11 12:27:28)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368264448698 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368264448698 2013.05.11 12:27:28)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000049 55 1768          1368264448888 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1368264448888 2013.05.11 12:27:28)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1368264449075 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368264449075 2013.05.11 12:27:29)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368264449446 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368264449445 2013.05.11 12:27:29)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368264449627 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368264449627 2013.05.11 12:27:29)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368264449823 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368264449822 2013.05.11 12:27:29)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368264449996 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368264449996 2013.05.11 12:27:29)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368264450209 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368264450208 2013.05.11 12:27:30)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368264450398 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368264450398 2013.05.11 12:27:30)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368264450608 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368264450608 2013.05.11 12:27:30)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368264450818 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368264450818 2013.05.11 12:27:30)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 19796         1368264451007 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368264451007 2013.05.11 12:27:31)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_instantiation restart_bilete 0 146 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_monede 0 147 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_bani 0 148 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_dist 0 149 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
V 000043 55 1837          1368264505359 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368264505359 2013.05.11 12:28:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
V 000044 55 2218          1368264505557 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368264505557 2013.05.11 12:28:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
V 000046 55 1394          1368264505789 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368264505789 2013.05.11 12:28:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
V 000043 55 1370          1368264505983 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368264505983 2013.05.11 12:28:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
V 000048 55 6420          1368264506185 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368264506184 2013.05.11 12:28:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
V 000043 55 12794         1368264506375 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368264506375 2013.05.11 12:28:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
V 000049 55 1768          1368264506565 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 10 ))
  (_version v33)
  (_time 1368264506564 2013.05.11 12:28:26)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 13 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_variable (_internal d ~extieee.std_logic_1164.std_logic 0 13 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
V 000049 55 1717          1368264506752 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368264506752 2013.05.11 12:28:26)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
V 000050 55 1415          1368264506931 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368264506931 2013.05.11 12:28:26)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
V 000047 55 1881          1368264507101 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368264507101 2013.05.11 12:28:27)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000059 55 1714          1368459140251 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368459140250 2013.05.13 18:32:20)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000046 55 1341          1368459581204 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459581203 2013.05.13 18:39:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6)(5))(_sensitivity(3)(2)(1)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000049 55 1768          1368459581266 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459581265 2013.05.13 18:39:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000046 55 1341          1368459593532 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459593531 2013.05.13 18:39:53)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000049 55 1768          1368459593594 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459593593 2013.05.13 18:39:53)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000046 55 1341          1368459598829 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459598828 2013.05.13 18:39:58)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000049 55 1768          1368459598891 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459598890 2013.05.13 18:39:58)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000046 55 1341          1368459646844 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459646843 2013.05.13 18:40:46)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000049 55 1768          1368459646907 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459646906 2013.05.13 18:40:46)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000046 55 1341          1368459665641 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459665640 2013.05.13 18:41:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000049 55 1768          1368459665688 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459665687 2013.05.13 18:41:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000046 55 1341          1368459670626 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459670625 2013.05.13 18:41:10)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368459670657 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368459670656 2013.05.13 18:41:10)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 1768          1368459670688 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459670687 2013.05.13 18:41:10)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000043 55 1837          1368459674610 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368459674609 2013.05.13 18:41:14)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368459674641 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368459674640 2013.05.13 18:41:14)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368459674688 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368459674687 2013.05.13 18:41:14)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368459674719 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368459674718 2013.05.13 18:41:14)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368459674751 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368459674750 2013.05.13 18:41:14)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368459674781 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368459674781 2013.05.13 18:41:14)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368459674813 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368459674812 2013.05.13 18:41:14)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368459674844 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368459674843 2013.05.13 18:41:14)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 1768          1368459674876 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368459674875 2013.05.13 18:41:14)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{28~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 28)(i 0))))))
    (_variable (_internal a ~std_logic_vector{28~downto~0}~13 0 61 (_process 0 (_string \"00000000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_variable (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_process 0 ((i 2)))))
    (_process
      (divider(_architecture 0 0 60 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 2 3 3 2 3 3 3 2 2 3 2 2 3 2 2 3 3 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . time_7_s 1 -1
  )
)
I 000049 55 1717          1368459674907 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368459674906 2013.05.13 18:41:14)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368459674938 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368459674937 2013.05.13 18:41:14)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(4)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368459674969 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368459674968 2013.05.13 18:41:14)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(2)(1))(_read(3)(4)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368459675001 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368459675000 2013.05.13 18:41:15)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368459675032 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368459675031 2013.05.13 18:41:15)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368459675063 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368459675062 2013.05.13 18:41:15)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368459675094 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368459675093 2013.05.13 18:41:15)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368459675125 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368459675125 2013.05.13 18:41:15)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368459675144 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368459675140 2013.05.13 18:41:15)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 19796         1368459675174 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368459675171 2013.05.13 18:41:15)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(rest_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_instantiation restart_bilete 0 146 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_monede 0 147 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_bani 0 148 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_dist 0 149 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000046 55 1341          1368460429016 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368460429015 2013.05.13 18:53:49)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(1))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368460429047 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368460429046 2013.05.13 18:53:49)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368460429079 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368460429078 2013.05.13 18:53:49)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000043 55 1837          1368460936469 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368460936468 2013.05.13 19:02:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368460936501 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368460936500 2013.05.13 19:02:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368460936532 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368460936531 2013.05.13 19:02:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368460936566 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368460936562 2013.05.13 19:02:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368460936610 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368460936609 2013.05.13 19:02:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368460936641 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368460936640 2013.05.13 19:02:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368460936688 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368460936687 2013.05.13 19:02:16)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368460936719 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368460936718 2013.05.13 19:02:16)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368460936751 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368460936750 2013.05.13 19:02:16)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368460936782 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368460936781 2013.05.13 19:02:16)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368460936813 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368460936812 2013.05.13 19:02:16)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368460936844 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368460936843 2013.05.13 19:02:16)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368460936876 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368460936875 2013.05.13 19:02:16)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368460936907 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368460936906 2013.05.13 19:02:16)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368460936938 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368460936937 2013.05.13 19:02:16)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368460936969 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368460936968 2013.05.13 19:02:16)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368460937001 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368460937000 2013.05.13 19:02:17)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368460937019 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368460937015 2013.05.13 19:02:17)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 19801         1368460937050 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368460937046 2013.05.13 19:02:17)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_block RESETARE_SISTEM 0 144 
    (_instantiation restart_bilete 0 146 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_monede 0 147 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)((i 3)))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_bani 0 148 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation restart_dist 0 149 (_component registru_9b )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(RESET))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 18108         1368461131501 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368461131500 2013.05.13 19:05:31)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368461253454 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368461253453 2013.05.13 19:07:33)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368461253488 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368461253484 2013.05.13 19:07:33)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368461253532 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368461253531 2013.05.13 19:07:33)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368461253563 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368461253562 2013.05.13 19:07:33)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368461253594 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368461253593 2013.05.13 19:07:33)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368461253626 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368461253625 2013.05.13 19:07:33)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368461253672 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368461253671 2013.05.13 19:07:33)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368461253704 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368461253703 2013.05.13 19:07:33)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368461253722 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368461253718 2013.05.13 19:07:33)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368461253754 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368461253750 2013.05.13 19:07:33)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368461253785 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368461253781 2013.05.13 19:07:33)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368461253829 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368461253828 2013.05.13 19:07:33)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368461253860 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368461253859 2013.05.13 19:07:33)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368461253891 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368461253890 2013.05.13 19:07:33)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368461253922 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368461253921 2013.05.13 19:07:33)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368461253954 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368461253953 2013.05.13 19:07:33)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368461253972 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368461253968 2013.05.13 19:07:33)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368461254004 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368461254000 2013.05.13 19:07:34)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 18108         1368461254034 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368461254031 2013.05.13 19:07:34)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)((i 2)))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_instantiation resetare_suma_curenta 0 126 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)((i 2)))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368461441422 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368461441421 2013.05.13 19:10:41)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368461441469 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368461441468 2013.05.13 19:10:41)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368461441516 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368461441515 2013.05.13 19:10:41)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368461441547 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368461441546 2013.05.13 19:10:41)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368461441579 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368461441578 2013.05.13 19:10:41)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368461441610 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368461441609 2013.05.13 19:10:41)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368461441657 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368461441656 2013.05.13 19:10:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368461441688 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368461441687 2013.05.13 19:10:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368461441707 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368461441703 2013.05.13 19:10:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368461441737 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368461441734 2013.05.13 19:10:41)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368461441766 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368461441765 2013.05.13 19:10:41)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368461441797 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368461441796 2013.05.13 19:10:41)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368461441829 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368461441828 2013.05.13 19:10:41)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368461441860 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368461441859 2013.05.13 19:10:41)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368461441891 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368461441890 2013.05.13 19:10:41)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368461441922 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368461441921 2013.05.13 19:10:41)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368461441954 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368461441953 2013.05.13 19:10:41)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368461441985 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368461441984 2013.05.13 19:10:41)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17624         1368461442004 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368461442000 2013.05.13 19:10:42)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 81 
    (_instantiation select_bani 0 84 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 85 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 86 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 88 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__87(_architecture 1 0 87 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 92 
    (_instantiation incarcare_dist 0 104 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 105 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 106 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 95 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__94(_architecture 2 0 94 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__107(_architecture 3 0 107 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 111 
    (_instantiation COMPARARE 0 113 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 125 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__114(_architecture 4 0 114 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__115(_architecture 5 0 115 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__122(_architecture 6 0 122 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__123(_architecture 7 0 123 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 130 
    (_instantiation MUX_REST 0 134 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 135 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 137 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 139 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation Numarator_monede_dupa_rest 0 140 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)((i 3)))
        ((UP)((i 2)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 131 (_architecture (_uni ))))
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1338 0 132 (_architecture (_uni ))))
      (_process
        (line__136(_architecture 8 0 136 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__138(_architecture 9 0 138 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368461906235 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368461906234 2013.05.13 19:18:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368461906282 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368461906281 2013.05.13 19:18:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368461906313 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368461906312 2013.05.13 19:18:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368461906344 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368461906343 2013.05.13 19:18:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368461906376 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368461906375 2013.05.13 19:18:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368461906407 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368461906406 2013.05.13 19:18:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368461906441 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368461906437 2013.05.13 19:18:26)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368461906471 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368461906468 2013.05.13 19:18:26)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368461906501 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368461906500 2013.05.13 19:18:26)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368461906532 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368461906531 2013.05.13 19:18:26)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368461906563 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368461906562 2013.05.13 19:18:26)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368461906594 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368461906593 2013.05.13 19:18:26)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368461906626 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368461906625 2013.05.13 19:18:26)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368461906657 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368461906656 2013.05.13 19:18:26)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368461906688 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368461906687 2013.05.13 19:18:26)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368461906719 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368461906718 2013.05.13 19:18:26)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368461906751 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368461906750 2013.05.13 19:18:26)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368461906782 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368461906781 2013.05.13 19:18:26)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17011         1368461906813 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368461906812 2013.05.13 19:18:26)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__109(_architecture 3 0 109 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 113 
    (_instantiation COMPARARE 0 115 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 127 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__117(_architecture 5 0 117 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__124(_architecture 6 0 124 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__125(_architecture 7 0 125 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 132 
    (_instantiation MUX_REST 0 135 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 136 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 138 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 140 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__137(_architecture 8 0 137 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__139(_architecture 9 0 139 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni ))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17143         1368462156235 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368462156234 2013.05.13 19:22:36)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__109(_architecture 3 0 109 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 113 
    (_instantiation COMPARARE 0 115 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 127 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__117(_architecture 5 0 117 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__124(_architecture 6 0 124 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__125(_architecture 7 0 125 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 132 
    (_instantiation MUX_REST 0 135 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 136 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 138 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 140 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__137(_architecture 8 0 137 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__139(_architecture 9 0 139 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368462236360 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368462236359 2013.05.13 19:23:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368462236391 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368462236390 2013.05.13 19:23:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368462236422 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368462236421 2013.05.13 19:23:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368462236454 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368462236453 2013.05.13 19:23:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368462236485 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368462236484 2013.05.13 19:23:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368462236516 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368462236515 2013.05.13 19:23:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368462236563 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368462236562 2013.05.13 19:23:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368462236594 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368462236593 2013.05.13 19:23:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368462236626 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368462236625 2013.05.13 19:23:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368462236657 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368462236656 2013.05.13 19:23:56)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368462236688 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368462236687 2013.05.13 19:23:56)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368462236719 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368462236718 2013.05.13 19:23:56)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368462236751 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368462236750 2013.05.13 19:23:56)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368462236782 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368462236781 2013.05.13 19:23:56)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368462236813 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368462236812 2013.05.13 19:23:56)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368462236844 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368462236843 2013.05.13 19:23:56)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368462236876 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368462236875 2013.05.13 19:23:56)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368462236906 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368462236906 2013.05.13 19:23:56)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17189         1368462236938 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368462236937 2013.05.13 19:23:56)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__109(_architecture 3 0 109 (_assignment (_simple)(_target(8))(_sensitivity(19(0))(19(1))(19(2))(19(3))(19(4))(19(5))(19(6))(19(7))(19(8))))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 113 
    (_instantiation COMPARARE 0 115 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 127 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__116(_architecture 4 0 116 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__117(_architecture 5 0 117 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__124(_architecture 6 0 124 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__125(_architecture 7 0 125 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 132 
    (_instantiation MUX_REST 0 135 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 136 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 138 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 140 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__137(_architecture 8 0 137 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__139(_architecture 9 0 139 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17153         1368463731266 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368463731265 2013.05.13 19:48:51)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__110(_architecture 3 0 110 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 121 
    (_instantiation COMPARARE 0 123 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 135 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__124(_architecture 4 0 124 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__125(_architecture 5 0 125 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__133(_architecture 7 0 133 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 140 
    (_instantiation MUX_REST 0 143 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 144 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 146 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 148 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__145(_architecture 8 0 145 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__147(_architecture 9 0 147 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17153         1368463833172 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368463833171 2013.05.13 19:50:33)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__110(_architecture 3 0 110 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 121 
    (_instantiation COMPARARE 0 123 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 135 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__124(_architecture 4 0 124 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__125(_architecture 5 0 125 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__133(_architecture 7 0 133 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 140 
    (_instantiation MUX_REST 0 143 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 144 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 146 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 148 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__145(_architecture 8 0 145 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__147(_architecture 9 0 147 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368464055860 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368464055859 2013.05.13 19:54:15)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(5)(6)(7)(3)(2)(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368464055891 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368464055890 2013.05.13 19:54:15)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(3)(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368464055922 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368464055921 2013.05.13 19:54:15)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368464055954 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368464055953 2013.05.13 19:54:15)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368464055988 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368464055984 2013.05.13 19:54:15)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368464056016 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368464056015 2013.05.13 19:54:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368464056063 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368464056062 2013.05.13 19:54:16)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368464056094 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368464056093 2013.05.13 19:54:16)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368464056126 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368464056125 2013.05.13 19:54:16)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368464056144 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368464056140 2013.05.13 19:54:16)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368464056175 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368464056171 2013.05.13 19:54:16)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368464056206 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368464056203 2013.05.13 19:54:16)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(3)(0)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368464056251 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368464056250 2013.05.13 19:54:16)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368464056269 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368464056265 2013.05.13 19:54:16)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368464056300 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368464056296 2013.05.13 19:54:16)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368464056329 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368464056328 2013.05.13 19:54:16)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368464056360 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368464056359 2013.05.13 19:54:16)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368464056391 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368464056390 2013.05.13 19:54:16)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17153         1368464056422 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368464056421 2013.05.13 19:54:16)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__110(_architecture 3 0 110 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 121 
    (_instantiation COMPARARE 0 123 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 135 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__124(_architecture 4 0 124 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__125(_architecture 5 0 125 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__133(_architecture 7 0 133 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 140 
    (_instantiation MUX_REST 0 143 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 144 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 146 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 148 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__145(_architecture 8 0 145 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__147(_architecture 9 0 147 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni ))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368468063274 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368468063275 2013.05.13 21:01:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368468063492 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368468063492 2013.05.13 21:01:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368468063716 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368468063716 2013.05.13 21:01:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368468063876 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368468063876 2013.05.13 21:01:03)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368468064087 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368468064087 2013.05.13 21:01:04)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368468064354 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368468064354 2013.05.13 21:01:04)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368468064557 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368468064557 2013.05.13 21:01:04)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368468064731 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368468064731 2013.05.13 21:01:04)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368468064921 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368468064921 2013.05.13 21:01:04)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368468065387 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368468065387 2013.05.13 21:01:05)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368468065572 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368468065572 2013.05.13 21:01:05)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368468065769 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368468065768 2013.05.13 21:01:05)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368468065945 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368468065946 2013.05.13 21:01:05)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368468066160 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368468066160 2013.05.13 21:01:06)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368468066347 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368468066346 2013.05.13 21:01:06)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368468066549 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368468066549 2013.05.13 21:01:06)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368468066780 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368468066780 2013.05.13 21:01:06)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368468066982 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368468066982 2013.05.13 21:01:06)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17255         1368468067222 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368468067222 2013.05.13 21:01:07)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__110(_architecture 3 0 110 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 121 
    (_instantiation COMPARARE 0 123 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 135 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__124(_architecture 4 0 124 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__125(_architecture 5 0 125 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__133(_architecture 7 0 133 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 140 
    (_instantiation MUX_REST 0 143 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 144 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 146 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 148 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__145(_architecture 8 0 145 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__147(_architecture 9 0 147 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368468256124 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368468256124 2013.05.13 21:04:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368468256354 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368468256354 2013.05.13 21:04:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368468256580 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368468256580 2013.05.13 21:04:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368468256760 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368468256760 2013.05.13 21:04:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368468256996 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368468256995 2013.05.13 21:04:16)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368468257317 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368468257317 2013.05.13 21:04:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368468257513 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368468257514 2013.05.13 21:04:17)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368468257716 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368468257715 2013.05.13 21:04:17)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368468257891 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368468257891 2013.05.13 21:04:17)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368468258091 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368468258091 2013.05.13 21:04:18)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368468258312 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368468258312 2013.05.13 21:04:18)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368468258524 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368468258523 2013.05.13 21:04:18)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368468258734 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368468258734 2013.05.13 21:04:18)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368468258968 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368468258968 2013.05.13 21:04:18)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368468259152 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368468259152 2013.05.13 21:04:19)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368468259359 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368468259359 2013.05.13 21:04:19)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368468259587 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368468259587 2013.05.13 21:04:19)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368468259769 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368468259769 2013.05.13 21:04:19)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17255         1368468259983 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368468259983 2013.05.13 21:04:19)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 83 
    (_instantiation select_bani 0 86 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 87 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 88 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 90 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__85(_architecture 0 0 85 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__89(_architecture 1 0 89 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 94 
    (_instantiation incarcare_dist 0 106 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 107 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 108 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 97 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__96(_architecture 2 0 96 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__110(_architecture 3 0 110 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 121 
    (_instantiation COMPARARE 0 123 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 135 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__124(_architecture 4 0 124 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__125(_architecture 5 0 125 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__132(_architecture 6 0 132 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__133(_architecture 7 0 133 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 140 
    (_instantiation MUX_REST 0 143 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 144 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 146 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 148 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__145(_architecture 8 0 145 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__147(_architecture 9 0 147 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 77 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368468594884 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368468594884 2013.05.13 21:09:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368468595246 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368468595246 2013.05.13 21:09:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368468595508 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368468595508 2013.05.13 21:09:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368468595708 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368468595709 2013.05.13 21:09:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368468595983 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368468595983 2013.05.13 21:09:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368468596239 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368468596239 2013.05.13 21:09:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368468596442 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368468596442 2013.05.13 21:09:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368468596640 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368468596640 2013.05.13 21:09:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368468596853 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368468596853 2013.05.13 21:09:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368468597522 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368468597522 2013.05.13 21:09:57)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368468597824 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368468597824 2013.05.13 21:09:57)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368468598062 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368468598062 2013.05.13 21:09:58)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368468598242 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368468598242 2013.05.13 21:09:58)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368468598445 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368468598445 2013.05.13 21:09:58)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368468598632 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368468598632 2013.05.13 21:09:58)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368468598845 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368468598845 2013.05.13 21:09:58)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368468599261 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368468599261 2013.05.13 21:09:59)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368468599557 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368468599558 2013.05.13 21:09:59)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17297         1368468599770 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368468599771 2013.05.13 21:09:59)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 91 
    (_instantiation select_bani 0 94 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 95 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 96 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 98 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__93(_architecture 0 0 93 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 102 
    (_instantiation incarcare_dist 0 114 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 115 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 116 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 105 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__104(_architecture 2 0 104 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__118(_architecture 3 0 118 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 129 
    (_instantiation COMPARARE 0 131 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 143 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__132(_architecture 4 0 132 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__133(_architecture 5 0 133 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__140(_architecture 6 0 140 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__141(_architecture 7 0 141 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 148 
    (_instantiation MUX_REST 0 151 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 152 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 154 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 156 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__153(_architecture 8 0 153 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__155(_architecture 9 0 155 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 83 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 86 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 89 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368468927228 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368468927228 2013.05.13 21:15:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368468927463 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368468927463 2013.05.13 21:15:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368468927711 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368468927711 2013.05.13 21:15:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368468927894 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368468927894 2013.05.13 21:15:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368468928090 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368468928089 2013.05.13 21:15:28)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368468928291 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368468928291 2013.05.13 21:15:28)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368468928489 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368468928489 2013.05.13 21:15:28)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368468928702 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368468928703 2013.05.13 21:15:28)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368468928925 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368468928924 2013.05.13 21:15:28)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368468929444 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368468929444 2013.05.13 21:15:29)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368468929648 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368468929648 2013.05.13 21:15:29)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368468929830 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368468929829 2013.05.13 21:15:29)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368468929997 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368468929996 2013.05.13 21:15:29)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368468930175 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368468930175 2013.05.13 21:15:30)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368468930367 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368468930366 2013.05.13 21:15:30)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368468930585 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368468930586 2013.05.13 21:15:30)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368468930817 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368468930817 2013.05.13 21:15:30)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368468931174 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368468931174 2013.05.13 21:15:31)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17297         1368468931380 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368468931380 2013.05.13 21:15:31)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 91 
    (_instantiation select_bani 0 94 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 95 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 96 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 98 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__93(_architecture 0 0 93 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 102 
    (_instantiation incarcare_dist 0 114 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 115 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 116 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 105 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__104(_architecture 2 0 104 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__117(_architecture 3 0 117 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 128 
    (_instantiation COMPARARE 0 130 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 142 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__131(_architecture 4 0 131 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__132(_architecture 5 0 132 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__139(_architecture 6 0 139 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__140(_architecture 7 0 140 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 147 
    (_instantiation MUX_REST 0 150 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 151 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 153 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 155 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__152(_architecture 8 0 152 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__154(_architecture 9 0 154 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 83 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 86 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 89 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17297         1368469226777 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368469226777 2013.05.13 21:20:26)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 91 
    (_instantiation select_bani 0 94 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 95 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 96 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 98 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 93 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__93(_architecture 0 0 93 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__97(_architecture 1 0 97 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 102 
    (_instantiation incarcare_dist 0 114 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 115 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 116 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 105 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__104(_architecture 2 0 104 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__117(_architecture 3 0 117 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 128 
    (_instantiation COMPARARE 0 130 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 142 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__131(_architecture 4 0 131 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__132(_architecture 5 0 132 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__139(_architecture 6 0 139 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__140(_architecture 7 0 140 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 147 
    (_instantiation MUX_REST 0 150 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 151 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 153 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 155 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__152(_architecture 8 0 152 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__154(_architecture 9 0 154 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 83 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 86 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 89 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17298         1368469394723 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368469394723 2013.05.13 21:23:14)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 93 
    (_instantiation select_bani 0 96 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 97 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 98 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 100 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__95(_architecture 0 0 95 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 104 
    (_instantiation incarcare_dist 0 116 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 117 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 118 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 107 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__106(_architecture 2 0 106 (_process (_simple)(_target(13))(_sensitivity(2))(_read(0)))))
        (line__119(_architecture 3 0 119 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 130 
    (_instantiation COMPARARE 0 132 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 144 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__133(_architecture 4 0 133 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__134(_architecture 5 0 134 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__141(_architecture 6 0 141 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__142(_architecture 7 0 142 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 149 
    (_instantiation MUX_REST 0 152 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 153 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 155 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 157 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__154(_architecture 8 0 154 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__156(_architecture 9 0 156 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 91 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368469621779 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368469621779 2013.05.13 21:27:01)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368469621997 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368469621997 2013.05.13 21:27:01)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368469622237 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368469622237 2013.05.13 21:27:02)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368469622440 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368469622439 2013.05.13 21:27:02)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368469622655 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368469622655 2013.05.13 21:27:02)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368469622883 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368469622883 2013.05.13 21:27:02)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368469623486 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368469623485 2013.05.13 21:27:03)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368469623679 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368469623679 2013.05.13 21:27:03)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368469623902 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368469623902 2013.05.13 21:27:03)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368469624102 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368469624102 2013.05.13 21:27:04)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368469624308 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368469624308 2013.05.13 21:27:04)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368469624517 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368469624516 2013.05.13 21:27:04)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368469624702 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368469624703 2013.05.13 21:27:04)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368469624906 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368469624906 2013.05.13 21:27:04)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368469625255 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368469625254 2013.05.13 21:27:05)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368469625445 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368469625445 2013.05.13 21:27:05)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368469625691 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368469625691 2013.05.13 21:27:05)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368469625882 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368469625882 2013.05.13 21:27:05)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17288         1368469626095 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368469626096 2013.05.13 21:27:06)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368187931910)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 93 
    (_instantiation select_bani 0 96 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 97 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 98 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 100 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{1{6~to~8}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_to (i 6)(i 8))))))
      (_process
        (line__95(_architecture 0 0 95 (_assignment (_simple)(_alias((selectie_bani)(SW(t_6_8))))(_target(18))(_sensitivity(0(t_6_8))))))
        (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 104 
    (_instantiation incarcare_dist 0 116 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 117 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 118 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 107 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__106(_architecture 2 0 106 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__119(_architecture 3 0 119 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 130 
    (_instantiation COMPARARE 0 132 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 144 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__133(_architecture 4 0 133 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__134(_architecture 5 0 134 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__141(_architecture 6 0 141 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__142(_architecture 7 0 142 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 149 
    (_instantiation MUX_REST 0 152 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 153 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 155 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 157 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__154(_architecture 8 0 154 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__156(_architecture 9 0 156 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~to~8}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 8))))))
    (_port (_internal SW ~std_logic_vector{1~to~8}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 91 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368469859802 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368469859802 2013.05.13 21:30:59)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368469860002 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368469860001 2013.05.13 21:31:00)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368469860181 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368469860181 2013.05.13 21:31:00)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368469860372 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368469860372 2013.05.13 21:31:00)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368469860606 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368469860606 2013.05.13 21:31:00)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368469860829 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368469860829 2013.05.13 21:31:00)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368469861038 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368469861038 2013.05.13 21:31:01)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368469861383 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368469861383 2013.05.13 21:31:01)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368469861658 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368469861657 2013.05.13 21:31:01)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368469861940 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368469861940 2013.05.13 21:31:01)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368469862126 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368469862126 2013.05.13 21:31:02)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368469862355 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368469862355 2013.05.13 21:31:02)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368469862572 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368469862571 2013.05.13 21:31:02)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368469862843 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368469862842 2013.05.13 21:31:02)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368469863156 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368469863156 2013.05.13 21:31:03)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368469863360 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368469863360 2013.05.13 21:31:03)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368469863550 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368469863550 2013.05.13 21:31:03)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368469863728 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368469863728 2013.05.13 21:31:03)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17308         1368469863931 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368469863931 2013.05.13 21:31:03)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368469863842)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 93 
    (_instantiation select_bani 0 96 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 97 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 98 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 100 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__95(_architecture 0 0 95 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 104 
    (_instantiation incarcare_dist 0 116 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 117 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 118 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 107 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__106(_architecture 2 0 106 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__119(_architecture 3 0 119 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 130 
    (_instantiation COMPARARE 0 132 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 144 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__133(_architecture 4 0 133 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__134(_architecture 5 0 134 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__141(_architecture 6 0 141 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__142(_architecture 7 0 142 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 149 
    (_instantiation MUX_REST 0 152 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 153 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 155 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 157 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__154(_architecture 8 0 154 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__156(_architecture 9 0 156 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SW ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 91 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368470088788 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368470088788 2013.05.13 21:34:48)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368470088989 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368470088989 2013.05.13 21:34:48)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368470089304 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368470089304 2013.05.13 21:34:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368470089530 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368470089530 2013.05.13 21:34:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368470089819 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368470089819 2013.05.13 21:34:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368470090050 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368470090050 2013.05.13 21:34:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368470090326 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368470090326 2013.05.13 21:34:50)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368470090605 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368470090605 2013.05.13 21:34:50)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368470090804 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368470090804 2013.05.13 21:34:50)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368470090993 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368470090993 2013.05.13 21:34:50)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368470091366 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368470091365 2013.05.13 21:34:51)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368470091575 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368470091574 2013.05.13 21:34:51)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368470091776 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368470091776 2013.05.13 21:34:51)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368470092029 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368470092028 2013.05.13 21:34:52)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368470092218 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368470092217 2013.05.13 21:34:52)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368470092419 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368470092420 2013.05.13 21:34:52)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368470092618 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368470092618 2013.05.13 21:34:52)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368470092796 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368470092796 2013.05.13 21:34:52)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17308         1368470093012 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368470093012 2013.05.13 21:34:53)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368469863842)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 93 
    (_instantiation select_bani 0 96 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 97 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 98 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 100 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__95(_architecture 0 0 95 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__99(_architecture 1 0 99 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 104 
    (_instantiation incarcare_dist 0 116 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 117 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 118 (_component numarator )
      (_port
        ((D)(_string \"000000000"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)((i 2)))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 107 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__106(_architecture 2 0 106 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__119(_architecture 3 0 119 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 130 
    (_instantiation COMPARARE 0 132 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 144 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__133(_architecture 4 0 133 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__134(_architecture 5 0 134 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__141(_architecture 6 0 141 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__142(_architecture 7 0 142 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 149 
    (_instantiation MUX_REST 0 152 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 153 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 155 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 157 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__154(_architecture 8 0 154 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__156(_architecture 9 0 156 (_assignment (_simple)(_target(30))(_sensitivity(31)(32)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SW ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 91 (_architecture (_uni (_string \"000000000"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368470318083 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368470318083 2013.05.13 21:38:38)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368470318296 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368470318296 2013.05.13 21:38:38)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368470318544 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368470318544 2013.05.13 21:38:38)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368470318732 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368470318732 2013.05.13 21:38:38)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368470318953 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368470318952 2013.05.13 21:38:38)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368470319323 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368470319324 2013.05.13 21:38:39)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368470319509 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368470319510 2013.05.13 21:38:39)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368470319731 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368470319732 2013.05.13 21:38:39)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368470319956 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368470319956 2013.05.13 21:38:39)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368470320177 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368470320177 2013.05.13 21:38:40)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368470320421 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368470320421 2013.05.13 21:38:40)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368470320664 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368470320663 2013.05.13 21:38:40)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368470320855 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368470320855 2013.05.13 21:38:40)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368470321255 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368470321254 2013.05.13 21:38:41)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368470321423 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368470321423 2013.05.13 21:38:41)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368470321692 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368470321692 2013.05.13 21:38:41)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368470321872 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368470321871 2013.05.13 21:38:41)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368470322024 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368470322024 2013.05.13 21:38:42)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000043 55 1837          1368470564342 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368470564342 2013.05.13 21:42:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368470564551 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368470564551 2013.05.13 21:42:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368470564783 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368470564783 2013.05.13 21:42:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368470564983 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368470564984 2013.05.13 21:42:44)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368470565323 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368470565322 2013.05.13 21:42:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368470565549 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368470565549 2013.05.13 21:42:45)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368470565777 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368470565778 2013.05.13 21:42:45)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368470565939 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368470565938 2013.05.13 21:42:45)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368470566090 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368470566089 2013.05.13 21:42:46)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368470566239 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368470566238 2013.05.13 21:42:46)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368470566406 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368470566406 2013.05.13 21:42:46)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1881          1368470566569 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368470566568 2013.05.13 21:42:46)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 )))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368470566828 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368470566828 2013.05.13 21:42:46)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368470567328 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368470567328 2013.05.13 21:42:47)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368470567514 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368470567513 2013.05.13 21:42:47)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368470567671 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368470567671 2013.05.13 21:42:47)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368470567877 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368470567877 2013.05.13 21:42:47)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368470568108 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368470568108 2013.05.13 21:42:48)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17310         1368470568338 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368470568338 2013.05.13 21:42:48)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368469863842)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 94 
    (_instantiation select_bani 0 97 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 98 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 99 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 101 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__96(_architecture 0 0 96 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__100(_architecture 1 0 100 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 105 
    (_instantiation incarcare_dist 0 117 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 118 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 119 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 108 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__107(_architecture 2 0 107 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__120(_architecture 3 0 120 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 131 
    (_instantiation COMPARARE 0 133 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 145 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__134(_architecture 4 0 134 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__135(_architecture 5 0 135 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__142(_architecture 6 0 142 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__143(_architecture 7 0 143 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 150 
    (_instantiation MUX_REST 0 153 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 154 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 156 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 158 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__155(_architecture 8 0 155 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__157(_architecture 9 0 157 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SW ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 92 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17317         1368471247866 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368471247865 2013.05.13 21:54:07)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368469863842)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1320 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1322 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~134 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1310 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1312 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~132 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~138 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1326 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1326~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1328 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{7{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1336 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1336 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal SW ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~134 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1320 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1332 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1332 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1332 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1332 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1332 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1334 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1334 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1332 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1332 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1332 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1332 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1332 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17322         1368471292424 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368471292424 2013.05.13 21:54:52)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17322         1368472319825 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368472319825 2013.05.13 22:11:59)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17322         1368472397171 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368472397171 2013.05.13 22:13:17)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(rest_temp))
        ((B)(nr_monezi))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368473065946 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368473065946 2013.05.13 22:24:25)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368473066350 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368473066350 2013.05.13 22:24:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368473066536 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368473066536 2013.05.13 22:24:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368473066699 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368473066699 2013.05.13 22:24:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368473066914 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368473066914 2013.05.13 22:24:26)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368473067491 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368473067491 2013.05.13 22:24:27)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368473067668 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368473067668 2013.05.13 22:24:27)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368473067811 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368473067811 2013.05.13 22:24:27)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3653          1368473067990 time_7_s
(_unit VHDL (timer 0 5 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368473067989 2013.05.13 22:24:27)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366917497467)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1717          1368473068141 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368473068142 2013.05.13 22:24:28)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 )))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368473068328 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368473068328 2013.05.13 22:24:28)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368473068508 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368473068508 2013.05.13 22:24:28)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368473068646 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368473068645 2013.05.13 22:24:28)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368473068802 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368473068802 2013.05.13 22:24:28)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368473068958 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368473068957 2013.05.13 22:24:28)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368473069259 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368473069259 2013.05.13 22:24:29)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368473069429 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368473069430 2013.05.13 22:24:29)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368473069625 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368473069625 2013.05.13 22:24:29)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17322         1368473069786 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368473069786 2013.05.13 22:24:29)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17322         1368473520065 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368473520065 2013.05.13 22:32:00)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000049 55 1740          1368473563301 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368473563301 2013.05.13 22:32:43)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000046 55 1341          1368474045527 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368474045527 2013.05.13 22:40:45)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474045743 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368474045743 2013.05.13 22:40:45)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3664          1368474045931 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368474045930 2013.05.13 22:40:45)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000043 55 1837          1368474049559 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368474049560 2013.05.13 22:40:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368474049752 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368474049752 2013.05.13 22:40:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368474049962 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368474049962 2013.05.13 22:40:49)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368474050129 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368474050129 2013.05.13 22:40:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368474050314 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368474050314 2013.05.13 22:40:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368474050511 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368474050511 2013.05.13 22:40:50)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368474050684 store
(_unit VHDL (dff 0 6 (store 0 11 ))
  (_version v33)
  (_time 1368474050683 2013.05.13 22:40:50)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474050848 divider
(_unit VHDL (clk_1s 0 29 (divider 0 33 ))
  (_version v33)
  (_time 1368474050848 2013.05.13 22:40:50)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 36 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 36 (_process 0 ((i 2)))))
    (_process
      (line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3664          1368474051319 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 58 ))
  (_version v33)
  (_time 1368474051319 2013.05.13 22:40:51)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 65 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 69 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 70 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 71 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 72 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 71 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 67 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 71 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__74(_architecture 0 0 74 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1740          1368474051593 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368474051593 2013.05.13 22:40:51)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368474051825 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368474051826 2013.05.13 22:40:51)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368474052015 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368474052014 2013.05.13 22:40:52)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368474052180 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368474052180 2013.05.13 22:40:52)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368474052375 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368474052375 2013.05.13 22:40:52)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(2)(5)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368474052584 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368474052583 2013.05.13 22:40:52)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368474052779 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368474052779 2013.05.13 22:40:52)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368474052963 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368474052964 2013.05.13 22:40:52)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368474053221 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368474053221 2013.05.13 22:40:53)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17322         1368474053421 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368474053421 2013.05.13 22:40:53)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000047 55 17322         1368474168466 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368474168465 2013.05.13 22:42:48)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000046 55 1341          1368474471046 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368474471046 2013.05.13 22:47:51)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474471241 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368474471241 2013.05.13 22:47:51)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3664          1368474471399 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368474471398 2013.05.13 22:47:51)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 70 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 71 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 72 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 73 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 72 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000043 55 1837          1368474474982 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368474474983 2013.05.13 22:47:54)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368474475262 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368474475262 2013.05.13 22:47:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368474475476 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368474475476 2013.05.13 22:47:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368474475631 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368474475631 2013.05.13 22:47:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368474475848 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368474475848 2013.05.13 22:47:55)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368474476070 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368474476070 2013.05.13 22:47:56)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368474476186 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368474476185 2013.05.13 22:47:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474476339 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368474476339 2013.05.13 22:47:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3664          1368474476559 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368474476559 2013.05.13 22:47:56)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 70 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 71 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 72 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 73 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 68 (_architecture (_uni ))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 72 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1740          1368474476701 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368474476700 2013.05.13 22:47:56)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368474476888 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368474476889 2013.05.13 22:47:56)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368474477338 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368474477338 2013.05.13 22:47:57)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368474477529 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368474477529 2013.05.13 22:47:57)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368474477711 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368474477711 2013.05.13 22:47:57)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368474477883 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368474477882 2013.05.13 22:47:57)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368474478154 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368474478154 2013.05.13 22:47:58)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368474478351 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368474478351 2013.05.13 22:47:58)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368474478552 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368474478552 2013.05.13 22:47:58)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17322         1368474478753 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368474478753 2013.05.13 22:47:58)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368474737245 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368474737245 2013.05.13 22:52:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368474737447 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368474737447 2013.05.13 22:52:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368474737609 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368474737609 2013.05.13 22:52:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368474737763 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368474737763 2013.05.13 22:52:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368474737989 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368474737990 2013.05.13 22:52:17)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368474738194 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368474738194 2013.05.13 22:52:18)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1341          1368474738308 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368474738308 2013.05.13 22:52:18)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474738475 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368474738475 2013.05.13 22:52:18)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3685          1368474738663 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368474738663 2013.05.13 22:52:18)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 70 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 71 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 72 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 73 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 68 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 72 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1740          1368474738829 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368474738829 2013.05.13 22:52:18)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368474739032 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368474739080 2013.05.13 22:52:19)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368474739510 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368474739509 2013.05.13 22:52:19)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368474739723 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368474739723 2013.05.13 22:52:19)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368474739898 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368474739898 2013.05.13 22:52:19)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368474740074 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368474740073 2013.05.13 22:52:20)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368474740271 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368474740271 2013.05.13 22:52:20)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368474740448 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368474740448 2013.05.13 22:52:20)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368474740636 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368474740636 2013.05.13 22:52:20)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17322         1368474740851 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368474740851 2013.05.13 22:52:20)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000046 55 1341          1368474750594 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368474750593 2013.05.13 22:52:30)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581188)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474750789 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368474750788 2013.05.13 22:52:30)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3685          1368474750982 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368474750982 2013.05.13 22:52:30)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 70 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 71 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 72 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 73 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 68 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 72 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368474784968 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368474784969 2013.05.13 22:53:04)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474785163 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368474785163 2013.05.13 22:53:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3685          1368474785316 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368474785315 2013.05.13 22:53:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 70 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 71 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 72 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 73 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 68 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 72 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000043 55 1837          1368474790057 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368474790057 2013.05.13 22:53:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368474790229 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368474790230 2013.05.13 22:53:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368474790477 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368474790477 2013.05.13 22:53:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368474790654 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368474790654 2013.05.13 22:53:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368474790869 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368474790869 2013.05.13 22:53:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368474791299 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368474791299 2013.05.13 22:53:11)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1355          1368474791487 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368474791487 2013.05.13 22:53:11)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368474791685 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368474791685 2013.05.13 22:53:11)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3685          1368474791936 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368474791936 2013.05.13 22:53:11)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 65 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ))))
      )
    )
  )
  (_instantiation DIvide 0 70 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 71 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 72 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 73 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 72 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 68 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 72 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1740          1368474792109 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368474792109 2013.05.13 22:53:12)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368474792322 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368474792322 2013.05.13 22:53:12)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368474792520 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368474792519 2013.05.13 22:53:12)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368474792698 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368474792698 2013.05.13 22:53:12)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368474792964 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368474792964 2013.05.13 22:53:12)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368474793244 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368474793244 2013.05.13 22:53:13)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368474793450 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368474793449 2013.05.13 22:53:13)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368474793613 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368474793613 2013.05.13 22:53:13)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368474793791 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368474793791 2013.05.13 22:53:13)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17322         1368474793983 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368474793983 2013.05.13 22:53:13)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000043 55 1837          1368475208783 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368475208783 2013.05.13 23:00:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368475208994 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368475208994 2013.05.13 23:00:08)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368475209413 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368475209412 2013.05.13 23:00:09)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368475209624 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368475209624 2013.05.13 23:00:09)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368475209850 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368475209850 2013.05.13 23:00:09)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368475210125 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368475210126 2013.05.13 23:00:10)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1355          1368475210330 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368475210329 2013.05.13 23:00:10)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368475210533 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368475210533 2013.05.13 23:00:10)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368475210889 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368475210889 2013.05.13 23:00:10)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1740          1368475211287 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368475211287 2013.05.13 23:00:11)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368475211513 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368475211513 2013.05.13 23:00:11)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368475211746 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368475211745 2013.05.13 23:00:11)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368475211943 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368475211943 2013.05.13 23:00:11)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368475212149 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368475212149 2013.05.13 23:00:12)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368475212358 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368475212357 2013.05.13 23:00:12)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368475212568 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368475212568 2013.05.13 23:00:12)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368475212776 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368475212776 2013.05.13 23:00:12)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368475213034 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368475213034 2013.05.13 23:00:13)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17322         1368475213261 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368475213261 2013.05.13 23:00:13)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (timer
      (_object
        (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(1)(18(0))(18(1))(18(2))))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation temoporizare_7secunde 0 151 (_component timer )
      (_port
        ((SIG)(elib_bilet_timer))
        ((CLK)(CLK_50H))
        ((Q)(reset_suma_curenta))
      )
      (_use (_entity . timer)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 156 
    (_instantiation MUX_REST 0 159 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 160 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 162 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 164 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__161(_architecture 8 0 161 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__163(_architecture 9 0 163 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 13 -1
  )
)
I 000046 55 1355          1368475679080 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368475679080 2013.05.13 23:07:59)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368475679287 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368475679287 2013.05.13 23:07:59)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368475679483 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368475679483 2013.05.13 23:07:59)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368476002207 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368476002207 2013.05.13 23:13:22)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368476002430 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368476002429 2013.05.13 23:13:22)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368476002613 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368476002613 2013.05.13 23:13:22)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368476575101 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368476575101 2013.05.13 23:22:55)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368476575359 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368476575359 2013.05.13 23:22:55)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368476575501 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368476575500 2013.05.13 23:22:55)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368477041546 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368477041546 2013.05.13 23:30:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368477041740 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368477041740 2013.05.13 23:30:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368477041927 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368477041927 2013.05.13 23:30:41)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368477060276 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368477060276 2013.05.13 23:31:00)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368477060514 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368477060514 2013.05.13 23:31:00)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368477060710 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368477060710 2013.05.13 23:31:00)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368477214512 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368477214511 2013.05.13 23:33:34)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368477214705 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368477214705 2013.05.13 23:33:34)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368477214916 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368477214916 2013.05.13 23:33:34)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368477425166 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368477425165 2013.05.13 23:37:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368477425388 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368477425388 2013.05.13 23:37:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368477425607 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368477425607 2013.05.13 23:37:05)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000046 55 1355          1368477498165 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368477498165 2013.05.13 23:38:18)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368477498339 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368477498339 2013.05.13 23:38:18)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368477498527 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368477498527 2013.05.13 23:38:18)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000047 55 16877         1368477898525 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368477898525 2013.05.13 23:44:58)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__152(_architecture 8 0 152 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 157 
    (_instantiation MUX_REST 0 160 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 161 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 163 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 165 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__162(_architecture 9 0 162 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 16877         1368477909600 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368477909600 2013.05.13 23:45:09)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__152(_architecture 8 0 152 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 157 
    (_instantiation MUX_REST 0 160 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 161 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 163 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 165 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__162(_architecture 9 0 162 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 16877         1368477917750 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368477917750 2013.05.13 23:45:17)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__152(_architecture 8 0 152 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 157 
    (_instantiation MUX_REST 0 160 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 161 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 163 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 165 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__162(_architecture 9 0 162 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 16877         1368477930192 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368477930192 2013.05.13 23:45:30)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 100 
    (_instantiation select_bani 0 103 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 104 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 105 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 107 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__102(_architecture 0 0 102 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__106(_architecture 1 0 106 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 111 
    (_instantiation incarcare_dist 0 123 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 124 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 125 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 114 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 114 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__113(_architecture 2 0 113 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__126(_architecture 3 0 126 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 137 
    (_instantiation COMPARARE 0 139 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__140(_architecture 4 0 140 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__141(_architecture 5 0 141 (_process (_simple)(_target(27))(_sensitivity(16)))))
        (line__148(_architecture 6 0 148 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)))))
        (line__149(_architecture 7 0 149 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__152(_architecture 8 0 152 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 157 
    (_instantiation MUX_REST 0 160 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 161 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 163 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 165 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__162(_architecture 9 0 162 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__164(_architecture 10 0 164 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 17024         1368478332748 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368478332748 2013.05.13 23:52:12)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 101 
    (_instantiation select_bani 0 104 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 105 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 106 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 108 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 112 
    (_instantiation incarcare_dist 0 124 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 125 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 126 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 115 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__114(_architecture 2 0 114 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__127(_architecture 3 0 127 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 138 
    (_instantiation COMPARARE 0 140 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__141(_architecture 4 0 141 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__142(_architecture 5 0 142 (_process (_simple)(_target(27)(34))(_sensitivity(16))(_read(14)))))
        (line__152(_architecture 6 0 152 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)(34)))))
        (line__153(_architecture 7 0 153 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__156(_architecture 8 0 156 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 161 
    (_instantiation MUX_REST 0 164 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 165 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 167 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 169 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__166(_architecture 9 0 166 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__168(_architecture 10 0 168 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal dist_nenula ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000047 55 17024         1368478573494 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368478573494 2013.05.13 23:56:13)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 101 
    (_instantiation select_bani 0 104 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 105 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 106 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 108 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 112 
    (_instantiation incarcare_dist 0 124 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 125 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 126 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 115 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__114(_architecture 2 0 114 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__127(_architecture 3 0 127 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 138 
    (_instantiation COMPARARE 0 140 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__141(_architecture 4 0 141 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__142(_architecture 5 0 142 (_process (_simple)(_target(27)(34))(_sensitivity(16))(_read(14)))))
        (line__152(_architecture 6 0 152 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)(34)))))
        (line__153(_architecture 7 0 153 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__156(_architecture 8 0 156 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 161 
    (_instantiation MUX_REST 0 164 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 165 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 167 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 169 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__166(_architecture 9 0 166 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__168(_architecture 10 0 168 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal dist_nenula ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
I 000043 55 1837          1368478578073 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368478578073 2013.05.13 23:56:18)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
I 000044 55 2218          1368478578285 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368478578285 2013.05.13 23:56:18)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
I 000046 55 1394          1368478578484 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368478578484 2013.05.13 23:56:18)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
I 000043 55 1370          1368478578689 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368478578689 2013.05.13 23:56:18)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
I 000048 55 6420          1368478578906 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368478578905 2013.05.13 23:56:18)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
I 000043 55 12794         1368478579425 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368478579425 2013.05.13 23:56:19)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
I 000046 55 1355          1368478579624 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368478579624 2013.05.13 23:56:19)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
I 000048 55 1507          1368478579833 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368478579833 2013.05.13 23:56:19)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
I 000049 55 3699          1368478580057 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368478580057 2013.05.13 23:56:20)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
I 000049 55 1740          1368478580255 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368478580255 2013.05.13 23:56:20)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
I 000050 55 1415          1368478580457 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368478580457 2013.05.13 23:56:20)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
I 000047 55 1904          1368478580648 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368478580647 2013.05.13 23:56:20)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
I 000055 55 1722          1368478580834 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368478580834 2013.05.13 23:56:20)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
I 000046 55 1428          1368478581237 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368478581237 2013.05.13 23:56:21)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
I 000056 55 3748          1368478581424 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368478581423 2013.05.13 23:56:21)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
I 000049 55 3514          1368478581604 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368478581604 2013.05.13 23:56:21)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
I 000059 55 1714          1368478581802 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368478581802 2013.05.13 23:56:21)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
I 000050 55 1608          1368478582002 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368478582002 2013.05.13 23:56:22)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
I 000047 55 17024         1368478582185 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368478582185 2013.05.13 23:56:22)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 101 
    (_instantiation select_bani 0 104 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 105 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 106 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 108 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 112 
    (_instantiation incarcare_dist 0 124 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 125 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 126 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 115 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__114(_architecture 2 0 114 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__127(_architecture 3 0 127 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 138 
    (_instantiation COMPARARE 0 140 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__141(_architecture 4 0 141 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__142(_architecture 5 0 142 (_process (_simple)(_target(27)(34))(_sensitivity(16))(_read(14)))))
        (line__152(_architecture 6 0 152 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)(34)))))
        (line__153(_architecture 7 0 153 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__156(_architecture 8 0 156 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 161 
    (_instantiation MUX_REST 0 164 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 165 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 167 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 169 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__166(_architecture 9 0 166 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__168(_architecture 10 0 168 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal dist_nenula ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
V 000043 55 1837          1368478639226 a1
(_unit VHDL (bcd_to_7_seg 0 5 (a1 0 10 ))
  (_version v33)
  (_time 1368478639226 2013.05.13 23:57:19)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582629)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal I ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal a ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal b ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal c ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal e ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal f ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal g ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(1)(2)(3)(4)(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
  )
  (_model . a1 1 -1
  )
)
V 000044 55 2218          1368478639430 MUX
(_unit VHDL (mux_4_to_1 0 34 (mux 0 43 ))
  (_version v33)
  (_time 1368478639431 2013.05.13 23:57:19)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916582984)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~124 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~126 0 37 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~128 0 38 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~12 0 39 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1210 0 40 (_entity (_out ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(4))(_read(1)(2)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . MUX 1 -1
  )
)
V 000046 55 1394          1368478639625 count
(_unit VHDL (count_to_3 0 62 (count 0 67 ))
  (_version v33)
  (_time 1368478639625 2013.05.13 23:57:19)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583351)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1212 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal Q ~std_logic_vector{1~downto~0}~1212 0 64 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_variable (_internal a ~std_logic_vector{1~downto~0}~13 0 70 (_process 0 (_string \"00"\))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . count 1 -1
  )
)
V 000043 55 1370          1368478639824 an
(_unit VHDL (an_select 0 82 (an 0 87 ))
  (_version v33)
  (_time 1368478639824 2013.05.13 23:57:19)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583519)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~1214 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{1~downto~0}~1214 0 83 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1216 0 84 (_entity (_out ))))
    (_process
      (line__89(_architecture 0 0 89 (_process (_simple)(_target(1(3))(1(2))(1(1))(1(0)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . an 1 -1
  )
)
V 000048 55 6420          1368478640080 afis_nr
(_unit VHDL (afisare_numar 0 108 (afis_nr 0 116 ))
  (_version v33)
  (_time 1368478640079 2013.05.13 23:57:20)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583686)
    (_use )
  )
  (_component
    (count_to_3
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 123 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{1~downto~0}~1334 0 124 (_entity (_out ))))
      )
    )
    (MUX_4_to_1
      (_object
        (_port (_internal a ~std_logic_vector{3~downto~0}~1336 0 127 (_entity (_in ))))
        (_port (_internal b ~std_logic_vector{3~downto~0}~1338 0 128 (_entity (_in ))))
        (_port (_internal c ~std_logic_vector{3~downto~0}~1340 0 129 (_entity (_in ))))
        (_port (_internal d ~std_logic_vector{3~downto~0}~1342 0 130 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1344 0 131 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1346 0 132 (_entity (_out ))))
      )
    )
    (BCD_to_7_seg
      (_object
        (_port (_internal I ~std_logic_vector{3~downto~0}~1348 0 135 (_entity (_in ))))
        (_port (_internal a ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal b ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal c ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal e ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal f ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
        (_port (_internal g ~extieee.std_logic_1164.std_logic 0 136 (_entity (_out ))))
      )
    )
    (an_select
      (_object
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~1330 0 119 (_entity (_in ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1332 0 120 (_entity (_out ))))
      )
    )
  )
  (_instantiation count 0 139 (_component count_to_3 )
    (_port
      ((CLK)(CLK))
      ((Q)(SELEC))
    )
    (_use (_entity . count_to_3)
    )
  )
  (_instantiation MUX_SELECT 0 140 (_component MUX_4_to_1 )
    (_port
      ((a)(C4))
      ((b)(C3))
      ((c)(C2))
      ((d)(C1))
      ((SEL)(SELEC))
      ((Y)(Y_temp))
    )
    (_use (_entity . mux_4_to_1)
    )
  )
  (_instantiation DECODE 0 141 (_component BCD_to_7_seg )
    (_port
      ((I)(Y_temp))
      ((a)(Y(6)))
      ((b)(Y(5)))
      ((c)(Y(4)))
      ((d)(Y(3)))
      ((e)(Y(2)))
      ((f)(Y(1)))
      ((g)(Y(0)))
    )
    (_use (_entity . bcd_to_7_seg)
    )
  )
  (_instantiation ANODE 0 142 (_component an_select )
    (_port
      ((SEL)(SELEC))
      ((an)(an))
    )
    (_use (_entity . an_select)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~1224 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C4 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C3 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C2 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal C1 ~std_logic_vector{3~downto~0}~1224 0 109 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 110 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~12 0 111 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 112 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1226 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1226 0 113 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1328 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELEC ~std_logic_vector{1~downto~0}~1328 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Y_temp ~std_logic_vector{3~downto~0}~13 0 117 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1334 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 128 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1344 0 131 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__143(_architecture 0 0 143 (_process (_simple)(_target(6))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 )
  )
  (_model . afis_nr 1 -1
  )
)
V 000043 55 12794         1368478640310 AP
(_unit VHDL (afisare_pret 0 159 (ap 0 167 ))
  (_version v33)
  (_time 1368478640310 2013.05.13 23:57:20)
  (_source (\./src/AFISARE_7_segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366916583869)
    (_use )
  )
  (_component
    (afisare_numar
      (_object
        (_port (_internal C4 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C3 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C2 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal C1 ~std_logic_vector{3~downto~0}~1364 0 170 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 171 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~13 0 172 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 173 (_entity (_out ))))
        (_port (_internal an ~std_logic_vector{3~downto~0}~1366 0 174 (_entity (_out ))))
      )
    )
  )
  (_instantiation A_N 0 320 (_component afisare_numar )
    (_port
      ((C4)(_string \"1111"\))
      ((C3)(LED2))
      ((C2)(LED1))
      ((C1)(LED0))
      ((CLK)(CLK))
      ((Y)(Y))
      ((DP)(DP))
      ((an)(an))
    )
    (_use (_entity . afisare_numar)
      (_port
        ((C4)(C4))
        ((C3)(C3))
        ((C2)(C2))
        ((C1)(C1))
        ((CLK)(CLK))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(an))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~1250 0 160 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal I ~std_logic_vector{6~downto~0}~1250 0 160 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 161 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1252 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~1252 0 162 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 163 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1254 0 164 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~1254 0 164 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal LED0 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED1 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_signal (_internal LED2 ~std_logic_vector{3~downto~0}~1356 0 168 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1364 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 174 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__177(_architecture 0 0 177 (_process (_simple)(_target(5)(6)(7))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 )
    (2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 3 )
    (2 2 2 2 3 3 2 )
    (2 2 2 2 3 3 3 )
    (2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 3 )
    (2 2 2 3 2 3 2 )
    (2 2 2 3 2 3 3 )
    (2 2 2 3 3 2 2 )
    (2 2 2 3 3 2 3 )
    (2 2 2 3 3 3 2 )
    (2 2 2 3 3 3 3 )
    (2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 3 )
    (2 2 3 2 2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 3 2 2 )
    (2 2 3 2 3 2 3 )
    (2 2 3 2 3 3 2 )
    (2 2 3 2 3 3 3 )
    (2 2 3 3 2 2 2 )
    (2 2 3 3 2 2 3 )
    (2 2 3 3 2 3 2 )
    (2 2 3 3 2 3 3 )
    (2 2 3 3 3 2 2 )
    (2 2 3 3 3 2 3 )
    (2 2 3 3 3 3 2 )
    (2 2 3 3 3 3 3 )
    (2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 3 )
    (2 3 2 2 2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 3 2 2 )
    (2 3 2 2 3 2 3 )
    (2 3 2 2 3 3 2 )
    (2 3 2 2 3 3 3 )
    (2 3 2 3 2 2 2 )
    (2 3 2 3 2 2 3 )
    (2 3 2 3 2 3 2 )
    (2 3 2 3 2 3 3 )
    (2 3 2 3 3 2 2 )
    (2 3 2 3 3 2 3 )
    (2 3 2 3 3 3 2 )
    (2 3 2 3 3 3 3 )
    (2 3 3 2 2 2 2 )
    (2 3 3 2 2 2 3 )
    (2 3 3 2 2 3 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 3 2 2 )
    (2 3 3 2 3 2 3 )
    (2 3 3 2 3 3 2 )
    (2 3 3 2 3 3 3 )
    (2 3 3 3 2 2 2 )
    (2 3 3 3 2 2 3 )
    (2 3 3 3 2 3 2 )
    (2 3 3 3 2 3 3 )
    (2 3 3 3 3 2 2 )
    (2 3 3 3 3 2 3 )
    (2 3 3 3 3 3 2 )
    (2 3 3 3 3 3 3 )
    (3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 3 )
    (3 2 2 2 2 3 2 )
    (3 2 2 2 2 3 3 )
    (3 2 2 2 3 2 2 )
    (3 2 2 2 3 2 3 )
    (3 2 2 2 3 3 2 )
    (3 2 2 2 3 3 3 )
    (3 2 2 3 2 2 2 )
    (3 2 2 3 2 2 3 )
    (3 2 2 3 2 3 2 )
    (3 2 2 3 2 3 3 )
    (3 2 2 3 3 2 2 )
    (3 2 2 3 3 2 3 )
    (3 2 2 3 3 3 2 )
    (3 2 2 3 3 3 3 )
    (3 2 3 2 2 2 2 )
    (3 2 3 2 2 2 3 )
    (3 2 3 2 2 3 2 )
    (3 2 3 2 2 3 3 )
    (3 2 3 2 3 2 2 )
    (3 2 3 2 3 2 3 )
    (3 2 3 2 3 3 2 )
    (3 2 3 2 3 3 3 )
    (3 2 3 3 2 2 2 )
    (3 2 3 3 2 2 3 )
    (3 2 3 3 2 3 2 )
    (3 2 3 3 2 3 3 )
    (3 2 3 3 3 2 2 )
    (3 2 3 3 3 2 3 )
    (3 2 3 3 3 3 2 )
    (3 2 3 3 3 3 3 )
    (3 3 2 2 2 2 2 )
    (3 3 2 2 2 2 3 )
    (3 3 2 2 2 3 2 )
    (3 3 2 2 2 3 3 )
    (3 3 2 2 3 2 2 )
    (3 3 2 2 3 2 3 )
    (3 3 2 2 3 3 2 )
    (3 3 2 2 3 3 3 )
    (3 3 2 3 2 2 2 )
    (3 3 2 3 2 2 3 )
    (3 3 2 3 2 3 2 )
    (3 3 2 3 2 3 3 )
    (3 3 2 3 3 2 2 )
    (3 3 2 3 3 2 3 )
    (3 3 2 3 3 3 2 )
    (3 3 2 3 3 3 3 )
    (3 3 3 2 2 2 2 )
    (3 3 3 2 2 2 3 )
    (3 3 3 2 2 3 2 )
    (3 3 3 2 2 3 3 )
    (3 3 3 2 3 2 2 )
    (3 3 3 2 3 2 3 )
    (3 3 3 2 3 3 2 )
    (3 3 3 2 3 3 3 )
    (3 3 3 3 2 2 2 )
    (3 3 3 3 2 2 3 )
    (3 3 3 3 2 3 2 )
    (3 3 3 3 2 3 3 )
    (3 3 3 3 3 2 2 )
    (3 3 3 3 3 2 3 )
    (3 3 3 3 3 3 2 )
    (3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 2 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 2 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (2 3 3 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (2 3 3 3 )
    (2 3 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (3 2 2 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 3 )
    (2 3 3 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 2 2 2 )
    (3 2 2 2 )
    (3 3 3 3 )
    (3 3 3 3 )
    (3 3 3 3 )
  )
  (_model . AP 1 -1
  )
)
V 000046 55 1355          1368478640490 store
(_unit VHDL (dff 0 6 (store 0 12 ))
  (_version v33)
  (_time 1368478640490 2013.05.13 23:57:20)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474784829)
    (_use )
  )
  (_object
    (_port (_internal D ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ((i 2))))))
    (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ((i 3))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(1)(2)(3)(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . store 1 -1
  )
)
V 000048 55 1507          1368478640688 divider
(_unit VHDL (clk_1s 0 29 (divider 0 34 ))
  (_version v33)
  (_time 1368478640689 2013.05.13 23:57:20)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368459581236)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{25~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 25)(i 0))))))
    (_variable (_internal a ~std_logic_vector{25~downto~0}~13 0 37 (_process 0 (_string \"00000000000000000000000000"\))))
    (_variable (_internal c ~extieee.std_logic_1164.std_logic 0 37 (_process 0 ((i 2)))))
    (_process
      (line__36(_architecture 0 0 36 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 3 3 3 3 3 2 3 2 3 3 3 3 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . divider 1 -1
  )
)
V 000049 55 3699          1368478640866 time_7_s
(_unit VHDL (timer 0 53 (time_7_s 0 59 ))
  (_version v33)
  (_time 1368478640865 2013.05.13 23:57:20)
  (_source (\./src/timer.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368474045868)
    (_use )
  )
  (_component
    (CLK_1s
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 66 (_entity (_in ))))
        (_port (_internal CLK2 ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (DFF
      (_object
        (_port (_internal D ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CE ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal R ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 62 (_entity (_out ((i 2))))))
        (_port (_internal NQ ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ((i 3))))))
      )
    )
  )
  (_instantiation DIvide 0 71 (_component CLK_1s )
    (_port
      ((CLK)(CLK))
      ((CLK2)(one_s))
    )
    (_use (_entity . clk_1s)
    )
  )
  (_instantiation BIST1 0 72 (_component DFF )
    (_port
      ((D)(SIG))
      ((CE)((i 3)))
      ((CLK)(one_s))
      ((S)((i 2)))
      ((R)((i 2)))
      ((Q)(P(1)))
    )
    (_use (_entity . dff)
      (_port
        ((D)(D))
        ((CE)(CE))
        ((CLK)(CLK))
        ((S)(S))
        ((R)(R))
        ((Q)(Q))
        ((NQ)(NQ))
      )
    )
  )
  (_generate LANT 0 73 (_for ~INTEGER~range~1~to~6~13 )
    (_instantiation INALNT 0 74 (_component DFF )
      (_port
        ((D)(P(_index 1)))
        ((CE)((i 3)))
        ((CLK)(one_s))
        ((S)((i 2)))
        ((R)((i 2)))
        ((Q)(P(_index 2)))
      )
      (_use (_entity . dff)
        (_port
          ((D)(D))
          ((CE)(CE))
          ((CLK)(CLK))
          ((S)(S))
          ((R)(R))
          ((Q)(Q))
          ((NQ)(NQ))
        )
      )
    )
    (_object
      (_constant (_internal I ~INTEGER~range~1~to~6~13 0 73 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal SIG ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{1~to~7}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_to (i 1)(i 7))))))
    (_signal (_internal P ~std_logic_vector{1~to~7}~13 0 69 (_architecture (_uni (_string \"0000000"\)))))
    (_signal (_internal one_s ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~6~13 0 73 (_scalar (_to (i 1)(i 6)))))
    (_process
      (line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((Q)(P(7))))(_target(2))(_sensitivity(3(7))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . time_7_s 3 -1
  )
)
V 000049 55 1740          1368478641263 memorare
(_unit VHDL (registru_9b 0 5 (memorare 0 11 ))
  (_version v33)
  (_time 1368478641263 2013.05.13 23:57:21)
  (_source (\./src/Registu.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366920275470)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 14 (_process 0 (_string \"000000000"\))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . memorare 1 -1
  )
)
V 000050 55 1415          1368478641457 comparare
(_unit VHDL (comparator 0 5 (comparare 0 10 ))
  (_version v33)
  (_time 1368478641456 2013.05.13 23:57:21)
  (_source (\./src/Comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366919849461)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2)(3)(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comparare 1 -1
  )
)
V 000047 55 1904          1368478641666 numara
(_unit VHDL (numarator 0 5 (numara 0 10 ))
  (_version v33)
  (_time 1368478641666 2013.05.13 23:57:21)
  (_source (\./src/nrtor.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366924095861)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal D ~std_logic_vector{8~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Q ~std_logic_vector{8~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal a ~std_logic_vector{8~downto~0}~13 0 13 (_process 0 (_string \"000001111"\))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . numara 1 -1
  )
)
V 000055 55 1722          1368478641845 comportamental
(_unit VHDL (sumator_9b 0 6 (comportamental 0 11 ))
  (_version v33)
  (_time 1368478641845 2013.05.13 23:57:21)
  (_source (\./src/sumator_comportamental.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1366971595653)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal CI ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal S ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{9~downto~0}~13 0 12 (_architecture (_uni (_string \"0000000000"\)))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . comportamental 1 -1
  )
)
V 000046 55 1428          1368478642049 ARHAS
(_unit VHDL (full_adder 0 4 (arhas 0 10 ))
  (_version v33)
  (_time 1368478642049 2013.05.13 23:57:22)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367181326316)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_signal (_internal INTER ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)))))
      (line__14(_architecture 1 0 14 (_assignment (_simple)(_target(3))(_sensitivity(5)(2)))))
      (line__15(_architecture 2 0 15 (_assignment (_simple)(_target(4))(_sensitivity(5)(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . ARHAS 3 -1
  )
)
V 000056 55 3748          1368478642225 sumator_complet
(_unit VHDL (fa 0 22 (sumator_complet 0 31 ))
  (_version v33)
  (_time 1368478642224 2013.05.13 23:57:22)
  (_source (\./src/Sumator_complet.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367182328765)
    (_use )
  )
  (_component
    (full_adder
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal SUM ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
  )
  (_generate L1 0 38 (_for ~INTEGER~range~0~to~{N-1}~13 )
    (_generate L2 0 39 (_if 0)
      (_instantiation L3 0 40 (_component full_adder )
        (_port
          ((A)(A(_index 1)))
          ((B)(B(_index 2)))
          ((CARRY_IN)(CARRY_IN))
          ((SUM)(SUM(_index 3)))
          ((CARRY_OUT)(INT(_index 4)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L4 0 42 (_if 5)
      (_instantiation L5 0 43 (_component full_adder )
        (_port
          ((A)(A(_index 6)))
          ((B)(B(_index 7)))
          ((CARRY_IN)(INT(_index 8)))
          ((SUM)(SUM(_index 9)))
          ((CARRY_OUT)(INT(_index 10)))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_generate L6 0 45 (_if 11)
      (_instantiation L7 0 46 (_component full_adder )
        (_port
          ((A)(A(_index 12)))
          ((B)(B(_index 13)))
          ((CARRY_IN)(INT(_index 14)))
          ((SUM)(SUM(_index 15)))
          ((CARRY_OUT)(CARRY_OUT))
        )
        (_use (_entity . full_adder)
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~{N-1}~13 0 38 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 23 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 16 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 24 (_entity (_in ))))
    (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 17 )(i 0))))))
    (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~124 0 26 (_entity (_out ))))
    (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 18 )(i 0))))))
    (_signal (_internal INT ~std_logic_vector{{N-2}~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~{N-1}~13 0 38 (_scalar (_to (i 0)(c 19)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumator_complet 20 -1
  )
)
V 000049 55 3514          1368478642401 operatie
(_unit VHDL (sumator_scazator 0 5 (operatie 0 12 ))
  (_version v33)
  (_time 1368478642401 2013.05.13 23:57:22)
  (_source (\./src/sumator_scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367313314552)
    (_use )
  )
  (_component
    (FA
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 15 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~136 0 16 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~136~__1 0 16 (_entity (_in ))))
        (_port (_internal CARRY_IN ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
        (_port (_internal SUM ~std_logic_vector{{N-1}~downto~0}~138 0 18 (_entity (_out ))))
        (_port (_internal CARRY_OUT ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
  )
  (_instantiation Ad 0 31 (_component FA )
    (_port
      ((A)(A))
      ((B)(y))
      ((CARRY_IN)(SEL))
      ((SUM)(REZ))
      ((CARRY_OUT)(C))
    )
    (_use (_entity . fa)
      (_port
        ((A)(A))
        ((B)(B))
        ((CARRY_IN)(CARRY_IN))
        ((SUM)(SUM))
        ((CARRY_OUT)(CARRY_OUT))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{8~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal A ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{8~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REZ ~std_logic_vector{8~downto~0}~124 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal y ~std_logic_vector{8~downto~0}~13 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_variable (_internal temp ~std_logic_vector{8~downto~0}~1310 0 23 (_process 0 )))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(5))(_sensitivity(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . operatie 4 -1
  )
)
V 000059 55 1714          1368478642658 multiplexare_Nbiti
(_unit VHDL (mux_2_1 0 6 (multiplexare_nbiti 0 13 ))
  (_version v33)
  (_time 1368478642658 2013.05.13 23:57:22)
  (_source (\./src/MUX_2_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367314420397)
    (_use )
  )
  (_object
    (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 7 \9\ (_entity ((i 9)))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 1 )(i 0))))))
    (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~124 0 10 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . multiplexare_Nbiti 3 -1
  )
)
V 000050 55 1608          1368478642924 multiplex
(_unit VHDL (mux_bani 0 5 (multiplex 0 9 ))
  (_version v33)
  (_time 1368478642924 2013.05.13 23:57:22)
  (_source (\./src/MUX_7_1.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1367316747737)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal SEL ~std_logic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal Y ~std_logic_vector{8~downto~0}~12 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 2 2 )
    (2 2 2 3 3 2 2 3 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 3 3 2 2 3 2 2 2 )
    (3 3 3 3 3 2 3 2 2 )
  )
  (_model . multiplex 1 -1
  )
)
V 000047 55 17024         1368478643286 bilete
(_unit VHDL (aparat 0 6 (bilete 0 19 ))
  (_version v33)
  (_time 1368478643286 2013.05.13 23:57:23)
  (_source (\./src/APARAT.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1368471292280)
    (_use )
  )
  (_component
    (MUX_BANI
      (_object
        (_port (_internal SEL ~std_logic_vector{2~downto~0}~13 0 74 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{8~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (sumator_scazator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1322 0 61 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
        (_port (_internal REZ ~std_logic_vector{8~downto~0}~1324 0 64 (_entity (_out ))))
      )
    )
    (registru_9b
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~13 0 36 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 37 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~136 0 38 (_entity (_out ))))
      )
    )
    (numarator
      (_object
        (_port (_internal D ~std_logic_vector{8~downto~0}~1312 0 47 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal PL ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal UP ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{8~downto~0}~1314 0 49 (_entity (_out ))))
      )
    )
    (afisare_pret
      (_object
        (_port (_internal I ~std_logic_vector{6~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{6~downto~0}~134 0 25 (_entity (_out ))))
        (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
        (_port (_internal AN ~std_logic_vector{3~downto~0}~13 0 27 (_entity (_out ))))
      )
    )
    (comparator
      (_object
        (_port (_internal A ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{8~downto~0}~1310 0 42 (_entity (_in ))))
        (_port (_internal mare ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal mic ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
        (_port (_internal egal ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (MUX_2_1
      (_object
        (_generic (_internal N ~extSTD.STANDARD.NATURAL 0 68 (_entity -1 ((i 9)))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
        (_port (_internal A ~std_logic_vector{{N-1}~downto~0}~1328 0 69 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
        (_port (_internal B ~std_logic_vector{{N-1}~downto~0}~1328~__1 0 69 (_entity (_in ))))
        (_port (_internal SEL ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_type (_internal ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
        (_port (_internal Y ~std_logic_vector{{N-1}~downto~0}~1330 0 71 (_entity (_out ))))
      )
    )
  )
  (_block INTRODUCERE_BANI 0 101 
    (_instantiation select_bani 0 104 (_component MUX_BANI )
      (_port
        ((SEL)(selectie_bani))
        ((Y)(bani))
      )
      (_use (_entity . mux_bani)
      )
    )
    (_instantiation adunare_bani 0 105 (_component sumator_scazator )
      (_port
        ((A)(bani))
        ((B)(suma_curenta))
        ((SEL)((i 2)))
        ((REZ)(suma_temp))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation inregistrare_bani 0 106 (_component registru_9b )
      (_port
        ((D)(suma_temp))
        ((CLK)(BTN1))
        ((RST)(reset_suma_curenta))
        ((Q)(suma_curenta))
      )
      (_use (_entity . registru_9b)
      )
    )
    (_instantiation Numarator_monede 0 108 (_component numarator )
      (_port
        ((D)(scaderer))
        ((CLK)(adunare_moneda))
        ((RST)((i 2)))
        ((PL)(rest_eliberat))
        ((UP)((i 3)))
        ((Q)(nr_monezi))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{6{2~downto~0}~13 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
      (_process
        (line__103(_architecture 0 0 103 (_assignment (_simple)(_alias((selectie_bani)(SW(d_2_0))))(_target(18))(_sensitivity(0(d_2_0))))))
        (line__107(_architecture 1 0 107 (_assignment (_simple)(_target(23))(_sensitivity(18(0))(18(1))(18(2))(1)))))
      )
      (_subprogram
      )
    )
  )
  (_block INTRODUCERE_DISTANTA 0 112 
    (_instantiation incarcare_dist 0 124 (_component registru_9b )
      (_port
        ((D)(distanta))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((Q)(pret))
      )
      (_use (_entity . registru_9b)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((Q)(Q))
        )
      )
    )
    (_instantiation afis_7_seg 0 125 (_component afisare_pret )
      (_port
        ((I)(distanta(d_8_2)))
        ((CLK)(CLK_50H))
        ((Y)(Y))
        ((DP)(DP))
        ((AN)(AN))
      )
      (_use (_entity . afisare_pret)
      )
    )
    (_instantiation counter_bilete 0 126 (_component numarator )
      (_port
        ((D)(_string \"000001111"\))
        ((CLK)(BTN2))
        ((RST)((i 2)))
        ((PL)(RESET))
        ((UP)((i 2)))
        ((Q)(bilete_ramase))
      )
      (_use (_entity . numarator)
        (_port
          ((D)(D))
          ((CLK)(CLK))
          ((RST)(RST))
          ((PL)(PL))
          ((UP)(UP))
          ((Q)(Q))
        )
      )
    )
    (_object
      (_type (_internal ~std_logic_vector{8~downto~0}~1338 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
      (_variable (_internal temp ~std_logic_vector{8~downto~0}~1338 0 115 (_process 0 )))
      (_type (_internal ~std_logic_vector{8{8~downto~2}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 2))))))
      (_process
        (line__114(_architecture 2 0 114 (_process (_simple)(_target(13))(_sensitivity(0)))))
        (line__127(_architecture 3 0 127 (_process (_simple)(_target(8))(_sensitivity(19)))))
      )
      (_subprogram
      )
    )
  )
  (_block COMPARARE_PRET_SUMA 0 138 
    (_instantiation COMPARARE 0 140 (_component comparator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((mare)(suma_prea_mare))
        ((mic)(SUMA_PREA_MICA))
        ((egal)(suma_exacta))
      )
      (_use (_entity . comparator)
      )
    )
    (_object
      (_process
        (line__141(_architecture 4 0 141 (_assignment (_simple)(_target(26))(_sensitivity(24)(25)))))
        (line__142(_architecture 5 0 142 (_process (_simple)(_target(27)(34))(_sensitivity(16))(_read(14)))))
        (line__152(_architecture 6 0 152 (_assignment (_simple)(_target(28))(_sensitivity(26)(27)(34)))))
        (line__153(_architecture 7 0 153 (_assignment (_simple)(_alias((ELIBERARE_BILET)(elib_bilet_timer)))(_target(6))(_sensitivity(28)))))
        (line__156(_architecture 8 0 156 (_assignment (_simple)(_target(29))(_sensitivity(28)))))
      )
      (_subprogram
      )
    )
  )
  (_block NECESITATE_REST 0 161 
    (_instantiation MUX_REST 0 164 (_component MUX_2_1 )
      (_port
        ((A)(_string \"000000000"\))
        ((B)(diferenta_bani))
        ((SEL)(suma_prea_mare))
        ((Y)(rest_temp))
      )
      (_use (_entity . mux_2_1)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((Y)(Y))
        )
      )
    )
    (_instantiation REST_TEMPORAT 0 165 (_component sumator_scazator )
      (_port
        ((A)(suma_curenta))
        ((B)(pret))
        ((SEL)((i 3)))
        ((REZ)(diferenta_bani))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_instantiation VERIFICARE_MONEZI 0 167 (_component comparator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((mare)(rest_posib))
        ((mic)(IMPOSIBILITATE_REST))
        ((egal)(rest_exact))
      )
      (_use (_entity . comparator)
      )
    )
    (_instantiation SCADERE_REST 0 169 (_component sumator_scazator )
      (_port
        ((A)(nr_monezi))
        ((B)(rest_temp))
        ((SEL)((i 3)))
        ((REZ)(scaderer))
      )
      (_use (_entity . sumator_scazator)
        (_port
          ((A)(A))
          ((B)(B))
          ((SEL)(SEL))
          ((C)(C))
          ((REZ)(REZ))
        )
      )
    )
    (_object
      (_process
        (line__166(_architecture 9 0 166 (_assignment (_simple)(_alias((REST)(rest_temp)))(_target(9))(_sensitivity(22)))))
        (line__168(_architecture 10 0 168 (_assignment (_simple)(_target(32))(_sensitivity(30)(31)))))
      )
      (_subprogram
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal SW ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal BTN1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal BTN2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal CLK_50H ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal RESET ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal SUMA_PREA_MICA ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal ELIBERARE_BILET ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal IMPOSIBILITATE_REST ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_port (_internal LIPSA_BILETE ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_port (_internal REST ~std_logic_vector{8~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Y ~std_logic_vector{6~downto~0}~122 0 13 (_entity (_out ))))
    (_port (_internal DP ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal AN ~std_logic_vector{3~downto~0}~12 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1310 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1312 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1314 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~std_logic_vector{8~downto~0}~1334 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_signal (_internal distanta ~std_logic_vector{8~downto~0}~1334 0 77 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal pret ~std_logic_vector{8~downto~0}~1334 0 78 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal bani ~std_logic_vector{8~downto~0}~1334 0 79 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_curenta ~std_logic_vector{8~downto~0}~1334 0 80 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal suma_temp ~std_logic_vector{8~downto~0}~1334 0 81 (_architecture (_uni (_string \"000000000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1336 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal selectie_bani ~std_logic_vector{2~downto~0}~1336 0 82 (_architecture (_uni (_string \"000"\)))))
    (_signal (_internal bilete_ramase ~std_logic_vector{8~downto~0}~1334 0 84 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal nr_monezi ~std_logic_vector{8~downto~0}~1334 0 85 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal diferenta_bani ~std_logic_vector{8~downto~0}~1334 0 87 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal rest_temp ~std_logic_vector{8~downto~0}~1334 0 88 (_architecture (_uni (_string \"000000000"\)))))
    (_signal (_internal adunare_moneda ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_exacta ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_prea_mare ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal eliberare_temp ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal suma_nenula ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal elib_bilet_timer ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_signal (_internal reset_suma_curenta ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_exact ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_posib ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest_eliberat ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 3))))))
    (_signal (_internal scaderer ~std_logic_vector{8~downto~0}~1334 0 98 (_architecture (_uni (_string \"000001111"\)))))
    (_signal (_internal dist_nenula ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 )
  )
  (_model . bilete 14 -1
  )
)
