\doxysection{RCC\+\_\+\+Clk\+Init\+Type\+Def Struct Reference}
\hypertarget{struct_r_c_c___clk_init_type_def}{}\label{struct_r_c_c___clk_init_type_def}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}


RCC System, AHB and APB busses clock configuration structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}{Clock\+Type}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}{SYSCLKSource}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}{AHBCLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}{APB1\+CLKDivider}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}{APB2\+CLKDivider}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC System, AHB and APB busses clock configuration structure definition. 

\label{doc-variable-members}
\Hypertarget{struct_r_c_c___clk_init_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!AHBCLKDivider@{AHBCLKDivider}}
\index{AHBCLKDivider@{AHBCLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{AHBCLKDivider}{AHBCLKDivider}}
{\footnotesize\ttfamily \label{struct_r_c_c___clk_init_type_def_a082c91ea9f270509aca7ae6ec42c2a54} 
uint32\+\_\+t AHBCLKDivider}

The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK). This parameter can be a value of \doxylink{group___r_c_c___a_h_b___clock___source}{AHB Clock Source} \Hypertarget{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB1CLKDivider@{APB1CLKDivider}}
\index{APB1CLKDivider@{APB1CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB1CLKDivider}{APB1CLKDivider}}
{\footnotesize\ttfamily \label{struct_r_c_c___clk_init_type_def_a994aca51c40decfc340e045da1a6ca19} 
uint32\+\_\+t APB1\+CLKDivider}

The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \doxylink{group___r_c_c___a_p_b1___a_p_b2___clock___source}{APB1/\+APB2 Clock Source} \Hypertarget{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!APB2CLKDivider@{APB2CLKDivider}}
\index{APB2CLKDivider@{APB2CLKDivider}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{APB2CLKDivider}{APB2CLKDivider}}
{\footnotesize\ttfamily \label{struct_r_c_c___clk_init_type_def_a9bbc30e9f4ddf462bc1fa6ea273eb4db} 
uint32\+\_\+t APB2\+CLKDivider}

The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). This parameter can be a value of \doxylink{group___r_c_c___a_p_b1___a_p_b2___clock___source}{APB1/\+APB2 Clock Source} \Hypertarget{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!ClockType@{ClockType}}
\index{ClockType@{ClockType}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{ClockType}{ClockType}}
{\footnotesize\ttfamily \label{struct_r_c_c___clk_init_type_def_afe92b105bff8e698233c286bb3018384} 
uint32\+\_\+t Clock\+Type}

The clock to be configured. This parameter can be a value of \doxylink{group___r_c_c___system___clock___type}{System Clock Type} \Hypertarget{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871}\index{RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}!SYSCLKSource@{SYSCLKSource}}
\index{SYSCLKSource@{SYSCLKSource}!RCC\_ClkInitTypeDef@{RCC\_ClkInitTypeDef}}
\doxysubsubsection{\texorpdfstring{SYSCLKSource}{SYSCLKSource}}
{\footnotesize\ttfamily \label{struct_r_c_c___clk_init_type_def_a02b70c23b593a55814d887f483ea0871} 
uint32\+\_\+t SYSCLKSource}

The clock source (SYSCLKS) used as system clock. This parameter can be a value of \doxylink{group___r_c_c___system___clock___source}{System Clock Source} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__rcc_8h}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}\end{DoxyCompactItemize}
