Timing Analyzer report for pbl2
Tue Jul 16 21:34:01 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'
 12. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'
 13. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'
 14. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'
 15. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'
 16. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'
 17. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'
 18. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'
 19. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'
 20. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'
 21. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'
 22. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'
 23. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'
 24. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'
 25. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'
 26. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'
 27. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'
 28. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'
 29. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'
 30. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'
 31. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'
 32. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'
 33. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'
 34. Setup: 'clock'
 35. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'
 36. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'
 37. Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'
 38. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'
 39. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'
 40. Hold: 'clock'
 41. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'
 42. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'
 43. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'
 44. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'
 45. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'
 46. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'
 47. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'
 48. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'
 49. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'
 50. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'
 51. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'
 52. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'
 53. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'
 54. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'
 55. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'
 56. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'
 57. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'
 58. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'
 59. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'
 60. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'
 61. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'
 62. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'
 63. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'
 64. Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pbl2                                                ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; clock                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                               ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q }  ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q } ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                       ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
; 288.18 MHz ; 288.18 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ;                                                               ;
; 448.63 MHz ; 448.63 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ;                                                               ;
; 450.45 MHz ; 450.45 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ;                                                               ;
; 450.65 MHz ; 450.65 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ;                                                               ;
; 450.65 MHz ; 450.65 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ;                                                               ;
; 451.06 MHz ; 451.06 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ;                                                               ;
; 451.06 MHz ; 451.06 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ;                                                               ;
; 451.06 MHz ; 451.06 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ;                                                               ;
; 451.06 MHz ; 451.06 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ;                                                               ;
; 451.47 MHz ; 451.47 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ;                                                               ;
; 451.67 MHz ; 451.67 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ;                                                               ;
; 451.88 MHz ; 451.88 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ;                                                               ;
; 452.9 MHz  ; 452.9 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ;                                                               ;
; 452.69 MHz ; 452.69 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ;                                                               ;
; 453.1 MHz  ; 453.1 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ;                                                               ;
; 453.1 MHz  ; 453.1 MHz       ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ;                                                               ;
; 453.51 MHz ; 453.51 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ;                                                               ;
; 453.72 MHz ; 453.72 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ;                                                               ;
; 454.55 MHz ; 454.55 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ;                                                               ;
; 455.37 MHz ; 304.04 MHz      ; clock                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
; 455.37 MHz ; 455.37 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ;                                                               ;
; 455.79 MHz ; 455.79 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ;                                                               ;
; 455.79 MHz ; 455.79 MHz      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ;                                                               ;
+------------+-----------------+-----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Setup Summary                                                                ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; -2.470 ; -8.824        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; -1.229 ; -10.845       ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; -1.220 ; -1.220        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; -1.219 ; -1.219        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; -1.219 ; -1.219        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; -1.217 ; -1.217        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; -1.217 ; -1.217        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; -1.217 ; -1.217        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; -1.217 ; -1.217        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; -1.215 ; -1.215        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; -1.214 ; -1.214        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; -1.213 ; -1.213        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; -1.209 ; -1.209        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; -1.208 ; -1.208        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; -1.207 ; -1.207        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; -1.207 ; -1.207        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; -1.205 ; -1.205        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; -1.204 ; -1.204        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; -1.200 ; -1.200        ;
; clock                                               ; -1.196 ; -1.196        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; -1.196 ; -1.196        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; -1.194 ; -1.194        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; -1.194 ; -1.194        ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Hold Summary                                                                 ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; -2.649 ; -2.649        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; -2.102 ; -2.102        ;
; clock                                               ; -1.824 ; -1.824        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; -1.418 ; -1.418        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; -1.398 ; -1.398        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; -1.235 ; -1.235        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; -1.232 ; -1.232        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; -0.893 ; -0.893        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; -0.870 ; -0.870        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; -0.867 ; -0.867        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; -0.864 ; -0.864        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; -0.863 ; -0.863        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; -0.616 ; -0.616        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; -0.611 ; -0.611        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; -0.519 ; -0.519        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; -0.518 ; -0.518        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; -0.509 ; -0.509        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; -0.509 ; -0.509        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; -0.509 ; -0.509        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; -0.505 ; -0.505        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; -0.504 ; -0.504        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; -0.499 ; -0.499        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; -0.498 ; -0.498        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; -0.498 ; -0.498        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; -0.498 ; -0.498        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; -0.260 ; -0.260        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.937  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                  ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; clock                                               ; -2.289 ; -2.289        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 0.234  ; 0.000         ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 0.234  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'                                                                                                                                                                                              ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.470 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.137      ;
; -2.465 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 3.132      ;
; -2.303 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.970      ;
; -2.291 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.958      ;
; -2.280 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.947      ;
; -2.123 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.790      ;
; -2.103 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.770      ;
; -2.097 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.764      ;
; -1.772 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.439      ;
; -1.741 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.408      ;
; -1.738 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.405      ;
; -1.609 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.276      ;
; -1.491 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 1.000        ; 0.000      ; 2.158      ;
+--------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.229 ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.896      ;
; -1.227 ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.894      ;
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.886      ;
; -1.198 ; pbl2:part2|seven_seg_digit_alt:alt1|digit[3]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.865      ;
; -1.195 ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.862      ;
; -0.978 ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.645      ;
; -0.959 ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.626      ;
; -0.957 ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.624      ;
; -0.943 ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[2]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.610      ;
; -0.940 ; pbl2:part2|seven_seg_digit_alt:alt1|digit[2]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[3]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 0.000      ; 1.607      ;
; 2.048  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.500        ; 3.649      ; 2.144      ;
; 2.548  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1.000        ; 3.649      ; 2.144      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.220 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1.000        ; 0.000      ; 1.887      ;
; 1.181  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.500        ; 2.783      ; 2.145      ;
; 1.681  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1.000        ; 2.783      ; 2.145      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1.000        ; 0.000      ; 1.886      ;
; 1.344  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.500        ; 2.945      ; 2.144      ;
; 1.844  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1.000        ; 2.945      ; 2.144      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.219 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 1.000        ; 0.000      ; 1.886      ;
; 1.178  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 0.500        ; 2.779      ; 2.144      ;
; 1.678  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 1.000        ; 2.779      ; 2.144      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.217 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1.000        ; 0.000      ; 1.884      ;
; 0.444  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.500        ; 1.786      ; 1.885      ;
; 0.944  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1.000        ; 1.786      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.217 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1.000        ; 0.000      ; 1.884      ;
; 0.444  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.500        ; 1.786      ; 1.885      ;
; 0.944  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1.000        ; 1.786      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.217 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1.000        ; 0.000      ; 1.884      ;
; 0.445  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.500        ; 1.786      ; 1.884      ;
; 0.945  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1.000        ; 1.786      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.217 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 1.000        ; 0.000      ; 1.884      ;
; 0.444  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 0.500        ; 1.786      ; 1.885      ;
; 0.944  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 1.000        ; 1.786      ; 1.885      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.215 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1.000        ; 0.000      ; 1.882      ;
; 0.465  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.500        ; 1.793      ; 1.871      ;
; 0.965  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1.000        ; 1.793      ; 1.871      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.214 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 1.000        ; 0.000      ; 1.881      ;
; 2.595  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 0.500        ; 4.192      ; 2.140      ;
; 3.095  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 1.000        ; 4.192      ; 2.140      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.213 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 1.000        ; 0.000      ; 1.880      ;
; 0.450  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 0.500        ; 1.787      ; 1.880      ;
; 0.950  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 1.000        ; 1.787      ; 1.880      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.209 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1.000        ; 0.000      ; 1.876      ;
; 0.464  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.500        ; 1.786      ; 1.865      ;
; 0.964  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1.000        ; 1.786      ; 1.865      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.208 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 1.000        ; 0.000      ; 1.875      ;
; 0.451  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 0.500        ; 1.793      ; 1.885      ;
; 0.951  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 1.000        ; 1.793      ; 1.885      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.207 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1.000        ; 0.000      ; 1.874      ;
; 0.455  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.500        ; 1.786      ; 1.874      ;
; 0.955  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1.000        ; 1.786      ; 1.874      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.207 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 1.000        ; 0.000      ; 1.874      ;
; 0.810  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 0.500        ; 2.157      ; 1.890      ;
; 1.310  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 1.000        ; 2.157      ; 1.890      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.205 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1.000        ; 0.000      ; 1.872      ;
; 1.364  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.500        ; 2.961      ; 2.140      ;
; 1.864  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1.000        ; 2.961      ; 2.140      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.809  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.500        ; 2.154      ; 1.888      ;
; 1.309  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1.000        ; 2.154      ; 1.888      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.816  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 0.500        ; 2.160      ; 1.887      ;
; 1.316  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 1.000        ; 2.160      ; 1.887      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.455  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 0.500        ; 1.793      ; 1.881      ;
; 0.955  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 1.000        ; 1.793      ; 1.881      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.813  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 0.500        ; 2.157      ; 1.887      ;
; 1.313  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 1.000        ; 2.157      ; 1.887      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.204 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 1.000        ; 0.000      ; 1.871      ;
; 0.455  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 0.500        ; 1.793      ; 1.881      ;
; 0.955  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 1.000        ; 1.793      ; 1.881      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.200 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1.000        ; 0.000      ; 1.867      ;
; 0.557  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.500        ; 2.158      ; 2.144      ;
; 1.057  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1.000        ; 2.158      ; 2.144      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clock'                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.196 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                              ; clock       ; 1.000        ; 0.000      ; 1.863      ;
; 1.770  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; 0.500        ; 3.348      ; 2.121      ;
; 2.270  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; 1.000        ; 3.348      ; 2.121      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.196 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1.000        ; 0.000      ; 1.863      ;
; 0.206  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.500        ; 1.786      ; 2.123      ;
; 0.706  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1.000        ; 1.786      ; 2.123      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.194 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1.000        ; 0.000      ; 1.861      ;
; 0.839  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.500        ; 2.158      ; 1.862      ;
; 1.339  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1.000        ; 2.158      ; 1.862      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.194 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1.000        ; 0.000      ; 1.861      ;
; 0.562  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.500        ; 2.158      ; 2.139      ;
; 1.062  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1.000        ; 2.158      ; 2.139      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.649 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 0.000        ; 4.192      ; 2.140      ;
; -2.149 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; -0.500       ; 4.192      ; 2.140      ;
; 1.660  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; 0.000        ; 0.000      ; 1.881      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.102 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 3.649      ; 2.144      ;
; -1.602 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; -0.500       ; 3.649      ; 2.144      ;
; 1.386  ; pbl2:part2|seven_seg_digit_alt:alt1|digit[2]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[3]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.607      ;
; 1.389  ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[2]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.610      ;
; 1.403  ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.624      ;
; 1.405  ; pbl2:part2|led_column_alternator:alt0|column[3]      ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.626      ;
; 1.424  ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|led_column_alternator:alt0|column[2]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.645      ;
; 1.641  ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[1]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.862      ;
; 1.644  ; pbl2:part2|seven_seg_digit_alt:alt1|digit[3]         ; pbl2:part2|seven_seg_digit_alt:alt1|digit[0]         ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.865      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.886      ;
; 1.673  ; pbl2:part2|led_column_alternator:alt0|column[4]      ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.894      ;
; 1.675  ; pbl2:part2|led_column_alternator:alt0|column[0]      ; pbl2:part2|led_column_alternator:alt0|column[1]      ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 0.000        ; 0.000      ; 1.896      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clock'                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+
; -1.824 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; 0.000        ; 3.348      ; 2.121      ;
; -1.324 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q ; clock       ; -0.500       ; 3.348      ; 2.121      ;
; 1.642  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                              ; clock       ; 0.000        ; 0.000      ; 1.863      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.418 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.000        ; 2.961      ; 2.140      ;
; -0.918 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; -0.500       ; 2.961      ; 2.140      ;
; 1.651  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 0.000        ; 0.000      ; 1.872      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.398 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.000        ; 2.945      ; 2.144      ;
; -0.898 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; -0.500       ; 2.945      ; 2.144      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 0.000        ; 0.000      ; 1.886      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.235 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.000        ; 2.783      ; 2.145      ;
; -0.735 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; -0.500       ; 2.783      ; 2.145      ;
; 1.666  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 0.000        ; 0.000      ; 1.887      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.232 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 0.000        ; 2.779      ; 2.144      ;
; -0.732 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; -0.500       ; 2.779      ; 2.144      ;
; 1.665  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; 0.000        ; 0.000      ; 1.886      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.893 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.000        ; 2.158      ; 1.862      ;
; -0.393 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; -0.500       ; 2.158      ; 1.862      ;
; 1.640  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 0.000        ; 0.000      ; 1.861      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.870 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 0.000        ; 2.160      ; 1.887      ;
; -0.370 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; -0.500       ; 2.160      ; 1.887      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.867 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 0.000        ; 2.157      ; 1.887      ;
; -0.367 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; -0.500       ; 2.157      ; 1.887      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.864 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 0.000        ; 2.157      ; 1.890      ;
; -0.364 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; -0.500       ; 2.157      ; 1.890      ;
; 1.653  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; 0.000        ; 0.000      ; 1.874      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.863 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.000        ; 2.154      ; 1.888      ;
; -0.363 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; -0.500       ; 2.154      ; 1.888      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.616 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.000        ; 2.158      ; 2.139      ;
; -0.116 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; -0.500       ; 2.158      ; 2.139      ;
; 1.640  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 0.000        ; 0.000      ; 1.861      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.611 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.000        ; 2.158      ; 2.144      ;
; -0.111 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; -0.500       ; 2.158      ; 2.144      ;
; 1.646  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 0.000        ; 0.000      ; 1.867      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.519 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.000        ; 1.793      ; 1.871      ;
; -0.019 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; -0.500       ; 1.793      ; 1.871      ;
; 1.661  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 0.000        ; 0.000      ; 1.882      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.518 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.000        ; 1.786      ; 1.865      ;
; -0.018 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; -0.500       ; 1.786      ; 1.865      ;
; 1.655  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 0.000        ; 0.000      ; 1.876      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.509 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.000        ; 1.786      ; 1.874      ;
; -0.009 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; -0.500       ; 1.786      ; 1.874      ;
; 1.653  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 0.000        ; 0.000      ; 1.874      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.509 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 0.000        ; 1.793      ; 1.881      ;
; -0.009 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; -0.500       ; 1.793      ; 1.881      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.509 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 0.000        ; 1.793      ; 1.881      ;
; -0.009 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; -0.500       ; 1.793      ; 1.881      ;
; 1.650  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q ; 0.000        ; 0.000      ; 1.871      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.505 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 0.000        ; 1.793      ; 1.885      ;
; -0.005 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; -0.500       ; 1.793      ; 1.885      ;
; 1.654  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q ; 0.000        ; 0.000      ; 1.875      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q'                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.504 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 0.000        ; 1.787      ; 1.880      ;
; -0.004 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; -0.500       ; 1.787      ; 1.880      ;
; 1.659  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q ; 0.000        ; 0.000      ; 1.880      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.499 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.000        ; 1.786      ; 1.884      ;
; 0.001  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; -0.500       ; 1.786      ; 1.884      ;
; 1.663  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 0.000        ; 0.000      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.498 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.000        ; 1.786      ; 1.885      ;
; 0.002  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; -0.500       ; 1.786      ; 1.885      ;
; 1.663  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 0.000        ; 0.000      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.498 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.000        ; 1.786      ; 1.885      ;
; 0.002  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; -0.500       ; 1.786      ; 1.885      ;
; 1.663  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 0.000        ; 0.000      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.498 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 0.000        ; 1.786      ; 1.885      ;
; 0.002  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; -0.500       ; 1.786      ; 1.885      ;
; 1.663  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q ; 0.000        ; 0.000      ; 1.884      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.260 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.000        ; 1.786      ; 2.123      ;
; 0.240  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; -0.500       ; 1.786      ; 2.123      ;
; 1.642  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|w2 ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 0.000        ; 0.000      ; 1.863      ;
+--------+------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q'                                                                                                                                                                                              ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.937 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.158      ;
; 2.055 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.276      ;
; 2.176 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.397      ;
; 2.184 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.405      ;
; 2.187 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.408      ;
; 2.218 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.439      ;
; 2.543 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.764      ;
; 2.549 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.770      ;
; 2.726 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c3|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.947      ;
; 2.737 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.958      ;
; 2.749 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c0|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 2.970      ;
; 2.911 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 3.132      ;
; 2.916 ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c2|Q ; pbl2:part2|counter_9to0:bcd0|flipflop_D:c1|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 0.000        ; 0.000      ; 3.137      ;
+-------+----------------------------------------------+----------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clock                                               ; clock                                               ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                               ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 10       ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 14       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; clock                                               ; clock                                               ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; clock                                               ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 10       ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 0        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; 1        ; 1        ; 0        ; 0        ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; 14       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 57    ; 57   ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 95    ; 95   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; Target                                              ; Clock                                               ; Type ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; clock                                               ; clock                                               ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q  ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q ; Base ; Constrained ;
; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q ; Base ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; H          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; T          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ua         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Us         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; Al                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ve                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segC               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segD               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segE               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segF               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segG               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; H          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; M          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; T          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ua         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Us         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; Al                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Bs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Ve                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vs                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; column[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lines[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segA               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segB               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segC               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segD               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segE               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segF               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; segG               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seven_seg_digit[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jul 16 21:33:58 2024
Info: Command: quartus_sta pbl2 -c pbl2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q
    Info (332105): create_clock -period 1.000 -name pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.470              -8.824 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q 
    Info (332119):    -1.229             -10.845 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q 
    Info (332119):    -1.220              -1.220 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q 
    Info (332119):    -1.219              -1.219 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q 
    Info (332119):    -1.219              -1.219 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q 
    Info (332119):    -1.217              -1.217 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q 
    Info (332119):    -1.217              -1.217 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q 
    Info (332119):    -1.217              -1.217 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q 
    Info (332119):    -1.217              -1.217 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q 
    Info (332119):    -1.215              -1.215 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q 
    Info (332119):    -1.214              -1.214 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q 
    Info (332119):    -1.213              -1.213 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q 
    Info (332119):    -1.209              -1.209 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q 
    Info (332119):    -1.208              -1.208 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q 
    Info (332119):    -1.207              -1.207 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q 
    Info (332119):    -1.207              -1.207 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q 
    Info (332119):    -1.205              -1.205 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q 
    Info (332119):    -1.204              -1.204 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q 
    Info (332119):    -1.200              -1.200 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q 
    Info (332119):    -1.196              -1.196 clock 
    Info (332119):    -1.196              -1.196 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q 
    Info (332119):    -1.194              -1.194 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q 
    Info (332119):    -1.194              -1.194 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q 
Info (332146): Worst-case hold slack is -2.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.649              -2.649 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q 
    Info (332119):    -2.102              -2.102 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q 
    Info (332119):    -1.824              -1.824 clock 
    Info (332119):    -1.418              -1.418 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q 
    Info (332119):    -1.398              -1.398 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q 
    Info (332119):    -1.235              -1.235 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q 
    Info (332119):    -1.232              -1.232 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q 
    Info (332119):    -0.893              -0.893 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q 
    Info (332119):    -0.870              -0.870 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q 
    Info (332119):    -0.867              -0.867 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q 
    Info (332119):    -0.864              -0.864 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q 
    Info (332119):    -0.863              -0.863 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q 
    Info (332119):    -0.616              -0.616 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q 
    Info (332119):    -0.611              -0.611 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q 
    Info (332119):    -0.519              -0.519 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q 
    Info (332119):    -0.518              -0.518 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q 
    Info (332119):    -0.509              -0.509 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q 
    Info (332119):    -0.509              -0.509 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q 
    Info (332119):    -0.509              -0.509 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q 
    Info (332119):    -0.505              -0.505 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q 
    Info (332119):    -0.504              -0.504 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q 
    Info (332119):    -0.499              -0.499 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q 
    Info (332119):    -0.498              -0.498 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q 
    Info (332119):    -0.498              -0.498 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q 
    Info (332119):    -0.498              -0.498 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q 
    Info (332119):    -0.260              -0.260 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q 
    Info (332119):     1.937               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clock 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d0|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d10|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d11|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d12|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d13|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d14|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d15|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d16|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d17|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d18|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d19|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d1|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d20|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d21|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d22|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d23|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d24|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d25|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d2|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d3|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d4|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d5|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d6|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d7|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d8|Q 
    Info (332119):     0.234               0.000 pbl2:part2|from_50mhz_to_1hz:d0|clock_divisor:d9|Q 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Tue Jul 16 21:34:01 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


