/*
 * regs_plb6plb4.h
 *
 *  Created on: May 4, 2018
 *      Author: d.arsentiev
 */

#ifndef REGS_PLB6PLB4_H_
#define REGS_PLB6PLB4_H_

#define PLB6PLB4_0_BASE DCR_PLB6PLB4_0_BASE
#define PLB6PLB4_1_BASE DCR_PLB6PLB4_1_BASE
#define PLB6PLB4_2_BASE DCR_PLB6PLB4_2_BASE
#define PLB6PLB4_3_BASE DCR_PLB6PLB4_3_BASE

#define PLB6PLB4_0_P64CR	(PLB6PLB4_0_BASE | P64CR)
#define PLB6PLB4_0_ESR		(PLB6PLB4_0_BASE | ESR)
#define PLB6PLB4_0_P64REV	(PLB6PLB4_0_BASE | P64REV)
#define PLB6PLB4_0_EARH		(PLB6PLB4_0_BASE | EARH)
#define PLB6PLB4_0_EARL		(PLB6PLB4_0_BASE | EARL)
#define PLB6PLB4_0_ADDRL0	(PLB6PLB4_0_BASE | ADDRL0)
#define PLB6PLB4_0_ADDRH0	(PLB6PLB4_0_BASE | ADDRH0)
#define PLB6PLB4_0_ADDRL1	(PLB6PLB4_0_BASE | ADDRL1)
#define PLB6PLB4_0_ADDRH1	(PLB6PLB4_0_BASE | ADDRH1)
#define PLB6PLB4_0_TESR		(PLB6PLB4_0_BASE | TESR)

#define PLB6PLB4_1_P64CR	(PLB6PLB4_1_BASE | P64CR)
#define PLB6PLB4_1_ESR		(PLB6PLB4_1_BASE | ESR)
#define PLB6PLB4_1_P64REV	(PLB6PLB4_1_BASE | P64REV)
#define PLB6PLB4_1_EARH		(PLB6PLB4_1_BASE | EARH)
#define PLB6PLB4_1_EARL		(PLB6PLB4_1_BASE | EARL)
#define PLB6PLB4_1_ADDRL0	(PLB6PLB4_1_BASE | ADDRL0)
#define PLB6PLB4_1_ADDRH0	(PLB6PLB4_1_BASE | ADDRH0)
#define PLB6PLB4_1_ADDRL1	(PLB6PLB4_1_BASE | ADDRL1)
#define PLB6PLB4_1_ADDRH1	(PLB6PLB4_1_BASE | ADDRH1)
#define PLB6PLB4_1_TESR		(PLB6PLB4_1_BASE | TESR)

#define PLB6PLB4_2_P64CR    (PLB6PLB4_2_BASE | P64CR)
#define PLB6PLB4_2_ESR      (PLB6PLB4_2_BASE | ESR)
#define PLB6PLB4_2_P64REV   (PLB6PLB4_2_BASE | P64REV)
#define PLB6PLB4_2_EARH     (PLB6PLB4_2_BASE | EARH)
#define PLB6PLB4_2_EARL     (PLB6PLB4_2_BASE | EARL)
#define PLB6PLB4_2_ADDRL0   (PLB6PLB4_2_BASE | ADDRL0)
#define PLB6PLB4_2_ADDRH0   (PLB6PLB4_2_BASE | ADDRH0)
#define PLB6PLB4_2_ADDRL1   (PLB6PLB4_2_BASE | ADDRL1)
#define PLB6PLB4_2_ADDRH1   (PLB6PLB4_2_BASE | ADDRH1)
#define PLB6PLB4_2_TESR     (PLB6PLB4_2_BASE | TESR)

#define PLB6PLB4_3_P64CR    (PLB6PLB4_3_BASE | P64CR)
#define PLB6PLB4_3_ESR      (PLB6PLB4_3_BASE | ESR)
#define PLB6PLB4_3_P64REV   (PLB6PLB4_3_BASE | P64REV)
#define PLB6PLB4_3_EARH     (PLB6PLB4_3_BASE | EARH)
#define PLB6PLB4_3_EARL     (PLB6PLB4_3_BASE | EARL)
#define PLB6PLB4_3_ADDRL0   (PLB6PLB4_3_BASE | ADDRL0)
#define PLB6PLB4_3_ADDRH0   (PLB6PLB4_3_BASE | ADDRH0)
#define PLB6PLB4_3_ADDRL1   (PLB6PLB4_3_BASE | ADDRL1)
#define PLB6PLB4_3_ADDRH1   (PLB6PLB4_3_BASE | ADDRH1)
#define PLB6PLB4_3_TESR     (PLB6PLB4_3_BASE | TESR)

#define PLB6PLB4_WATERMARK_VALUE 0x00000108 //from /dut_hlb_cpu_v1.02/trunk/cpu/units/plb6plb4_v001/verilog/rtl/PLB6PLB4.defines.v
//from http://svn.module.ru/r42_mm7705/mm7705/trunk/toplevel/verilog/rtl/v1/mpw7705_const.vh
//"STRAP_" +define
#define STRAP_PLB6PLB4_0_ADDRL0   0x000003FF
#define STRAP_PLB6PLB4_0_ADDRH0   0x000003FF
#define STRAP_PLB6PLB4_1_ADDRL0   0x00000010
#define STRAP_PLB6PLB4_1_ADDRH0   0x00000010
#define STRAP_PLB6PLB41_I_ADDRL0  0x00000012
#define STRAP_PLB6PLB41_I_ADDRH0  0x00000012
#define STRAP_PLB6PLB42_I_ADDRL0  0x00000013
#define STRAP_PLB6PLB42_I_ADDRH0  0x00000013


#define P64CR_0_RESET_VAL               0x00000303//due configuration
#define P64CR_RESET_VAL					0x00000203
#define ESR_RESET_VAL					0x00000000
#define P64REV_RESET_VAL				PLB6PLB4_WATERMARK_VALUE
#define EARH_RESET_VAL					0x00000000
#define EARL_RESET_VAL					0x00000000
#define PLB6PLB4_0_ADDRL0_RESET_VAL		STRAP_PLB6PLB4_0_ADDRL0
#define PLB6PLB4_0_ADDRH0_RESET_VAL		STRAP_PLB6PLB4_0_ADDRH0

#define PLB6PLB4_1_ADDRL0_RESET_VAL		STRAP_PLB6PLB4_1_ADDRL0
#define PLB6PLB4_1_ADDRH0_RESET_VAL		STRAP_PLB6PLB4_1_ADDRH0

#define PLB6PLB4_2_ADDRL0_RESET_VAL     STRAP_PLB6PLB41_I_ADDRL0
#define PLB6PLB4_2_ADDRH0_RESET_VAL     STRAP_PLB6PLB41_I_ADDRH0

#define PLB6PLB4_3_ADDRL0_RESET_VAL     STRAP_PLB6PLB42_I_ADDRL0
#define PLB6PLB4_3_ADDRH0_RESET_VAL     STRAP_PLB6PLB42_I_ADDRH0
#define ADDRL1_0_RESET_VAL              0x00000011
#define ADDRH1_0_RESET_VAL              0x00000011
#define ADDRL1_RESET_VAL				0x00000000
#define ADDRH1_RESET_VAL				0x00000000
#define TESR_RESET_VAL					0x00000000

#endif /* REGS_PLB6PLB4_H_ */
