Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr 28 11:20:56 2019
| Host         : Sirio running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.365        0.000                      0                18640        0.028        0.000                      0                18640        3.750        0.000                       0                  6765  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.365        0.000                      0                18640        0.028        0.000                      0                18640        3.750        0.000                       0                  6765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_4_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 2.929ns (32.746%)  route 6.016ns (67.254%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.900     9.242    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.366 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_0_i_1/O
                         net (fo=16, routed)          2.613    11.979    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_CS_fsm_reg[9]_1
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_4_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.647    12.826    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_4_4/CLKARDCLK
                         clock pessimism              0.115    12.941    
                         clock uncertainty           -0.154    12.787    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.344    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_4_4
  -------------------------------------------------------------------
                         required time                         12.344    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_5_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 2.929ns (32.910%)  route 5.971ns (67.090%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.900     9.242    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X47Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.366 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_4_0_i_1/O
                         net (fo=16, routed)          2.568    11.934    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_CS_fsm_reg[9]_1
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_5_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.646    12.825    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_5_4/CLKARDCLK
                         clock pessimism              0.115    12.940    
                         clock uncertainty           -0.154    12.786    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.343    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_5_4
  -------------------------------------------------------------------
                         required time                         12.343    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 2.929ns (33.310%)  route 5.864ns (66.690%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          2.371    10.713    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X91Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.837 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_1_i_2/O
                         net (fo=2, routed)           0.990    11.827    design_1_i/conv_0/inst/image_U/conv_image_ram_U/exitcond6_reg_2104_pp0_iter8_reg_reg[0][1]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.651    12.830    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.259    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_5/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 2.929ns (33.203%)  route 5.892ns (66.797%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 12.849 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          1.078     9.420    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X55Y22         LUT5 (Prop_lut5_I3_O)        0.124     9.544 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_5_i_2/O
                         net (fo=3, routed)           2.311    11.855    design_1_i/conv_0/inst/image_U/conv_image_ram_U/exitcond6_reg_2104_pp0_iter8_reg_reg[0]_1[0]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_5/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.670    12.849    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.129    12.978    
                         clock uncertainty           -0.154    12.824    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.292    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -11.855    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 2.929ns (33.059%)  route 5.931ns (66.941%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.935     9.277    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.401 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          2.493    11.894    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_CS_fsm_reg[9]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.637    12.816    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.115    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.334    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.838ns  (logic 2.929ns (33.140%)  route 5.909ns (66.860%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.935     9.277    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.401 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          2.471    11.872    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_CS_fsm_reg[9]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.650    12.829    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.347    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                         12.347    
                         arrival time                         -11.872    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 2.929ns (33.553%)  route 5.800ns (66.447%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          1.639     9.980    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X77Y39         LUT5 (Prop_lut5_I3_O)        0.124    10.104 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_1_2_i_1/O
                         net (fo=3, routed)           1.659    11.763    design_1_i/conv_0/inst/image_U/conv_image_ram_U/exitcond6_reg_2104_pp0_iter8_reg_reg[0]_0[0]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.650    12.829    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.258    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                         -11.763    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.929ns (33.212%)  route 5.890ns (66.788%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.935     9.277    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X50Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.401 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          2.452    11.853    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_CS_fsm_reg[9]
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.651    12.830    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X5Y10         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.115    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.348    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 2.929ns (33.685%)  route 5.766ns (66.315%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.729     9.071    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.124     9.195 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_0_i_19/O
                         net (fo=3, routed)           2.534    11.729    design_1_i/conv_0/inst/image_U/conv_image_ram_U/exitcond6_reg_2104_pp0_iter8_reg_reg[0][0]
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.642    12.821    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.115    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.250    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 2.929ns (33.709%)  route 5.760ns (66.291%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.740     3.034    design_1_i/conv_0/inst/ap_clk
    SLICE_X28Y15         FDRE                                         r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.456     3.490 r  design_1_i/conv_0/inst/tmp_41_reg_2219_reg[7]/Q
                         net (fo=1, routed)           0.587     4.077    design_1_i/conv_0/inst/tmp_41_reg_2219[7]
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.124     4.201 r  design_1_i/conv_0/inst/ram_reg_0_0_i_80/O
                         net (fo=1, routed)           0.000     4.201    design_1_i/conv_0/inst/ram_reg_0_0_i_80_n_3
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.844 r  design_1_i/conv_0/inst/ram_reg_0_0_i_54/O[3]
                         net (fo=3, routed)           0.691     5.535    design_1_i/conv_0/inst/tmp_73_fu_1070_p1[9]
    SLICE_X31Y15         LUT2 (Prop_lut2_I1_O)        0.307     5.842 r  design_1_i/conv_0/inst/ram_reg_0_0_i_58/O
                         net (fo=1, routed)           0.000     5.842    design_1_i/conv_0/inst/ram_reg_0_0_i_58_n_3
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.374 r  design_1_i/conv_0/inst/ram_reg_0_0_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.374    design_1_i/conv_0/inst/ram_reg_0_0_i_44_n_3
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.687 f  design_1_i/conv_0/inst/ram_reg_0_0_i_43/O[3]
                         net (fo=1, routed)           0.768     7.455    design_1_i/conv_0/inst/image_U/conv_image_ram_U/tmp_51_fu_1082_p2[15]
    SLICE_X36Y20         LUT5 (Prop_lut5_I2_O)        0.306     7.761 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41/O
                         net (fo=1, routed)           0.457     8.218    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_41_n_3
    SLICE_X44Y20         LUT3 (Prop_lut3_I2_O)        0.124     8.342 f  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          2.371    10.713    design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/image_address0[0]
    SLICE_X91Y57         LUT5 (Prop_lut5_I3_O)        0.124    10.837 r  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/rs_rreq/ram_reg_0_1_i_2/O
                         net (fo=2, routed)           0.886    11.723    design_1_i/conv_0/inst/image_U/conv_image_ram_U/exitcond6_reg_2104_pp0_iter8_reg_reg[0][1]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        1.637    12.816    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.115    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.245    design_1_i/conv_0/inst/image_U/conv_image_ram_U/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                  0.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/sum_1_1_reg_481_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/sum_s_reg_458_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.130%)  route 0.169ns (56.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.555     0.891    design_1_i/conv_0/inst/ap_clk
    SLICE_X49Y17         FDRE                                         r  design_1_i/conv_0/inst/sum_1_1_reg_481_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/conv_0/inst/sum_1_1_reg_481_reg[5]/Q
                         net (fo=3, routed)           0.169     1.187    design_1_i/conv_0/inst/sum_1_1_reg_481[5]
    SLICE_X50Y17         FDRE                                         r  design_1_i/conv_0/inst/sum_s_reg_458_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.817     1.183    design_1_i/conv_0/inst/ap_clk
    SLICE_X50Y17         FDRE                                         r  design_1_i/conv_0/inst/sum_s_reg_458_reg[5]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.011     1.159    design_1_i/conv_0/inst/sum_s_reg_458_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/reg_618_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.561     0.896    design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X49Y5          FDRE                                         r  design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/Q
                         net (fo=1, routed)           0.217     1.255    design_1_i/conv_0/inst/grp_fu_593_p2[11]
    SLICE_X53Y7          FDRE                                         r  design_1_i/conv_0/inst/reg_618_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.824     1.190    design_1_i/conv_0/inst/ap_clk
    SLICE_X53Y7          FDRE                                         r  design_1_i/conv_0/inst/reg_618_reg[11]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X53Y7          FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/conv_0/inst/reg_618_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/sum_1_1_be_reg_504_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/sum_1_1_reg_481_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.026%)  route 0.201ns (51.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.551     0.887    design_1_i/conv_0/inst/ap_clk
    SLICE_X51Y18         FDRE                                         r  design_1_i/conv_0/inst/sum_1_1_be_reg_504_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/conv_0/inst/sum_1_1_be_reg_504_reg[17]/Q
                         net (fo=1, routed)           0.201     1.229    design_1_i/conv_0/inst/sum_1_1_be_reg_504[17]
    SLICE_X49Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.274 r  design_1_i/conv_0/inst/sum_1_1_reg_481[17]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/conv_0/inst/sum_1_1_reg_481[17]_i_1_n_3
    SLICE_X49Y17         FDRE                                         r  design_1_i/conv_0/inst/sum_1_1_reg_481_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.821     1.187    design_1_i/conv_0/inst/ap_clk
    SLICE_X49Y17         FDRE                                         r  design_1_i/conv_0/inst/sum_1_1_reg_481_reg[17]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.092     1.244    design_1_i/conv_0/inst/sum_1_1_reg_481_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.148ns (47.985%)  route 0.160ns (52.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.563     0.899    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X42Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/Q
                         net (fo=2, routed)           0.160     1.207    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awlen[7]
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.825     1.191    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X43Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.016     1.177    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/reg_618_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.438%)  route 0.217ns (60.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.561     0.897    design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X45Y7          FDRE                                         r  design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y7          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/conv_0/inst/conv_fmul_32ns_32cud_U2/conv_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/Q
                         net (fo=1, routed)           0.217     1.254    design_1_i/conv_0/inst/grp_fu_593_p2[22]
    SLICE_X51Y8          FDRE                                         r  design_1_i/conv_0/inst/reg_618_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.824     1.190    design_1_i/conv_0/inst/ap_clk
    SLICE_X51Y8          FDRE                                         r  design_1_i/conv_0/inst/reg_618_reg[22]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.066     1.221    design_1_i/conv_0/inst/reg_618_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.214    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/ADDRD3
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.214    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/ADDRD3
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.214    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/ADDRD3
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.214    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/ADDRD3
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X27Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=109, routed)         0.146     1.214    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/ADDRD3
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6772, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y45         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.180    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y4    design_1_i/conv_0/inst/tmp_34_1_reg_2328_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y5    design_1_i/conv_0/inst/tmp_34_1_fu_1343_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4    design_1_i/conv_0/inst/tmp_16_reg_2224_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    design_1_i/conv_0/inst/tmp_34_2_fu_1699_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6    design_1_i/conv_0/inst/tmp_34_2_reg_2437_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    design_1_i/conv_0/inst/tmp_16_fu_992_p2/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y10  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y16  design_1_i/conv_0/inst/conv_mem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y46  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y46  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X18Y38  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y40  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



