<stg><name>edot.325_Pipeline_edot</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_fifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_lb_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %hasLower_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32">
<![CDATA[
newFuncRoot:4 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:5 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:6 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:7 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln273 = br void %VITIS_LOOP_278_1.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_278_1.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.i:2 %zext_ln269 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_278_1.i:3 %icmp_ln273 = icmp_slt  i32 %zext_ln269, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_278_1.i:4 %br_ln273 = br i1 %icmp_ln273, void %edot.3.exit.exitStub, void %VITIS_LOOP_278_1.split.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_278_1.split.i:0 %add_ln273 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.split.i:74 %muxLogicData_to_store_ln273 = muxlogic i31 %add_ln273

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln273"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="31">
<![CDATA[
VITIS_LOOP_278_1.split.i:75 %muxLogicAddr_to_store_ln273 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln273"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:76 %store_ln273 = store i31 %add_ln273, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:3 %muxLogicCE_to_primalInfeasBound_fifo_lb_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_primalInfeasBound_fifo_lb_i_read"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_278_1.split.i:4 %primalInfeasBound_fifo_lb_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_fifo_lb_i

]]></Node>
<StgValue><ssdm name="primalInfeasBound_fifo_lb_i_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:5 %trunc_ln275 = trunc i512 %primalInfeasBound_fifo_lb_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:6 %trunc_ln275_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln275_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:7 %trunc_ln275_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln275_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:8 %trunc_ln275_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln275_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:9 %trunc_ln275_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln275_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:10 %trunc_ln275_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln275_8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:11 %trunc_ln275_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln275_9"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:12 %trunc_ln275_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %primalInfeasBound_fifo_lb_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln275_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:13 %bitcast_ln275 = bitcast i64 %trunc_ln275

]]></Node>
<StgValue><ssdm name="bitcast_ln275"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:14 %bitcast_ln275_8 = bitcast i64 %trunc_ln275_4

]]></Node>
<StgValue><ssdm name="bitcast_ln275_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:15 %bitcast_ln275_9 = bitcast i64 %trunc_ln275_5

]]></Node>
<StgValue><ssdm name="bitcast_ln275_9"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:16 %bitcast_ln275_10 = bitcast i64 %trunc_ln275_6

]]></Node>
<StgValue><ssdm name="bitcast_ln275_10"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:17 %bitcast_ln275_11 = bitcast i64 %trunc_ln275_7

]]></Node>
<StgValue><ssdm name="bitcast_ln275_11"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:18 %bitcast_ln275_12 = bitcast i64 %trunc_ln275_8

]]></Node>
<StgValue><ssdm name="bitcast_ln275_12"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:19 %bitcast_ln275_13 = bitcast i64 %trunc_ln275_9

]]></Node>
<StgValue><ssdm name="bitcast_ln275_13"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:20 %bitcast_ln275_14 = bitcast i64 %trunc_ln275_s

]]></Node>
<StgValue><ssdm name="bitcast_ln275_14"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:21 %muxLogicCE_to_hasLower_fifo_i_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_hasLower_fifo_i_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
VITIS_LOOP_278_1.split.i:22 %hasLower_fifo_i_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %hasLower_fifo_i

]]></Node>
<StgValue><ssdm name="hasLower_fifo_i_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:23 %trunc_ln276 = trunc i512 %hasLower_fifo_i_read

]]></Node>
<StgValue><ssdm name="trunc_ln276"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:24 %trunc_ln276_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln276_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:25 %trunc_ln276_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln276_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:26 %trunc_ln276_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln276_6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:27 %trunc_ln276_7 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 256, i32 319

]]></Node>
<StgValue><ssdm name="trunc_ln276_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:28 %trunc_ln276_8 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="trunc_ln276_8"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:29 %trunc_ln276_9 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="trunc_ln276_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_278_1.split.i:30 %trunc_ln276_s = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %hasLower_fifo_i_read, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln276_s"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:31 %bitcast_ln276 = bitcast i64 %trunc_ln276

]]></Node>
<StgValue><ssdm name="bitcast_ln276"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:32 %bitcast_ln276_8 = bitcast i64 %trunc_ln276_4

]]></Node>
<StgValue><ssdm name="bitcast_ln276_8"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:33 %bitcast_ln276_9 = bitcast i64 %trunc_ln276_5

]]></Node>
<StgValue><ssdm name="bitcast_ln276_9"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:34 %bitcast_ln276_10 = bitcast i64 %trunc_ln276_6

]]></Node>
<StgValue><ssdm name="bitcast_ln276_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:35 %bitcast_ln276_11 = bitcast i64 %trunc_ln276_7

]]></Node>
<StgValue><ssdm name="bitcast_ln276_11"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:36 %bitcast_ln276_12 = bitcast i64 %trunc_ln276_8

]]></Node>
<StgValue><ssdm name="bitcast_ln276_12"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:37 %bitcast_ln276_13 = bitcast i64 %trunc_ln276_9

]]></Node>
<StgValue><ssdm name="bitcast_ln276_13"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:38 %bitcast_ln276_14 = bitcast i64 %trunc_ln276_s

]]></Node>
<StgValue><ssdm name="bitcast_ln276_14"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:39 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln275

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:40 %muxLogicI1_to_mul_i = muxlogic i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:42 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln275_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:43 %muxLogicI1_to_mul_1_i = muxlogic i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:45 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln275_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:46 %muxLogicI1_to_mul_2_i = muxlogic i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:48 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln275_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:49 %muxLogicI1_to_mul_3_i = muxlogic i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:51 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln275_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:52 %muxLogicI1_to_mul_4_i = muxlogic i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:54 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln275_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:55 %muxLogicI1_to_mul_5_i = muxlogic i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:57 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln275_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:58 %muxLogicI1_to_mul_6_i = muxlogic i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:60 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln275_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:61 %muxLogicI1_to_mul_7_i = muxlogic i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="81" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:39 %muxLogicI0_to_mul_i = muxlogic i64 %bitcast_ln275

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_i"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:40 %muxLogicI1_to_mul_i = muxlogic i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_i"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:42 %muxLogicI0_to_mul_1_i = muxlogic i64 %bitcast_ln275_8

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_1_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:43 %muxLogicI1_to_mul_1_i = muxlogic i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_1_i"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_8, i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:45 %muxLogicI0_to_mul_2_i = muxlogic i64 %bitcast_ln275_9

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_2_i"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:46 %muxLogicI1_to_mul_2_i = muxlogic i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_2_i"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_9, i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:48 %muxLogicI0_to_mul_3_i = muxlogic i64 %bitcast_ln275_10

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_3_i"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:49 %muxLogicI1_to_mul_3_i = muxlogic i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_3_i"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_10, i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:51 %muxLogicI0_to_mul_4_i = muxlogic i64 %bitcast_ln275_11

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_4_i"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:52 %muxLogicI1_to_mul_4_i = muxlogic i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_4_i"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_11, i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:54 %muxLogicI0_to_mul_5_i = muxlogic i64 %bitcast_ln275_12

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_5_i"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:55 %muxLogicI1_to_mul_5_i = muxlogic i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_5_i"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_12, i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:57 %muxLogicI0_to_mul_6_i = muxlogic i64 %bitcast_ln275_13

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_6_i"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:58 %muxLogicI1_to_mul_6_i = muxlogic i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_6_i"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_13, i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:60 %muxLogicI0_to_mul_7_i = muxlogic i64 %bitcast_ln275_14

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_7_i"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:61 %muxLogicI1_to_mul_7_i = muxlogic i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_7_i"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="5" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_14, i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_8, i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_9, i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_10, i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_11, i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_12, i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_13, i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="4" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_14, i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="113" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_8, i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_9, i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_10, i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_11, i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_12, i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_13, i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="3" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_14, i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="121" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_8, i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_9, i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_10, i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_11, i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_12, i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_13, i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_14, i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
edot.3.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:1 %specpipeline_ln274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln274"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:2 %specloopname_ln273 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln273"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:41 %mul_i = dmul i64 %bitcast_ln275, i64 %bitcast_ln276

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:44 %mul_1_i = dmul i64 %bitcast_ln275_8, i64 %bitcast_ln276_8

]]></Node>
<StgValue><ssdm name="mul_1_i"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:47 %mul_2_i = dmul i64 %bitcast_ln275_9, i64 %bitcast_ln276_9

]]></Node>
<StgValue><ssdm name="mul_2_i"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:50 %mul_3_i = dmul i64 %bitcast_ln275_10, i64 %bitcast_ln276_10

]]></Node>
<StgValue><ssdm name="mul_3_i"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:53 %mul_4_i = dmul i64 %bitcast_ln275_11, i64 %bitcast_ln276_11

]]></Node>
<StgValue><ssdm name="mul_4_i"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:56 %mul_5_i = dmul i64 %bitcast_ln275_12, i64 %bitcast_ln276_12

]]></Node>
<StgValue><ssdm name="mul_5_i"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:59 %mul_6_i = dmul i64 %bitcast_ln275_13, i64 %bitcast_ln276_13

]]></Node>
<StgValue><ssdm name="mul_6_i"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="5">
<core>DMul_meddsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:62 %mul_7_i = dmul i64 %bitcast_ln275_14, i64 %bitcast_ln276_14

]]></Node>
<StgValue><ssdm name="mul_7_i"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:63 %bitcast_ln282 = bitcast i64 %mul_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:64 %bitcast_ln282_8 = bitcast i64 %mul_1_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_8"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:65 %bitcast_ln282_9 = bitcast i64 %mul_2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_9"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:66 %bitcast_ln282_10 = bitcast i64 %mul_3_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_10"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:67 %bitcast_ln282_11 = bitcast i64 %mul_4_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_11"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:68 %bitcast_ln282_12 = bitcast i64 %mul_5_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_12"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:69 %bitcast_ln282_13 = bitcast i64 %mul_6_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_13"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:70 %bitcast_ln282_14 = bitcast i64 %mul_7_i

]]></Node>
<StgValue><ssdm name="bitcast_ln282_14"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="512" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64">
<![CDATA[
VITIS_LOOP_278_1.split.i:71 %or_ln282_i = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %bitcast_ln282_14, i64 %bitcast_ln282_13, i64 %bitcast_ln282_12, i64 %bitcast_ln282_11, i64 %bitcast_ln282_10, i64 %bitcast_ln282_9, i64 %bitcast_ln282_8, i64 %bitcast_ln282

]]></Node>
<StgValue><ssdm name="or_ln282_i"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:72 %muxLogicData_to_write_ln282 = muxlogic i512 %or_ln282_i

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln282"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
VITIS_LOOP_278_1.split.i:73 %write_ln282 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %primalInfeasBound_edotfifo_lb_i, i512 %or_ln282_i

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_278_1.split.i:77 %br_ln273 = br void %VITIS_LOOP_278_1.i

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="171" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="172" name="primalInfeasBound_fifo_lb_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="primalInfeasBound_fifo_lb_i"/></StgValue>
</port>
<port id="173" name="hasLower_fifo_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="hasLower_fifo_i"/></StgValue>
</port>
<port id="174" name="primalInfeasBound_edotfifo_lb_i" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="primalInfeasBound_edotfifo_lb_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="176" from="StgValue_175" to="i" fromId="175" toId="10">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="177" toId="11">
</dataflow>
<dataflow id="179" from="primalInfeasBound_fifo_lb_i" to="specinterface_ln0" fromId="172" toId="11">
</dataflow>
<dataflow id="181" from="empty_14" to="specinterface_ln0" fromId="180" toId="11">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="184" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="186" from="empty_3" to="specinterface_ln0" fromId="185" toId="11">
</dataflow>
<dataflow id="187" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="188" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="189" from="empty_3" to="specinterface_ln0" fromId="185" toId="11">
</dataflow>
<dataflow id="190" from="empty_3" to="specinterface_ln0" fromId="185" toId="11">
</dataflow>
<dataflow id="191" from="empty_3" to="specinterface_ln0" fromId="185" toId="11">
</dataflow>
<dataflow id="192" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="193" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="194" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="195" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="196" from="empty_3" to="specinterface_ln0" fromId="185" toId="11">
</dataflow>
<dataflow id="197" from="empty_3" to="specinterface_ln0" fromId="185" toId="11">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="11">
</dataflow>
<dataflow id="200" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="201" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="11">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="177" toId="12">
</dataflow>
<dataflow id="203" from="primalInfeasBound_edotfifo_lb_i" to="specinterface_ln0" fromId="174" toId="12">
</dataflow>
<dataflow id="204" from="empty_14" to="specinterface_ln0" fromId="180" toId="12">
</dataflow>
<dataflow id="205" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="206" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="207" from="empty_3" to="specinterface_ln0" fromId="185" toId="12">
</dataflow>
<dataflow id="208" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="209" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="210" from="empty_3" to="specinterface_ln0" fromId="185" toId="12">
</dataflow>
<dataflow id="211" from="empty_3" to="specinterface_ln0" fromId="185" toId="12">
</dataflow>
<dataflow id="212" from="empty_3" to="specinterface_ln0" fromId="185" toId="12">
</dataflow>
<dataflow id="213" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="214" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="215" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="216" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="217" from="empty_3" to="specinterface_ln0" fromId="185" toId="12">
</dataflow>
<dataflow id="218" from="empty_3" to="specinterface_ln0" fromId="185" toId="12">
</dataflow>
<dataflow id="219" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="12">
</dataflow>
<dataflow id="220" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="221" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="12">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="177" toId="13">
</dataflow>
<dataflow id="223" from="hasLower_fifo_i" to="specinterface_ln0" fromId="173" toId="13">
</dataflow>
<dataflow id="224" from="empty_14" to="specinterface_ln0" fromId="180" toId="13">
</dataflow>
<dataflow id="225" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="226" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="227" from="empty_3" to="specinterface_ln0" fromId="185" toId="13">
</dataflow>
<dataflow id="228" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="229" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="230" from="empty_3" to="specinterface_ln0" fromId="185" toId="13">
</dataflow>
<dataflow id="231" from="empty_3" to="specinterface_ln0" fromId="185" toId="13">
</dataflow>
<dataflow id="232" from="empty_3" to="specinterface_ln0" fromId="185" toId="13">
</dataflow>
<dataflow id="233" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="234" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="235" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="236" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="237" from="empty_3" to="specinterface_ln0" fromId="185" toId="13">
</dataflow>
<dataflow id="238" from="empty_3" to="specinterface_ln0" fromId="185" toId="13">
</dataflow>
<dataflow id="239" from="StgValue_198" to="specinterface_ln0" fromId="198" toId="13">
</dataflow>
<dataflow id="240" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="241" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="13">
</dataflow>
<dataflow id="243" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="242" toId="15">
</dataflow>
<dataflow id="244" from="n" to="n_read" fromId="171" toId="15">
</dataflow>
<dataflow id="246" from="StgValue_245" to="muxLogicData_to_store_ln0" fromId="245" toId="16">
</dataflow>
<dataflow id="247" from="i" to="muxLogicAddr_to_store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="248" from="StgValue_245" to="store_ln0" fromId="245" toId="18">
</dataflow>
<dataflow id="249" from="i" to="store_ln0" fromId="10" toId="18">
</dataflow>
<dataflow id="250" from="i" to="MuxLogicAddr_to_i_load" fromId="10" toId="20">
</dataflow>
<dataflow id="251" from="i" to="i_load" fromId="10" toId="21">
</dataflow>
<dataflow id="252" from="i_load" to="zext_ln269" fromId="21" toId="22">
</dataflow>
<dataflow id="253" from="zext_ln269" to="icmp_ln273" fromId="22" toId="23">
</dataflow>
<dataflow id="254" from="n_read" to="icmp_ln273" fromId="15" toId="23">
</dataflow>
<dataflow id="255" from="icmp_ln273" to="br_ln273" fromId="23" toId="24">
</dataflow>
<dataflow id="256" from="i_load" to="add_ln273" fromId="21" toId="25">
</dataflow>
<dataflow id="258" from="StgValue_257" to="add_ln273" fromId="257" toId="25">
</dataflow>
<dataflow id="259" from="add_ln273" to="muxLogicData_to_store_ln273" fromId="25" toId="26">
</dataflow>
<dataflow id="260" from="i" to="muxLogicAddr_to_store_ln273" fromId="10" toId="27">
</dataflow>
<dataflow id="261" from="add_ln273" to="store_ln273" fromId="25" toId="28">
</dataflow>
<dataflow id="262" from="i" to="store_ln273" fromId="10" toId="28">
</dataflow>
<dataflow id="264" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="primalInfeasBound_fifo_lb_i_read" fromId="263" toId="30">
</dataflow>
<dataflow id="265" from="primalInfeasBound_fifo_lb_i" to="primalInfeasBound_fifo_lb_i_read" fromId="172" toId="30">
</dataflow>
<dataflow id="266" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275" fromId="30" toId="31">
</dataflow>
<dataflow id="268" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_4" fromId="267" toId="32">
</dataflow>
<dataflow id="269" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_4" fromId="30" toId="32">
</dataflow>
<dataflow id="271" from="StgValue_270" to="trunc_ln275_4" fromId="270" toId="32">
</dataflow>
<dataflow id="273" from="StgValue_272" to="trunc_ln275_4" fromId="272" toId="32">
</dataflow>
<dataflow id="274" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_5" fromId="267" toId="33">
</dataflow>
<dataflow id="275" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_5" fromId="30" toId="33">
</dataflow>
<dataflow id="277" from="StgValue_276" to="trunc_ln275_5" fromId="276" toId="33">
</dataflow>
<dataflow id="279" from="StgValue_278" to="trunc_ln275_5" fromId="278" toId="33">
</dataflow>
<dataflow id="280" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_6" fromId="267" toId="34">
</dataflow>
<dataflow id="281" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_6" fromId="30" toId="34">
</dataflow>
<dataflow id="283" from="StgValue_282" to="trunc_ln275_6" fromId="282" toId="34">
</dataflow>
<dataflow id="285" from="StgValue_284" to="trunc_ln275_6" fromId="284" toId="34">
</dataflow>
<dataflow id="286" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_7" fromId="267" toId="35">
</dataflow>
<dataflow id="287" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_7" fromId="30" toId="35">
</dataflow>
<dataflow id="289" from="StgValue_288" to="trunc_ln275_7" fromId="288" toId="35">
</dataflow>
<dataflow id="291" from="StgValue_290" to="trunc_ln275_7" fromId="290" toId="35">
</dataflow>
<dataflow id="292" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_8" fromId="267" toId="36">
</dataflow>
<dataflow id="293" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_8" fromId="30" toId="36">
</dataflow>
<dataflow id="295" from="StgValue_294" to="trunc_ln275_8" fromId="294" toId="36">
</dataflow>
<dataflow id="297" from="StgValue_296" to="trunc_ln275_8" fromId="296" toId="36">
</dataflow>
<dataflow id="298" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_9" fromId="267" toId="37">
</dataflow>
<dataflow id="299" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_9" fromId="30" toId="37">
</dataflow>
<dataflow id="301" from="StgValue_300" to="trunc_ln275_9" fromId="300" toId="37">
</dataflow>
<dataflow id="303" from="StgValue_302" to="trunc_ln275_9" fromId="302" toId="37">
</dataflow>
<dataflow id="304" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln275_s" fromId="267" toId="38">
</dataflow>
<dataflow id="305" from="primalInfeasBound_fifo_lb_i_read" to="trunc_ln275_s" fromId="30" toId="38">
</dataflow>
<dataflow id="307" from="StgValue_306" to="trunc_ln275_s" fromId="306" toId="38">
</dataflow>
<dataflow id="309" from="StgValue_308" to="trunc_ln275_s" fromId="308" toId="38">
</dataflow>
<dataflow id="310" from="trunc_ln275" to="bitcast_ln275" fromId="31" toId="39">
</dataflow>
<dataflow id="311" from="trunc_ln275_4" to="bitcast_ln275_8" fromId="32" toId="40">
</dataflow>
<dataflow id="312" from="trunc_ln275_5" to="bitcast_ln275_9" fromId="33" toId="41">
</dataflow>
<dataflow id="313" from="trunc_ln275_6" to="bitcast_ln275_10" fromId="34" toId="42">
</dataflow>
<dataflow id="314" from="trunc_ln275_7" to="bitcast_ln275_11" fromId="35" toId="43">
</dataflow>
<dataflow id="315" from="trunc_ln275_8" to="bitcast_ln275_12" fromId="36" toId="44">
</dataflow>
<dataflow id="316" from="trunc_ln275_9" to="bitcast_ln275_13" fromId="37" toId="45">
</dataflow>
<dataflow id="317" from="trunc_ln275_s" to="bitcast_ln275_14" fromId="38" toId="46">
</dataflow>
<dataflow id="318" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="hasLower_fifo_i_read" fromId="263" toId="48">
</dataflow>
<dataflow id="319" from="hasLower_fifo_i" to="hasLower_fifo_i_read" fromId="173" toId="48">
</dataflow>
<dataflow id="320" from="hasLower_fifo_i_read" to="trunc_ln276" fromId="48" toId="49">
</dataflow>
<dataflow id="321" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_4" fromId="267" toId="50">
</dataflow>
<dataflow id="322" from="hasLower_fifo_i_read" to="trunc_ln276_4" fromId="48" toId="50">
</dataflow>
<dataflow id="323" from="StgValue_270" to="trunc_ln276_4" fromId="270" toId="50">
</dataflow>
<dataflow id="324" from="StgValue_272" to="trunc_ln276_4" fromId="272" toId="50">
</dataflow>
<dataflow id="325" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_5" fromId="267" toId="51">
</dataflow>
<dataflow id="326" from="hasLower_fifo_i_read" to="trunc_ln276_5" fromId="48" toId="51">
</dataflow>
<dataflow id="327" from="StgValue_276" to="trunc_ln276_5" fromId="276" toId="51">
</dataflow>
<dataflow id="328" from="StgValue_278" to="trunc_ln276_5" fromId="278" toId="51">
</dataflow>
<dataflow id="329" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_6" fromId="267" toId="52">
</dataflow>
<dataflow id="330" from="hasLower_fifo_i_read" to="trunc_ln276_6" fromId="48" toId="52">
</dataflow>
<dataflow id="331" from="StgValue_282" to="trunc_ln276_6" fromId="282" toId="52">
</dataflow>
<dataflow id="332" from="StgValue_284" to="trunc_ln276_6" fromId="284" toId="52">
</dataflow>
<dataflow id="333" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_7" fromId="267" toId="53">
</dataflow>
<dataflow id="334" from="hasLower_fifo_i_read" to="trunc_ln276_7" fromId="48" toId="53">
</dataflow>
<dataflow id="335" from="StgValue_288" to="trunc_ln276_7" fromId="288" toId="53">
</dataflow>
<dataflow id="336" from="StgValue_290" to="trunc_ln276_7" fromId="290" toId="53">
</dataflow>
<dataflow id="337" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_8" fromId="267" toId="54">
</dataflow>
<dataflow id="338" from="hasLower_fifo_i_read" to="trunc_ln276_8" fromId="48" toId="54">
</dataflow>
<dataflow id="339" from="StgValue_294" to="trunc_ln276_8" fromId="294" toId="54">
</dataflow>
<dataflow id="340" from="StgValue_296" to="trunc_ln276_8" fromId="296" toId="54">
</dataflow>
<dataflow id="341" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_9" fromId="267" toId="55">
</dataflow>
<dataflow id="342" from="hasLower_fifo_i_read" to="trunc_ln276_9" fromId="48" toId="55">
</dataflow>
<dataflow id="343" from="StgValue_300" to="trunc_ln276_9" fromId="300" toId="55">
</dataflow>
<dataflow id="344" from="StgValue_302" to="trunc_ln276_9" fromId="302" toId="55">
</dataflow>
<dataflow id="345" from="_ssdm_op_PartSelect.i64.i512.i32.i32" to="trunc_ln276_s" fromId="267" toId="56">
</dataflow>
<dataflow id="346" from="hasLower_fifo_i_read" to="trunc_ln276_s" fromId="48" toId="56">
</dataflow>
<dataflow id="347" from="StgValue_306" to="trunc_ln276_s" fromId="306" toId="56">
</dataflow>
<dataflow id="348" from="StgValue_308" to="trunc_ln276_s" fromId="308" toId="56">
</dataflow>
<dataflow id="349" from="trunc_ln276" to="bitcast_ln276" fromId="49" toId="57">
</dataflow>
<dataflow id="350" from="trunc_ln276_4" to="bitcast_ln276_8" fromId="50" toId="58">
</dataflow>
<dataflow id="351" from="trunc_ln276_5" to="bitcast_ln276_9" fromId="51" toId="59">
</dataflow>
<dataflow id="352" from="trunc_ln276_6" to="bitcast_ln276_10" fromId="52" toId="60">
</dataflow>
<dataflow id="353" from="trunc_ln276_7" to="bitcast_ln276_11" fromId="53" toId="61">
</dataflow>
<dataflow id="354" from="trunc_ln276_8" to="bitcast_ln276_12" fromId="54" toId="62">
</dataflow>
<dataflow id="355" from="trunc_ln276_9" to="bitcast_ln276_13" fromId="55" toId="63">
</dataflow>
<dataflow id="356" from="trunc_ln276_s" to="bitcast_ln276_14" fromId="56" toId="64">
</dataflow>
<dataflow id="357" from="bitcast_ln275" to="muxLogicI0_to_mul_i" fromId="39" toId="65">
</dataflow>
<dataflow id="358" from="bitcast_ln276" to="muxLogicI1_to_mul_i" fromId="57" toId="66">
</dataflow>
<dataflow id="359" from="bitcast_ln275_8" to="muxLogicI0_to_mul_1_i" fromId="40" toId="67">
</dataflow>
<dataflow id="360" from="bitcast_ln276_8" to="muxLogicI1_to_mul_1_i" fromId="58" toId="68">
</dataflow>
<dataflow id="361" from="bitcast_ln275_9" to="muxLogicI0_to_mul_2_i" fromId="41" toId="69">
</dataflow>
<dataflow id="362" from="bitcast_ln276_9" to="muxLogicI1_to_mul_2_i" fromId="59" toId="70">
</dataflow>
<dataflow id="363" from="bitcast_ln275_10" to="muxLogicI0_to_mul_3_i" fromId="42" toId="71">
</dataflow>
<dataflow id="364" from="bitcast_ln276_10" to="muxLogicI1_to_mul_3_i" fromId="60" toId="72">
</dataflow>
<dataflow id="365" from="bitcast_ln275_11" to="muxLogicI0_to_mul_4_i" fromId="43" toId="73">
</dataflow>
<dataflow id="366" from="bitcast_ln276_11" to="muxLogicI1_to_mul_4_i" fromId="61" toId="74">
</dataflow>
<dataflow id="367" from="bitcast_ln275_12" to="muxLogicI0_to_mul_5_i" fromId="44" toId="75">
</dataflow>
<dataflow id="368" from="bitcast_ln276_12" to="muxLogicI1_to_mul_5_i" fromId="62" toId="76">
</dataflow>
<dataflow id="369" from="bitcast_ln275_13" to="muxLogicI0_to_mul_6_i" fromId="45" toId="77">
</dataflow>
<dataflow id="370" from="bitcast_ln276_13" to="muxLogicI1_to_mul_6_i" fromId="63" toId="78">
</dataflow>
<dataflow id="371" from="bitcast_ln275_14" to="muxLogicI0_to_mul_7_i" fromId="46" toId="79">
</dataflow>
<dataflow id="372" from="bitcast_ln276_14" to="muxLogicI1_to_mul_7_i" fromId="64" toId="80">
</dataflow>
<dataflow id="373" from="bitcast_ln275" to="muxLogicI0_to_mul_i" fromId="39" toId="81">
</dataflow>
<dataflow id="374" from="bitcast_ln276" to="muxLogicI1_to_mul_i" fromId="57" toId="82">
</dataflow>
<dataflow id="375" from="bitcast_ln275" to="mul_i" fromId="39" toId="83">
</dataflow>
<dataflow id="376" from="bitcast_ln276" to="mul_i" fromId="57" toId="83">
</dataflow>
<dataflow id="377" from="bitcast_ln275_8" to="muxLogicI0_to_mul_1_i" fromId="40" toId="84">
</dataflow>
<dataflow id="378" from="bitcast_ln276_8" to="muxLogicI1_to_mul_1_i" fromId="58" toId="85">
</dataflow>
<dataflow id="379" from="bitcast_ln275_8" to="mul_1_i" fromId="40" toId="86">
</dataflow>
<dataflow id="380" from="bitcast_ln276_8" to="mul_1_i" fromId="58" toId="86">
</dataflow>
<dataflow id="381" from="bitcast_ln275_9" to="muxLogicI0_to_mul_2_i" fromId="41" toId="87">
</dataflow>
<dataflow id="382" from="bitcast_ln276_9" to="muxLogicI1_to_mul_2_i" fromId="59" toId="88">
</dataflow>
<dataflow id="383" from="bitcast_ln275_9" to="mul_2_i" fromId="41" toId="89">
</dataflow>
<dataflow id="384" from="bitcast_ln276_9" to="mul_2_i" fromId="59" toId="89">
</dataflow>
<dataflow id="385" from="bitcast_ln275_10" to="muxLogicI0_to_mul_3_i" fromId="42" toId="90">
</dataflow>
<dataflow id="386" from="bitcast_ln276_10" to="muxLogicI1_to_mul_3_i" fromId="60" toId="91">
</dataflow>
<dataflow id="387" from="bitcast_ln275_10" to="mul_3_i" fromId="42" toId="92">
</dataflow>
<dataflow id="388" from="bitcast_ln276_10" to="mul_3_i" fromId="60" toId="92">
</dataflow>
<dataflow id="389" from="bitcast_ln275_11" to="muxLogicI0_to_mul_4_i" fromId="43" toId="93">
</dataflow>
<dataflow id="390" from="bitcast_ln276_11" to="muxLogicI1_to_mul_4_i" fromId="61" toId="94">
</dataflow>
<dataflow id="391" from="bitcast_ln275_11" to="mul_4_i" fromId="43" toId="95">
</dataflow>
<dataflow id="392" from="bitcast_ln276_11" to="mul_4_i" fromId="61" toId="95">
</dataflow>
<dataflow id="393" from="bitcast_ln275_12" to="muxLogicI0_to_mul_5_i" fromId="44" toId="96">
</dataflow>
<dataflow id="394" from="bitcast_ln276_12" to="muxLogicI1_to_mul_5_i" fromId="62" toId="97">
</dataflow>
<dataflow id="395" from="bitcast_ln275_12" to="mul_5_i" fromId="44" toId="98">
</dataflow>
<dataflow id="396" from="bitcast_ln276_12" to="mul_5_i" fromId="62" toId="98">
</dataflow>
<dataflow id="397" from="bitcast_ln275_13" to="muxLogicI0_to_mul_6_i" fromId="45" toId="99">
</dataflow>
<dataflow id="398" from="bitcast_ln276_13" to="muxLogicI1_to_mul_6_i" fromId="63" toId="100">
</dataflow>
<dataflow id="399" from="bitcast_ln275_13" to="mul_6_i" fromId="45" toId="101">
</dataflow>
<dataflow id="400" from="bitcast_ln276_13" to="mul_6_i" fromId="63" toId="101">
</dataflow>
<dataflow id="401" from="bitcast_ln275_14" to="muxLogicI0_to_mul_7_i" fromId="46" toId="102">
</dataflow>
<dataflow id="402" from="bitcast_ln276_14" to="muxLogicI1_to_mul_7_i" fromId="64" toId="103">
</dataflow>
<dataflow id="403" from="bitcast_ln275_14" to="mul_7_i" fromId="46" toId="104">
</dataflow>
<dataflow id="404" from="bitcast_ln276_14" to="mul_7_i" fromId="64" toId="104">
</dataflow>
<dataflow id="405" from="bitcast_ln275" to="mul_i" fromId="39" toId="105">
</dataflow>
<dataflow id="406" from="bitcast_ln276" to="mul_i" fromId="57" toId="105">
</dataflow>
<dataflow id="407" from="bitcast_ln275_8" to="mul_1_i" fromId="40" toId="106">
</dataflow>
<dataflow id="408" from="bitcast_ln276_8" to="mul_1_i" fromId="58" toId="106">
</dataflow>
<dataflow id="409" from="bitcast_ln275_9" to="mul_2_i" fromId="41" toId="107">
</dataflow>
<dataflow id="410" from="bitcast_ln276_9" to="mul_2_i" fromId="59" toId="107">
</dataflow>
<dataflow id="411" from="bitcast_ln275_10" to="mul_3_i" fromId="42" toId="108">
</dataflow>
<dataflow id="412" from="bitcast_ln276_10" to="mul_3_i" fromId="60" toId="108">
</dataflow>
<dataflow id="413" from="bitcast_ln275_11" to="mul_4_i" fromId="43" toId="109">
</dataflow>
<dataflow id="414" from="bitcast_ln276_11" to="mul_4_i" fromId="61" toId="109">
</dataflow>
<dataflow id="415" from="bitcast_ln275_12" to="mul_5_i" fromId="44" toId="110">
</dataflow>
<dataflow id="416" from="bitcast_ln276_12" to="mul_5_i" fromId="62" toId="110">
</dataflow>
<dataflow id="417" from="bitcast_ln275_13" to="mul_6_i" fromId="45" toId="111">
</dataflow>
<dataflow id="418" from="bitcast_ln276_13" to="mul_6_i" fromId="63" toId="111">
</dataflow>
<dataflow id="419" from="bitcast_ln275_14" to="mul_7_i" fromId="46" toId="112">
</dataflow>
<dataflow id="420" from="bitcast_ln276_14" to="mul_7_i" fromId="64" toId="112">
</dataflow>
<dataflow id="421" from="bitcast_ln275" to="mul_i" fromId="39" toId="113">
</dataflow>
<dataflow id="422" from="bitcast_ln276" to="mul_i" fromId="57" toId="113">
</dataflow>
<dataflow id="423" from="bitcast_ln275_8" to="mul_1_i" fromId="40" toId="114">
</dataflow>
<dataflow id="424" from="bitcast_ln276_8" to="mul_1_i" fromId="58" toId="114">
</dataflow>
<dataflow id="425" from="bitcast_ln275_9" to="mul_2_i" fromId="41" toId="115">
</dataflow>
<dataflow id="426" from="bitcast_ln276_9" to="mul_2_i" fromId="59" toId="115">
</dataflow>
<dataflow id="427" from="bitcast_ln275_10" to="mul_3_i" fromId="42" toId="116">
</dataflow>
<dataflow id="428" from="bitcast_ln276_10" to="mul_3_i" fromId="60" toId="116">
</dataflow>
<dataflow id="429" from="bitcast_ln275_11" to="mul_4_i" fromId="43" toId="117">
</dataflow>
<dataflow id="430" from="bitcast_ln276_11" to="mul_4_i" fromId="61" toId="117">
</dataflow>
<dataflow id="431" from="bitcast_ln275_12" to="mul_5_i" fromId="44" toId="118">
</dataflow>
<dataflow id="432" from="bitcast_ln276_12" to="mul_5_i" fromId="62" toId="118">
</dataflow>
<dataflow id="433" from="bitcast_ln275_13" to="mul_6_i" fromId="45" toId="119">
</dataflow>
<dataflow id="434" from="bitcast_ln276_13" to="mul_6_i" fromId="63" toId="119">
</dataflow>
<dataflow id="435" from="bitcast_ln275_14" to="mul_7_i" fromId="46" toId="120">
</dataflow>
<dataflow id="436" from="bitcast_ln276_14" to="mul_7_i" fromId="64" toId="120">
</dataflow>
<dataflow id="437" from="bitcast_ln275" to="mul_i" fromId="39" toId="121">
</dataflow>
<dataflow id="438" from="bitcast_ln276" to="mul_i" fromId="57" toId="121">
</dataflow>
<dataflow id="439" from="bitcast_ln275_8" to="mul_1_i" fromId="40" toId="122">
</dataflow>
<dataflow id="440" from="bitcast_ln276_8" to="mul_1_i" fromId="58" toId="122">
</dataflow>
<dataflow id="441" from="bitcast_ln275_9" to="mul_2_i" fromId="41" toId="123">
</dataflow>
<dataflow id="442" from="bitcast_ln276_9" to="mul_2_i" fromId="59" toId="123">
</dataflow>
<dataflow id="443" from="bitcast_ln275_10" to="mul_3_i" fromId="42" toId="124">
</dataflow>
<dataflow id="444" from="bitcast_ln276_10" to="mul_3_i" fromId="60" toId="124">
</dataflow>
<dataflow id="445" from="bitcast_ln275_11" to="mul_4_i" fromId="43" toId="125">
</dataflow>
<dataflow id="446" from="bitcast_ln276_11" to="mul_4_i" fromId="61" toId="125">
</dataflow>
<dataflow id="447" from="bitcast_ln275_12" to="mul_5_i" fromId="44" toId="126">
</dataflow>
<dataflow id="448" from="bitcast_ln276_12" to="mul_5_i" fromId="62" toId="126">
</dataflow>
<dataflow id="449" from="bitcast_ln275_13" to="mul_6_i" fromId="45" toId="127">
</dataflow>
<dataflow id="450" from="bitcast_ln276_13" to="mul_6_i" fromId="63" toId="127">
</dataflow>
<dataflow id="451" from="bitcast_ln275_14" to="mul_7_i" fromId="46" toId="128">
</dataflow>
<dataflow id="452" from="bitcast_ln276_14" to="mul_7_i" fromId="64" toId="128">
</dataflow>
<dataflow id="454" from="_ssdm_op_SpecPipeline" to="specpipeline_ln274" fromId="453" toId="129">
</dataflow>
<dataflow id="455" from="StgValue_175" to="specpipeline_ln274" fromId="175" toId="129">
</dataflow>
<dataflow id="456" from="StgValue_182" to="specpipeline_ln274" fromId="182" toId="129">
</dataflow>
<dataflow id="457" from="StgValue_182" to="specpipeline_ln274" fromId="182" toId="129">
</dataflow>
<dataflow id="458" from="StgValue_182" to="specpipeline_ln274" fromId="182" toId="129">
</dataflow>
<dataflow id="459" from="empty_3" to="specpipeline_ln274" fromId="185" toId="129">
</dataflow>
<dataflow id="461" from="_ssdm_op_SpecLoopName" to="specloopname_ln273" fromId="460" toId="130">
</dataflow>
<dataflow id="463" from="empty" to="specloopname_ln273" fromId="462" toId="130">
</dataflow>
<dataflow id="464" from="bitcast_ln275" to="mul_i" fromId="39" toId="131">
</dataflow>
<dataflow id="465" from="bitcast_ln276" to="mul_i" fromId="57" toId="131">
</dataflow>
<dataflow id="466" from="bitcast_ln275_8" to="mul_1_i" fromId="40" toId="132">
</dataflow>
<dataflow id="467" from="bitcast_ln276_8" to="mul_1_i" fromId="58" toId="132">
</dataflow>
<dataflow id="468" from="bitcast_ln275_9" to="mul_2_i" fromId="41" toId="133">
</dataflow>
<dataflow id="469" from="bitcast_ln276_9" to="mul_2_i" fromId="59" toId="133">
</dataflow>
<dataflow id="470" from="bitcast_ln275_10" to="mul_3_i" fromId="42" toId="134">
</dataflow>
<dataflow id="471" from="bitcast_ln276_10" to="mul_3_i" fromId="60" toId="134">
</dataflow>
<dataflow id="472" from="bitcast_ln275_11" to="mul_4_i" fromId="43" toId="135">
</dataflow>
<dataflow id="473" from="bitcast_ln276_11" to="mul_4_i" fromId="61" toId="135">
</dataflow>
<dataflow id="474" from="bitcast_ln275_12" to="mul_5_i" fromId="44" toId="136">
</dataflow>
<dataflow id="475" from="bitcast_ln276_12" to="mul_5_i" fromId="62" toId="136">
</dataflow>
<dataflow id="476" from="bitcast_ln275_13" to="mul_6_i" fromId="45" toId="137">
</dataflow>
<dataflow id="477" from="bitcast_ln276_13" to="mul_6_i" fromId="63" toId="137">
</dataflow>
<dataflow id="478" from="bitcast_ln275_14" to="mul_7_i" fromId="46" toId="138">
</dataflow>
<dataflow id="479" from="bitcast_ln276_14" to="mul_7_i" fromId="64" toId="138">
</dataflow>
<dataflow id="480" from="mul_i" to="bitcast_ln282" fromId="131" toId="139">
</dataflow>
<dataflow id="481" from="mul_1_i" to="bitcast_ln282_8" fromId="132" toId="140">
</dataflow>
<dataflow id="482" from="mul_2_i" to="bitcast_ln282_9" fromId="133" toId="141">
</dataflow>
<dataflow id="483" from="mul_3_i" to="bitcast_ln282_10" fromId="134" toId="142">
</dataflow>
<dataflow id="484" from="mul_4_i" to="bitcast_ln282_11" fromId="135" toId="143">
</dataflow>
<dataflow id="485" from="mul_5_i" to="bitcast_ln282_12" fromId="136" toId="144">
</dataflow>
<dataflow id="486" from="mul_6_i" to="bitcast_ln282_13" fromId="137" toId="145">
</dataflow>
<dataflow id="487" from="mul_7_i" to="bitcast_ln282_14" fromId="138" toId="146">
</dataflow>
<dataflow id="489" from="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64" to="or_ln282_i" fromId="488" toId="147">
</dataflow>
<dataflow id="490" from="bitcast_ln282_14" to="or_ln282_i" fromId="146" toId="147">
</dataflow>
<dataflow id="491" from="bitcast_ln282_13" to="or_ln282_i" fromId="145" toId="147">
</dataflow>
<dataflow id="492" from="bitcast_ln282_12" to="or_ln282_i" fromId="144" toId="147">
</dataflow>
<dataflow id="493" from="bitcast_ln282_11" to="or_ln282_i" fromId="143" toId="147">
</dataflow>
<dataflow id="494" from="bitcast_ln282_10" to="or_ln282_i" fromId="142" toId="147">
</dataflow>
<dataflow id="495" from="bitcast_ln282_9" to="or_ln282_i" fromId="141" toId="147">
</dataflow>
<dataflow id="496" from="bitcast_ln282_8" to="or_ln282_i" fromId="140" toId="147">
</dataflow>
<dataflow id="497" from="bitcast_ln282" to="or_ln282_i" fromId="139" toId="147">
</dataflow>
<dataflow id="498" from="or_ln282_i" to="muxLogicData_to_write_ln282" fromId="147" toId="148">
</dataflow>
<dataflow id="500" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln282" fromId="499" toId="149">
</dataflow>
<dataflow id="501" from="primalInfeasBound_edotfifo_lb_i" to="write_ln282" fromId="174" toId="149">
</dataflow>
<dataflow id="502" from="or_ln282_i" to="write_ln282" fromId="147" toId="149">
</dataflow>
<dataflow id="503" from="icmp_ln273" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="504" from="icmp_ln273" to="StgValue_7" fromId="23" toId="7">
</dataflow>
</dataflows>


</stg>
