// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _write_data_HH_
#define _write_data_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct write_data : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > buf_r_address0;
    sc_out< sc_logic > buf_r_ce0;
    sc_in< sc_lv<16> > buf_r_q0;
    sc_out< sc_lv<6> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;


    // Module declarations
    write_data(sc_module_name name);
    SC_HAS_PROCESS(write_data);

    ~write_data();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_71;
    sc_signal< sc_lv<4> > r_reg_82;
    sc_signal< sc_lv<4> > c_reg_93;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_104_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_198;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_198;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_110_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > c_mid2_fu_128_p3;
    sc_signal< sc_lv<4> > c_mid2_reg_207;
    sc_signal< sc_lv<4> > r_cast8_mid2_v_fu_136_p3;
    sc_signal< sc_lv<4> > r_cast8_mid2_v_reg_214;
    sc_signal< sc_lv<3> > tmp_1_fu_144_p1;
    sc_signal< sc_lv<3> > tmp_1_reg_220;
    sc_signal< sc_lv<6> > sum3_fu_183_p2;
    sc_signal< sc_lv<6> > sum3_reg_230;
    sc_signal< sc_lv<4> > c_1_fu_189_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<4> > r_phi_fu_86_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<4> > c_phi_fu_97_p4;
    sc_signal< sc_lv<32> > tmp_4_cast_fu_178_p1;
    sc_signal< sc_lv<32> > sum3_cast_fu_194_p1;
    sc_signal< sc_lv<1> > exitcond2_fu_122_p2;
    sc_signal< sc_lv<4> > r_1_fu_116_p2;
    sc_signal< sc_lv<7> > tmp_fu_148_p3;
    sc_signal< sc_lv<8> > tmp_1_cast_fu_155_p1;
    sc_signal< sc_lv<8> > c_cast5_cast_fu_169_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_172_p2;
    sc_signal< sc_lv<6> > c_cast6_fu_166_p1;
    sc_signal< sc_lv<6> > tmp_mid2_fu_159_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_buf_r_address0();
    void thread_buf_r_ce0();
    void thread_c_1_fu_189_p2();
    void thread_c_cast5_cast_fu_169_p1();
    void thread_c_cast6_fu_166_p1();
    void thread_c_mid2_fu_128_p3();
    void thread_c_phi_fu_97_p4();
    void thread_exitcond2_fu_122_p2();
    void thread_exitcond_flatten_fu_104_p2();
    void thread_indvar_flatten_next_fu_110_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_r_1_fu_116_p2();
    void thread_r_cast8_mid2_v_fu_136_p3();
    void thread_r_phi_fu_86_p4();
    void thread_sum3_cast_fu_194_p1();
    void thread_sum3_fu_183_p2();
    void thread_tmp_1_cast_fu_155_p1();
    void thread_tmp_1_fu_144_p1();
    void thread_tmp_4_cast_fu_178_p1();
    void thread_tmp_4_fu_172_p2();
    void thread_tmp_fu_148_p3();
    void thread_tmp_mid2_fu_159_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
