// Seed: 958253326
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 'b0 : -1] id_9;
endmodule
module module_1 #(
    parameter id_1  = 32'd60,
    parameter id_12 = 32'd90,
    parameter id_13 = 32'd2
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wor id_7;
  inout tri1 id_6;
  output reg id_5;
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  inout wire _id_1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6
  );
  assign id_7 = -1;
  always begin : LABEL_0
    id_5 <= !-1'b0;
  end
  assign id_10 = id_3;
  assign id_2[(1)] = id_6;
  wire id_11;
  wire [~  -1 : id_1] _id_12;
  wire _id_13;
  ;
  wire id_14;
  assign id_6 = -1;
  wire [id_13  +  -1 : id_12] id_15;
endmodule
