# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
# File: E:\SVN\DE2_115\trunk\test\de2_115_golden_sopc\de2_115_golden_sopc.csv
# Generated on: Fri Jun 18 14:51:18 2010

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved
clk,Input,PIN_Y2,2,B2_N0,3.3-V LVTTL,
hex0[6],Output,PIN_W28,5,B5_N1,2.5 V,
hex0[5],Output,PIN_W27,5,B5_N1,2.5 V,
hex0[4],Output,PIN_Y26,5,B5_N1,2.5 V,
hex0[3],Output,PIN_W26,5,B5_N1,2.5 V,
hex0[2],Output,PIN_Y25,5,B5_N1,2.5 V,
hex0[1],Output,PIN_AA26,5,B5_N1,2.5 V,
hex0[0],Output,PIN_AA25,5,B5_N1,2.5 V,
hex1[6],Output,PIN_Y19,4,B4_N0,3.3-V LVTTL,
hex1[5],Output,PIN_AF23,4,B4_N0,3.3-V LVTTL,
hex1[4],Output,PIN_AD24,4,B4_N0,3.3-V LVTTL,
hex1[3],Output,PIN_AA21,4,B4_N0,3.3-V LVTTL,
hex1[2],Output,PIN_AB20,4,B4_N0,3.3-V LVTTL,
hex1[1],Output,PIN_U21,5,B5_N0,2.5 V,
hex1[0],Output,PIN_V21,5,B5_N1,2.5 V,
hex4[6],Output,PIN_AE18,4,B4_N2,3.3-V LVTTL,
hex4[5],Output,PIN_AF19,4,B4_N1,3.3-V LVTTL,
hex4[4],Output,PIN_AE19,4,B4_N1,3.3-V LVTTL,
hex4[3],Output,PIN_AH21,4,B4_N2,3.3-V LVTTL,
hex4[2],Output,PIN_AG21,4,B4_N2,3.3-V LVTTL,
hex4[1],Output,PIN_AA19,4,B4_N0,3.3-V LVTTL,
hex4[0],Output,PIN_AB19,4,B4_N0,3.3-V LVTTL,
hex5[6],Output,PIN_AH18,4,B4_N2,3.3-V LVTTL,
hex5[5],Output,PIN_AF18,4,B4_N1,3.3-V LVTTL,
hex5[4],Output,PIN_AG19,4,B4_N2,3.3-V LVTTL,
hex5[3],Output,PIN_AH19,4,B4_N2,3.3-V LVTTL,
hex5[2],Output,PIN_AB18,4,B4_N0,3.3-V LVTTL,
hex5[1],Output,PIN_AC18,4,B4_N1,3.3-V LVTTL,
hex5[0],Output,PIN_AD18,4,B4_N1,3.3-V LVTTL,
hex6[6],Output,PIN_AC17,4,B4_N2,3.3-V LVTTL,
hex6[5],Output,PIN_AA15,4,B4_N2,3.3-V LVTTL,
hex6[4],Output,PIN_AB15,4,B4_N2,3.3-V LVTTL,
hex6[3],Output,PIN_AB17,4,B4_N1,3.3-V LVTTL,
hex6[2],Output,PIN_AA16,4,B4_N2,3.3-V LVTTL,
hex6[1],Output,PIN_AB16,4,B4_N2,3.3-V LVTTL,
hex6[0],Output,PIN_AA17,4,B4_N1,3.3-V LVTTL,
hex7[6],Output,PIN_AA14,3,B3_N0,3.3-V LVTTL,
hex7[5],Output,PIN_AG18,4,B4_N2,3.3-V LVTTL,
hex7[4],Output,PIN_AF17,4,B4_N2,3.3-V LVTTL,
hex7[3],Output,PIN_AH17,4,B4_N2,3.3-V LVTTL,
hex7[2],Output,PIN_AG17,4,B4_N2,3.3-V LVTTL,
hex7[1],Output,PIN_AE17,4,B4_N2,3.3-V LVTTL,
hex7[0],Output,PIN_AD17,4,B4_N2,3.3-V LVTTL,
keyb_clk,Bidir,PIN_G6,1,B1_N0,3.3-V LVTTL,
keyb_data,Bidir,PIN_H5,1,B1_N1,3.3-V LVTTL,
reset,Input,PIN_Y23,5,B5_N2,2.5 V,
