# verilog-projects
Projects made in Verilog for learning purposes.

## 
![image](https://user-images.githubusercontent.com/76390138/177012777-8e552f95-039f-4c4c-a5f0-20ce2753d01e.png)

![image](https://user-images.githubusercontent.com/76390138/177031416-f5f6342d-f73c-42e6-aeb0-d38ac96dc132.png)

![image](https://user-images.githubusercontent.com/76390138/177162912-846d5487-f338-4ff8-9ea5-d459fd17bced.png)
