
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.13

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: transfer_count[1][0]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transfer_count[1][0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[1][0]$_SDFF_PN0_/CK (DFF_X1)
     2    4.87    0.02    0.07    0.07 v transfer_count[1][0]$_SDFF_PN0_/QN (DFF_X1)
                                         _1660_ (net)
                  0.02    0.00    0.07 v _2918_/A1 (NAND2_X1)
     1    1.65    0.01    0.02    0.09 ^ _2918_/ZN (NAND2_X1)
                                         _0815_ (net)
                  0.01    0.00    0.09 ^ _2922_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _2922_/ZN (AOI21_X1)
                                         _0085_ (net)
                  0.01    0.00    0.10 v transfer_count[1][0]$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ transfer_count[1][0]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: transfer_count[2][1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[2][1]$_SDFF_PN0_/CK (DFF_X1)
     4    8.25    0.02    0.10    0.10 ^ transfer_count[2][1]$_SDFF_PN0_/Q (DFF_X1)
                                         transfer_count[2][1] (net)
                  0.02    0.00    0.10 ^ _3287_/B (HA_X1)
     3    5.17    0.02    0.04    0.14 ^ _3287_/CO (HA_X1)
                                         _1469_ (net)
                  0.02    0.00    0.14 ^ _2477_/A2 (NAND3_X1)
     3    4.01    0.02    0.03    0.17 v _2477_/ZN (NAND3_X1)
                                         _0520_ (net)
                  0.02    0.00    0.17 v _2478_/A3 (OR3_X1)
     2    3.18    0.02    0.09    0.26 v _2478_/ZN (OR3_X1)
                                         _0521_ (net)
                  0.02    0.00    0.26 v _2479_/A (BUF_X2)
    10   19.84    0.01    0.04    0.30 v _2479_/Z (BUF_X2)
                                         _0522_ (net)
                  0.01    0.00    0.30 v _2509_/A3 (NOR4_X2)
     3    5.89    0.05    0.09    0.39 ^ _2509_/ZN (NOR4_X2)
                                         _0537_ (net)
                  0.05    0.00    0.39 ^ _2510_/B (XNOR2_X1)
     1    3.45    0.03    0.05    0.44 ^ _2510_/ZN (XNOR2_X1)
                                         _1519_ (net)
                  0.03    0.00    0.44 ^ _3304_/B (HA_X1)
     3    4.94    0.04    0.07    0.51 ^ _3304_/S (HA_X1)
                                         _1521_ (net)
                  0.04    0.00    0.51 ^ _1934_/A3 (NAND4_X1)
     3    3.61    0.02    0.04    0.55 v _1934_/ZN (NAND4_X1)
                                         _1145_ (net)
                  0.02    0.00    0.55 v _1950_/A1 (OR2_X1)
     2    2.89    0.01    0.05    0.61 v _1950_/ZN (OR2_X1)
                                         _1161_ (net)
                  0.01    0.00    0.61 v _1964_/A1 (NOR4_X1)
     3    6.47    0.09    0.10    0.70 ^ _1964_/ZN (NOR4_X1)
                                         _1175_ (net)
                  0.09    0.00    0.70 ^ _1966_/A3 (NAND4_X1)
     4    6.05    0.04    0.06    0.77 v _1966_/ZN (NAND4_X1)
                                         _1177_ (net)
                  0.04    0.00    0.77 v _1971_/A2 (NAND3_X1)
     1    1.63    0.02    0.03    0.80 ^ _1971_/ZN (NAND3_X1)
                                         _1182_ (net)
                  0.02    0.00    0.80 ^ _1997_/A (OAI221_X1)
     1    1.06    0.02    0.03    0.83 v _1997_/ZN (OAI221_X1)
                                         _0017_ (net)
                  0.02    0.00    0.83 v channel_state[2][3]$_DFF_P_/D (DFF_X1)
                                  0.83   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ channel_state[2][3]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: transfer_count[2][1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: channel_state[2][3]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ transfer_count[2][1]$_SDFF_PN0_/CK (DFF_X1)
     4    8.25    0.02    0.10    0.10 ^ transfer_count[2][1]$_SDFF_PN0_/Q (DFF_X1)
                                         transfer_count[2][1] (net)
                  0.02    0.00    0.10 ^ _3287_/B (HA_X1)
     3    5.17    0.02    0.04    0.14 ^ _3287_/CO (HA_X1)
                                         _1469_ (net)
                  0.02    0.00    0.14 ^ _2477_/A2 (NAND3_X1)
     3    4.01    0.02    0.03    0.17 v _2477_/ZN (NAND3_X1)
                                         _0520_ (net)
                  0.02    0.00    0.17 v _2478_/A3 (OR3_X1)
     2    3.18    0.02    0.09    0.26 v _2478_/ZN (OR3_X1)
                                         _0521_ (net)
                  0.02    0.00    0.26 v _2479_/A (BUF_X2)
    10   19.84    0.01    0.04    0.30 v _2479_/Z (BUF_X2)
                                         _0522_ (net)
                  0.01    0.00    0.30 v _2509_/A3 (NOR4_X2)
     3    5.89    0.05    0.09    0.39 ^ _2509_/ZN (NOR4_X2)
                                         _0537_ (net)
                  0.05    0.00    0.39 ^ _2510_/B (XNOR2_X1)
     1    3.45    0.03    0.05    0.44 ^ _2510_/ZN (XNOR2_X1)
                                         _1519_ (net)
                  0.03    0.00    0.44 ^ _3304_/B (HA_X1)
     3    4.94    0.04    0.07    0.51 ^ _3304_/S (HA_X1)
                                         _1521_ (net)
                  0.04    0.00    0.51 ^ _1934_/A3 (NAND4_X1)
     3    3.61    0.02    0.04    0.55 v _1934_/ZN (NAND4_X1)
                                         _1145_ (net)
                  0.02    0.00    0.55 v _1950_/A1 (OR2_X1)
     2    2.89    0.01    0.05    0.61 v _1950_/ZN (OR2_X1)
                                         _1161_ (net)
                  0.01    0.00    0.61 v _1964_/A1 (NOR4_X1)
     3    6.47    0.09    0.10    0.70 ^ _1964_/ZN (NOR4_X1)
                                         _1175_ (net)
                  0.09    0.00    0.70 ^ _1966_/A3 (NAND4_X1)
     4    6.05    0.04    0.06    0.77 v _1966_/ZN (NAND4_X1)
                                         _1177_ (net)
                  0.04    0.00    0.77 v _1971_/A2 (NAND3_X1)
     1    1.63    0.02    0.03    0.80 ^ _1971_/ZN (NAND3_X1)
                                         _1182_ (net)
                  0.02    0.00    0.80 ^ _1997_/A (OAI221_X1)
     1    1.06    0.02    0.03    0.83 v _1997_/ZN (OAI221_X1)
                                         _0017_ (net)
                  0.02    0.00    0.83 v channel_state[2][3]$_DFF_P_/D (DFF_X1)
                                  0.83   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ channel_state[2][3]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-03   9.15e-06   1.38e-05   1.28e-03  76.7%
Combinational          1.89e-04   1.41e-04   6.03e-05   3.90e-04  23.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-03   1.50e-04   7.41e-05   1.67e-03 100.0%
                          86.6%       8.9%       4.4%
