## Hi there, I'm Sayali Kulkarni ğŸ‘‹
ğŸ“ M.S. ECE @ UWâ€“Madison (Dec 2026)  
ğŸ§ª Targeting **Design Verification / CPU Verification** roles

I like the bring-up + debug loop: reproduce â†’ waveform dive â†’ add checkers/assertions â†’ lock it in with regressions.  
Right now Iâ€™m focused on **SystemVerilog DV**, **CPU microarchitecture (pipeline + caches)**, and **Linux/OS fundamentals**.

---

### ğŸ§° Toolbox
ğŸ§ª **DV / RTL:** SystemVerilog, Verilog â€¢ self-checking TBs â€¢ scoreboarding â€¢ directed + randomized testing â€¢ (basic) SVA â€¢ (basic) functional coverage  
ğŸ§  **Arch / OS:** RISC-V pipeline (hazards, stall/flush/forwarding) â€¢ caches/memory hierarchy â€¢ POSIX (fork/exec/wait, pipes/dup2, redirection)  
ğŸ’» **Languages:** C/C++ â€¢ Python â€¢ Bash â€¢ Java â€¢ SQL â€¢ R  
ğŸ”§ **Tools:** Questa/ModelSim â€¢ Git â€¢ Linux â€¢ Makefiles â€¢ GDB â€¢ Valgrind â€¢ Jenkins â€¢ Docker â€¢ Quartus â€¢ Synopsys Design Compiler

---

### ğŸ› ï¸ Toolbox
ğŸ’» **SystemVerilog/Verilog** â€¢ C/C++ â€¢ Python â€¢ Bash  
ğŸ” Questa/ModelSim â€¢ Git â€¢ Linux â€¢ GDB â€¢ Valgrind

---

### ğŸ”— Letâ€™s connect
ğŸ“© **Email:** sskulkarni34@wisc.edu  
ğŸ’¼ **LinkedIn:** https://linkedin.com/in/sayalikulk  
ğŸ§‘â€ğŸ’» **GitHub:** https://github.com/sayalikulk

---

### âš¡ GitHub Stats
<img height="160" src="https://github-readme-stats.vercel.app/api?username=sayalikulk&show_icons=true&hide_title=true" />
<img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=sayalikulk&layout=compact" />
