Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 16 21:48:16 2024
| Host         : LAPTOP-3HRAKL57 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           11 |
| Yes          | No                    | No                     |              13 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|       Clock Signal      |                Enable Signal               |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|  w_200kHz_BUFG          |                                            | master/p_0_in__0            |                1 |              4 |
|  clk_100MHz_IBUF_BUFG   |                                            |                             |                3 |              4 |
|  w_200kHz_BUFG          | master/FSM_sequential_state_reg[4]_i_1_n_0 |                             |                2 |              5 |
|  seg/SEG_reg[0]_i_2_n_0 |                                            |                             |                3 |              7 |
|  w_200kHz_BUFG          | master/temp_data_reg                       |                             |                3 |              8 |
|  clk_100MHz_IBUF_BUFG   |                                            | cgen/counter[7]_i_1_n_0     |                3 |              8 |
|  w_200kHz_BUFG          |                                            |                             |                5 |             11 |
|  w_200kHz_BUFG          |                                            | master/count[11]_i_1_n_0    |                3 |             11 |
|  clk_100MHz_IBUF_BUFG   |                                            | seg/anode_timer[16]_i_1_n_0 |                4 |             16 |
+-------------------------+--------------------------------------------+-----------------------------+------------------+----------------+


