@!@!@STARTMSG 2262:0 @!@!@
TLC2 Version 2.13 of 18 July 2018
@!@!@ENDMSG 2262 @!@!@
@!@!@STARTMSG 2187:0 @!@!@
Running breadth-first search Model-Checking with seed 1132933547319806310 with 4 workers on 8 cores with 608MB heap and 1365MB offheap memory (Mac OS X 10.13.6 x86_64, Oracle Corporation 1.8.0_172 x86_64).
@!@!@ENDMSG 2187 @!@!@
@!@!@STARTMSG 2220:0 @!@!@
Starting SANY...
@!@!@ENDMSG 2220 @!@!@
Parsing file /Users/vivek/Desktop/LamportMutex.toolbox/Model_1/MC.tla
Parsing file /Users/vivek/Desktop/LamportMutex.toolbox/Model_1/LamportMutex.tla
Parsing file /private/var/folders/21/kx9qb6b10f7d9vd8cps7p7sh0000gn/T/AppTranslocation/1F3A27BE-3BB7-429F-85AC-E6180E609087/d/TLA+ Toolbox.app/Contents/Eclipse/plugins/org.lamport.tlatools_1.0.0.201807180447/tla2sany/StandardModules/TLC.tla
Parsing file /private/var/folders/21/kx9qb6b10f7d9vd8cps7p7sh0000gn/T/AppTranslocation/1F3A27BE-3BB7-429F-85AC-E6180E609087/d/TLA+ Toolbox.app/Contents/Eclipse/plugins/org.lamport.tlatools_1.0.0.201807180447/tla2sany/StandardModules/Naturals.tla
Parsing file /private/var/folders/21/kx9qb6b10f7d9vd8cps7p7sh0000gn/T/AppTranslocation/1F3A27BE-3BB7-429F-85AC-E6180E609087/d/TLA+ Toolbox.app/Contents/Eclipse/plugins/org.lamport.tlatools_1.0.0.201807180447/tla2sany/StandardModules/Sequences.tla
Parsing file /private/var/folders/21/kx9qb6b10f7d9vd8cps7p7sh0000gn/T/AppTranslocation/1F3A27BE-3BB7-429F-85AC-E6180E609087/d/TLA+ Toolbox.app/Contents/Eclipse/plugins/org.lamport.tlatools_1.0.0.201807180447/tla2sany/StandardModules/FiniteSets.tla
Semantic processing of module Naturals
Semantic processing of module Sequences
Semantic processing of module LamportMutex
Semantic processing of module FiniteSets
Semantic processing of module TLC
Semantic processing of module MC
@!@!@STARTMSG 2219:0 @!@!@
SANY finished.
@!@!@ENDMSG 2219 @!@!@
@!@!@STARTMSG 2185:0 @!@!@
Starting... (2018-10-05 18:01:57)
@!@!@ENDMSG 2185 @!@!@
@!@!@STARTMSG 2212:0 @!@!@
Implied-temporal checking--satisfiability problem has 4 branches.
@!@!@ENDMSG 2212 @!@!@
@!@!@STARTMSG 2189:0 @!@!@
Computing initial states...
@!@!@ENDMSG 2189 @!@!@
@!@!@STARTMSG 2190:0 @!@!@
Finished computing initial states: 1 distinct state generated.
@!@!@ENDMSG 2190 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(19) at 2018-10-05 18:01:59: 68901 states generated, 8450 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2192:0 @!@!@
Checking 4 branches of temporal properties for the complete state space with 33800 total distinct states at (2018-10-05 18:01:59)
@!@!@ENDMSG 2192 @!@!@
@!@!@STARTMSG 2116:1 @!@!@
Temporal properties were violated.

@!@!@ENDMSG 2116 @!@!@
@!@!@STARTMSG 2264:1 @!@!@
The following behavior constitutes a counter-example:

@!@!@ENDMSG 2264 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
1: <Initial predicate>
/\ clock = <<1, 1, 1, 1>>
/\ network = << <<<<>>, <<>>, <<>>, <<>>>>,
   <<<<>>, <<>>, <<>>, <<>>>>,
   <<<<>>, <<>>, <<>>, <<>>>>,
   <<<<>>, <<>>, <<>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 0, 0>>, <<0, 0, 0, 0>>, <<0, 0, 0, 0>>, <<0, 0, 0, 0>>>>
/\ ack = <<{}, {}, {}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
2: <Request line 91, col 3 to line 95, col 30 of module LamportMutex>
/\ clock = <<1, 1, 1, 1>>
/\ network = << <<<<>>, <<>>, <<>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<>>, <<>>, <<>>>>,
   <<<<>>, <<>>, <<>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 0, 0>>, <<0, 1, 0, 0>>, <<0, 0, 0, 0>>, <<0, 0, 0, 0>>>>
/\ ack = <<{}, {2}, {}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
3: <Request line 91, col 3 to line 95, col 30 of module LamportMutex>
/\ clock = <<1, 1, 1, 1>>
/\ network = << <<<<>>, <<>>, <<>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<>>, <<>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 0, 0>>, <<0, 1, 0, 0>>, <<0, 0, 1, 0>>, <<0, 0, 0, 0>>>>
/\ ack = <<{}, {2}, {3}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
4: <ReceiveRequest line 101, col 3 to line 109, col 35 of module LamportMutex>
/\ clock = <<2, 1, 1, 1>>
/\ network = << <<<<>>, <<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   << <<>>,
      <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<>>, <<>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 0, 0>>, <<0, 0, 1, 0>>, <<0, 0, 0, 0>>>>
/\ ack = <<{}, {2}, {3}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
5: <ReceiveRequest line 101, col 3 to line 109, col 35 of module LamportMutex>
/\ clock = <<2, 1, 2, 1>>
/\ network = << <<<<>>, <<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   << <<>>,
      <<[clock |-> 1, type |-> "req"], [clock |-> 0, type |-> "ack"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<>>, <<>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 0, 0>>, <<0, 1, 1, 0>>, <<0, 0, 0, 0>>>>
/\ ack = <<{}, {2}, {3}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
6: <ReceiveRequest line 101, col 3 to line 109, col 35 of module LamportMutex>
/\ clock = <<2, 2, 2, 1>>
/\ network = << <<<<>>, <<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 0, type |-> "ack"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   << <<>>,
      <<[clock |-> 0, type |-> "ack"]>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<>>, <<>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 0, 0>>>>
/\ ack = <<{}, {2}, {3}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
7: <ReceiveRequest line 101, col 3 to line 109, col 35 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << <<<<>>, <<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 0, type |-> "ack"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>, <<>>>>,
   <<<<>>, <<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>>> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 0>>>>
/\ ack = <<{}, {2}, {3}, {}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
8: <Request line 91, col 3 to line 95, col 30 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << <<<<>>, <<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 0, type |-> "ack"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>, <<>>>>,
   << <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 0, type |-> "ack"], [clock |-> 2, type |-> "req"]>>,
      <<>> >> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 2>>>>
/\ ack = <<{}, {2}, {3}, {4}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
9: <ReceiveAck line 115, col 3 to line 120, col 42 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << <<<<>>, <<>>, <<>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<[clock |-> 0, type |-> "ack"]>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>, <<>>>>,
   << <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 0, type |-> "ack"], [clock |-> 2, type |-> "req"]>>,
      <<>> >> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 2>>>>
/\ ack = <<{}, {2}, {1, 3}, {4}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
10: <ReceiveAck line 115, col 3 to line 120, col 42 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << <<<<>>, <<>>, <<>>, <<>>>>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>, <<>>>>,
   << <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 0, type |-> "ack"], [clock |-> 2, type |-> "req"]>>,
      <<>> >> >>
/\ crit = {}
/\ req = <<<<0, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 2>>>>
/\ ack = <<{}, {2}, {1, 2, 3}, {4}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
11: <Request line 91, col 3 to line 95, col 30 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << << <<>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>> >>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>, <<>>>>,
   << <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 0, type |-> "ack"], [clock |-> 2, type |-> "req"]>>,
      <<>> >> >>
/\ crit = {}
/\ req = <<<<2, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 2>>>>
/\ ack = <<{1}, {2}, {1, 2, 3}, {4}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
12: <ReceiveAck line 115, col 3 to line 120, col 42 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << << <<>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>> >>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<[clock |-> 0, type |-> "ack"]>>, <<>>, <<>>>>,
   << <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<>> >> >>
/\ crit = {}
/\ req = <<<<2, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 2>>>>
/\ ack = <<{1}, {2}, {1, 2, 3, 4}, {4}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2217:4 @!@!@
13: <ReceiveAck line 115, col 3 to line 120, col 42 of module LamportMutex>
/\ clock = <<2, 2, 2, 2>>
/\ network = << << <<>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>> >>,
   << <<[clock |-> 1, type |-> "req"]>>,
      <<>>,
      <<>>,
      <<[clock |-> 1, type |-> "req"]>> >>,
   <<<<>>, <<>>, <<>>, <<>>>>,
   << <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<[clock |-> 2, type |-> "req"]>>,
      <<>> >> >>
/\ crit = {}
/\ req = <<<<2, 0, 1, 0>>, <<0, 1, 1, 0>>, <<0, 1, 1, 0>>, <<0, 0, 1, 2>>>>
/\ ack = <<{1}, {2, 3}, {1, 2, 3, 4}, {4}>>

@!@!@ENDMSG 2217 @!@!@
@!@!@STARTMSG 2218:4 @!@!@
14: Stuttering
@!@!@ENDMSG 2218 @!@!@
@!@!@STARTMSG 2267:0 @!@!@
Finished checking temporal properties in 00s at 2018-10-05 18:01:59
@!@!@ENDMSG 2267 @!@!@
@!@!@STARTMSG 2201:0 @!@!@
The coverage statistics at 2018-10-05 18:01:59
@!@!@ENDMSG 2201 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 105, col 13 to line 105, col 43 of module LamportMutex: 49536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 106, col 13 to line 106, col 80 of module LamportMutex: 49536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 107, col 13 to line 108, col 71 of module LamportMutex: 49536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 109, col 25 to line 109, col 27 of module LamportMutex: 49536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 109, col 30 to line 109, col 33 of module LamportMutex: 49536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 118, col 13 to line 118, col 51 of module LamportMutex: 9408
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 119, col 13 to line 119, col 57 of module LamportMutex: 9408
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 120, col 25 to line 120, col 29 of module LamportMutex: 9408
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 120, col 32 to line 120, col 34 of module LamportMutex: 9408
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 120, col 37 to line 120, col 40 of module LamportMutex: 9408
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 128, col 6 to line 128, col 28 of module LamportMutex: 160
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 129, col 18 to line 129, col 22 of module LamportMutex: 160
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 129, col 25 to line 129, col 27 of module LamportMutex: 160
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 129, col 30 to line 129, col 32 of module LamportMutex: 160
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 129, col 35 to line 129, col 41 of module LamportMutex: 160
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 136, col 6 to line 136, col 23 of module LamportMutex: 80
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 137, col 6 to line 137, col 64 of module LamportMutex: 80
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 138, col 6 to line 138, col 36 of module LamportMutex: 80
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 139, col 6 to line 139, col 34 of module LamportMutex: 80
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 140, col 16 to line 140, col 20 of module LamportMutex: 80
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 149, col 13 to line 149, col 43 of module LamportMutex: 1536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 150, col 13 to line 150, col 57 of module LamportMutex: 1536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 151, col 25 to line 151, col 29 of module LamportMutex: 1536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 151, col 32 to line 151, col 34 of module LamportMutex: 1536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 151, col 37 to line 151, col 40 of module LamportMutex: 1536
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 92, col 6 to line 92, col 42 of module LamportMutex: 8180
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 93, col 6 to line 93, col 74 of module LamportMutex: 8180
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 94, col 6 to line 94, col 35 of module LamportMutex: 8180
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 95, col 18 to line 95, col 22 of module LamportMutex: 8180
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2221:0 @!@!@
  line 95, col 25 to line 95, col 28 of module LamportMutex: 8180
@!@!@ENDMSG 2221 @!@!@
@!@!@STARTMSG 2202:0 @!@!@
End of statistics.
@!@!@ENDMSG 2202 @!@!@
@!@!@STARTMSG 2200:0 @!@!@
Progress(19) at 2018-10-05 18:01:59: 68901 states generated (2,202,482 s/min), 8450 distinct states found (270,111 ds/min), 0 states left on queue.
@!@!@ENDMSG 2200 @!@!@
@!@!@STARTMSG 2199:0 @!@!@
68901 states generated, 8450 distinct states found, 0 states left on queue.
@!@!@ENDMSG 2199 @!@!@
@!@!@STARTMSG 2186:0 @!@!@
Finished in 2199ms at (2018-10-05 18:01:59)
@!@!@ENDMSG 2186 @!@!@
