#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec  5 18:25:07 2019
# Process ID: 23232
# Current directory: C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.runs/synth_1/main.vds
# Journal file: C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 443.008 ; gain = 91.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-3491] module 'downscaler' declared at 'C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/downscaler.vhd:34' bound to instance 'clk_downscaler' of component 'downscaler' [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/main.vhd:69]
INFO: [Synth 8-638] synthesizing module 'downscaler' [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/downscaler.vhd:42]
WARNING: [Synth 8-614] signal 'tmp' is read in the process but is not in the sensitivity list [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/downscaler.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'downscaler' (1#1) [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/downscaler.vhd:42]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.runs/synth_1/.Xil/Vivado-23232-LAPTOP-TU5H7POM/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'ADC' of component 'xadc_wiz_0' [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/main.vhd:74]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.runs/synth_1/.Xil/Vivado-23232-LAPTOP-TU5H7POM/realtime/xadc_wiz_0_stub.vhdl:36]
WARNING: [Synth 8-3848] Net vauxp0 in module/entity main does not have driver. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/main.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'main' (2#1) [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/main.vhd:15]
WARNING: [Synth 8-3331] design main has unconnected port AD0P_R
WARNING: [Synth 8-3331] design main has unconnected port JA1[7]
WARNING: [Synth 8-3331] design main has unconnected port JA1[6]
WARNING: [Synth 8-3331] design main has unconnected port JA1[5]
WARNING: [Synth 8-3331] design main has unconnected port JA1[4]
WARNING: [Synth 8-3331] design main has unconnected port JA1[3]
WARNING: [Synth 8-3331] design main has unconnected port JA1[2]
WARNING: [Synth 8-3331] design main has unconnected port JA1[1]
WARNING: [Synth 8-3331] design main has unconnected port JA1[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 497.828 ; gain = 146.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 497.828 ; gain = 146.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 497.828 ; gain = 146.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'ADC'
Finished Parsing XDC File [c:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'ADC'
Parsing XDC File [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA10'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA2'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA3'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA4'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JA7'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'JA8'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'JA9'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JB1'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JB10'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JB2'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JB3'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB4'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'JB7'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'JB8'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'JB9'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'pause'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'SW0'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'SW1'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:240]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc:375]
Finished Parsing XDC File [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/constrs_1/new/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 811.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 811.531 ; gain = 460.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 811.531 ; gain = 460.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ADC. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 811.531 ; gain = 460.328
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 811.531 ; gain = 460.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module downscaler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element clk_downscaler/count_reg was removed.  [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/downscaler.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element clk_downscaler/tmp_reg was removed.  [C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.srcs/sources_1/new/downscaler.vhd:54]
WARNING: [Synth 8-3331] design main has unconnected port AD0P_R
WARNING: [Synth 8-3331] design main has unconnected port JA1[7]
WARNING: [Synth 8-3331] design main has unconnected port JA1[6]
WARNING: [Synth 8-3331] design main has unconnected port JA1[5]
WARNING: [Synth 8-3331] design main has unconnected port JA1[4]
WARNING: [Synth 8-3331] design main has unconnected port JA1[3]
WARNING: [Synth 8-3331] design main has unconnected port JA1[2]
WARNING: [Synth 8-3331] design main has unconnected port JA1[1]
WARNING: [Synth 8-3331] design main has unconnected port JA1[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 811.531 ; gain = 460.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 840.594 ; gain = 489.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 840.594 ; gain = 489.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 840.594 ; gain = 489.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ADC has unconnected pin vauxp0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |xadc_wiz_0_bbox_0 |     1|
|2     |IBUF              |     2|
|3     |OBUF              |     8|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 841.984 ; gain = 177.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 841.984 ; gain = 490.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 864.734 ; gain = 524.996
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlos/csun/csun_comp_projects/ece524/final_project/final_project.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 864.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 18:25:39 2019...
