INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tarek/read_file/read_file.sim/sim_1/synth/timing/xsim/neuro_simul_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module glbl
