TimeQuest Timing Analyzer report for lab5
Thu Mar 29 14:51:25 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lab5                                                               ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 100.61 MHz ; 100.61 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -8.939 ; -644.647      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -143.686              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.939 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.908      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.937 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.906      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.833 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.069     ; 9.800      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.075     ; 9.771      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.725 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.067     ; 9.694      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.707 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.682      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.705 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.061     ; 9.680      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.618 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.077     ; 9.577      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.603 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.584      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.601 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.055     ; 9.582      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.495 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg2[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.461      ;
; -8.491 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.457      ;
; -8.491 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.457      ;
; -8.491 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.457      ;
; -8.491 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[6] ; clk          ; clk         ; 1.000        ; -0.070     ; 9.457      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[0]        ; datapath:the_datapath|temp_register:the_temp_register|temp[0]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[1]        ; datapath:the_datapath|temp_register:the_temp_register|temp[1]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[2]        ; datapath:the_datapath|temp_register:the_temp_register|temp[2]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[3]        ; datapath:the_datapath|temp_register:the_temp_register|temp[3]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_fsm:the_control_fsm|state.PAUSE_DELAY                        ; control_fsm:the_control_fsm|state.PAUSE_DELAY                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                       ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[4]        ; datapath:the_datapath|temp_register:the_temp_register|temp[4]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[6]        ; datapath:the_datapath|temp_register:the_temp_register|temp[6]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[7]        ; datapath:the_datapath|temp_register:the_temp_register|temp[7]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; datapath:the_datapath|temp_register:the_temp_register|temp[5]        ; datapath:the_datapath|temp_register:the_temp_register|temp[5]        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; control_fsm:the_control_fsm|state.MOVR_DELAY                         ; control_fsm:the_control_fsm|state.MOVR_DELAY                         ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; control_fsm:the_control_fsm|state.MOVR_DELAY                         ; control_fsm:the_control_fsm|state.MOVR_STAGE2                        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.531 ; datapath:the_datapath|regfile:the_regfile|reg3[0]                    ; datapath:the_datapath|regfile:the_regfile|selected0[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]      ; clk          ; clk         ; 0.000        ; 0.000      ; 0.797      ;
; 0.533 ; datapath:the_datapath|regfile:the_regfile|reg3[0]                    ; datapath:the_datapath|regfile:the_regfile|selected1[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 0.799      ;
; 0.538 ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                      ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.804      ;
; 0.543 ; control_fsm:the_control_fsm|state.BR                                 ; control_fsm:the_control_fsm|state.FETCH                              ; clk          ; clk         ; 0.000        ; 0.000      ; 0.809      ;
; 0.773 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.039      ;
; 0.774 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.040      ;
; 0.777 ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                       ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.043      ;
; 0.788 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.054      ;
; 0.794 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.060      ;
; 0.795 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.061      ;
; 0.796 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.062      ;
; 0.804 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.070      ;
; 0.810 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.814 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.080      ;
; 0.815 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.081      ;
; 0.832 ; datapath:the_datapath|regfile:the_regfile|reg3[4]                    ; datapath:the_datapath|regfile:the_regfile|selected0[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.098      ;
; 0.833 ; datapath:the_datapath|regfile:the_regfile|reg3[4]                    ; datapath:the_datapath|regfile:the_regfile|selected1[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.101      ;
; 0.836 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.102      ;
; 0.838 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.104      ;
; 0.845 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.846 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.853 ; control_fsm:the_control_fsm|state.MOVR_STAGE2                        ; control_fsm:the_control_fsm|state.MOVR_DELAY                         ; clk          ; clk         ; 0.000        ; 0.000      ; 1.119      ;
; 0.860 ; control_fsm:the_control_fsm|state.PAUSE                              ; control_fsm:the_control_fsm|state.PAUSE_DELAY                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.126      ;
; 0.952 ; datapath:the_datapath|regfile:the_regfile|reg1[4]                    ; datapath:the_datapath|regfile:the_regfile|selected1[4]               ; clk          ; clk         ; 0.000        ; -0.002     ; 1.216      ;
; 0.983 ; datapath:the_datapath|regfile:the_regfile|reg2[0]                    ; datapath:the_datapath|regfile:the_regfile|selected0[0]               ; clk          ; clk         ; 0.000        ; -0.001     ; 1.248      ;
; 0.990 ; control_fsm:the_control_fsm|state.BRZ                                ; control_fsm:the_control_fsm|state.FETCH                              ; clk          ; clk         ; 0.000        ; 0.000      ; 1.256      ;
; 0.994 ; datapath:the_datapath|regfile:the_regfile|reg2[1]                    ; datapath:the_datapath|regfile:the_regfile|selected1[1]               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.261      ;
; 0.994 ; control_fsm:the_control_fsm|state.MOVRHS                             ; control_fsm:the_control_fsm|state.MOVR_STAGE2                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.260      ;
; 0.995 ; datapath:the_datapath|regfile:the_regfile|reg3[7]                    ; datapath:the_datapath|regfile:the_regfile|selected0[7]               ; clk          ; clk         ; 0.000        ; 0.005      ; 1.266      ;
; 1.000 ; datapath:the_datapath|regfile:the_regfile|reg3[7]                    ; datapath:the_datapath|regfile:the_regfile|selected1[7]               ; clk          ; clk         ; 0.000        ; 0.005      ; 1.271      ;
; 1.018 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.284      ;
; 1.042 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.043 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.309      ;
; 1.044 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.310      ;
; 1.044 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 1.310      ;
; 1.056 ; datapath:the_datapath|regfile:the_regfile|reg2[3]                    ; datapath:the_datapath|regfile:the_regfile|selected1[3]               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.323      ;
; 1.078 ; datapath:the_datapath|regfile:the_regfile|reg1[0]                    ; datapath:the_datapath|regfile:the_regfile|selected1[0]               ; clk          ; clk         ; 0.000        ; -0.002     ; 1.342      ;
; 1.092 ; datapath:the_datapath|regfile:the_regfile|reg3[3]                    ; datapath:the_datapath|regfile:the_regfile|selected1[3]               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.361      ;
; 1.100 ; datapath:the_datapath|regfile:the_regfile|reg3[1]                    ; datapath:the_datapath|regfile:the_regfile|selected1[1]               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.369      ;
; 1.101 ; datapath:the_datapath|regfile:the_regfile|reg1[1]                    ; datapath:the_datapath|regfile:the_regfile|selected0[1]               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.370      ;
; 1.102 ; datapath:the_datapath|regfile:the_regfile|reg1[3]                    ; datapath:the_datapath|regfile:the_regfile|selected0[3]               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.371      ;
; 1.110 ; datapath:the_datapath|regfile:the_regfile|reg2[1]                    ; datapath:the_datapath|regfile:the_regfile|selected0[1]               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.377      ;
; 1.120 ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6] ; control_fsm:the_control_fsm|state.PAUSE_DELAY                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.386      ;
; 1.125 ; datapath:the_datapath|regfile:the_regfile|reg0[1]                    ; datapath:the_datapath|regfile:the_regfile|selected1[1]               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.392      ;
; 1.177 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.443      ;
; 1.178 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.444      ;
; 1.179 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.445      ;
; 1.187 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.453      ;
; 1.193 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.459      ;
; 1.193 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.463      ;
; 1.220 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.487      ;
; 1.224 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.231 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.498      ;
; 1.232 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.498      ;
; 1.248 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.514      ;
; 1.249 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.515      ;
; 1.250 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.516      ;
; 1.257 ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7] ; control_fsm:the_control_fsm|state.PAUSE_DELAY                        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.523      ;
; 1.258 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.524      ;
; 1.259 ; control_fsm:the_control_fsm|state.MOVA                               ; control_fsm:the_control_fsm|state.RESET                              ; clk          ; clk         ; 0.000        ; 0.012      ; 1.537      ;
; 1.263 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.529      ;
; 1.264 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.530      ;
; 1.267 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; datapath:the_datapath|regfile:the_regfile|reg3[3]                    ; datapath:the_datapath|regfile:the_regfile|selected0[3]               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.537      ;
; 1.268 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.534      ;
; 1.275 ; datapath:the_datapath|regfile:the_regfile|reg2[7]                    ; datapath:the_datapath|regfile:the_regfile|selected1[7]               ; clk          ; clk         ; 0.000        ; 0.005      ; 1.546      ;
; 1.276 ; datapath:the_datapath|regfile:the_regfile|reg2[3]                    ; datapath:the_datapath|regfile:the_regfile|selected0[3]               ; clk          ; clk         ; 0.000        ; 0.001      ; 1.543      ;
; 1.279 ; datapath:the_datapath|regfile:the_regfile|reg3[1]                    ; datapath:the_datapath|regfile:the_regfile|selected0[1]               ; clk          ; clk         ; 0.000        ; 0.003      ; 1.548      ;
; 1.281 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; clk          ; clk         ; 0.000        ; 0.008      ; 1.555      ;
; 1.283 ; datapath:the_datapath|regfile:the_regfile|reg1[7]                    ; datapath:the_datapath|regfile:the_regfile|selected0[7]               ; clk          ; clk         ; 0.000        ; 0.004      ; 1.553      ;
; 1.290 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.556      ;
; 1.291 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.557      ;
; 1.292 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.558      ;
; 1.295 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.561      ;
; 1.302 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; clk          ; clk         ; 0.000        ; 0.000      ; 1.568      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.ADDI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.ADDI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BR                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BR                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BRZ                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BRZ                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.CLR                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.CLR                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.DECODE                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.DECODE                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.FETCH                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.FETCH                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOV                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOV                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVA                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVA                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_DELAY                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_DELAY                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_STAGE2                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_STAGE2                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.RESET                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.RESET                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SR0                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SR0                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SRH0                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SRH0                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SUBI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SUBI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; clk        ; 6.381 ; 6.381 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; clk        ; -3.984 ; -3.984 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]           ; clk        ; 14.183 ; 14.183 ; Rise       ; clk             ;
;  GPIO_0[0]          ; clk        ; 14.183 ; 14.183 ; Rise       ; clk             ;
;  GPIO_0[1]          ; clk        ; 11.923 ; 11.923 ; Rise       ; clk             ;
;  GPIO_0[2]          ; clk        ; 13.991 ; 13.991 ; Rise       ; clk             ;
;  GPIO_0[3]          ; clk        ; 12.086 ; 12.086 ; Rise       ; clk             ;
; LEDG[*]             ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
;  LEDG[0]            ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
;  LEDG[1]            ; clk        ; 12.174 ; 12.174 ; Rise       ; clk             ;
;  LEDG[2]            ; clk        ; 13.384 ; 13.384 ; Rise       ; clk             ;
;  LEDG[3]            ; clk        ; 12.836 ; 12.836 ; Rise       ; clk             ;
; stepper_signals[*]  ; clk        ; 14.086 ; 14.086 ; Rise       ; clk             ;
;  stepper_signals[0] ; clk        ; 14.086 ; 14.086 ; Rise       ; clk             ;
;  stepper_signals[1] ; clk        ; 11.392 ; 11.392 ; Rise       ; clk             ;
;  stepper_signals[2] ; clk        ; 13.675 ; 13.675 ; Rise       ; clk             ;
;  stepper_signals[3] ; clk        ; 11.881 ; 11.881 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]           ; clk        ; 11.923 ; 11.923 ; Rise       ; clk             ;
;  GPIO_0[0]          ; clk        ; 14.183 ; 14.183 ; Rise       ; clk             ;
;  GPIO_0[1]          ; clk        ; 11.923 ; 11.923 ; Rise       ; clk             ;
;  GPIO_0[2]          ; clk        ; 13.991 ; 13.991 ; Rise       ; clk             ;
;  GPIO_0[3]          ; clk        ; 12.086 ; 12.086 ; Rise       ; clk             ;
; LEDG[*]             ; clk        ; 12.174 ; 12.174 ; Rise       ; clk             ;
;  LEDG[0]            ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
;  LEDG[1]            ; clk        ; 12.174 ; 12.174 ; Rise       ; clk             ;
;  LEDG[2]            ; clk        ; 13.384 ; 13.384 ; Rise       ; clk             ;
;  LEDG[3]            ; clk        ; 12.836 ; 12.836 ; Rise       ; clk             ;
; stepper_signals[*]  ; clk        ; 11.392 ; 11.392 ; Rise       ; clk             ;
;  stepper_signals[0] ; clk        ; 14.086 ; 14.086 ; Rise       ; clk             ;
;  stepper_signals[1] ; clk        ; 11.392 ; 11.392 ; Rise       ; clk             ;
;  stepper_signals[2] ; clk        ; 13.675 ; 13.675 ; Rise       ; clk             ;
;  stepper_signals[3] ; clk        ; 11.881 ; 11.881 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -3.958 ; -264.130      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -143.686              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.958 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.918      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.957 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.917      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.935 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg3[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 4.893      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.903 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.855      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.901 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg2[3] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.853      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.899 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.864      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.897 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[7] ; clk          ; clk         ; 1.000        ; -0.067     ; 4.862      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.894 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.854      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.832 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg0[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.803      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.830 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[5] ; clk          ; clk         ; 1.000        ; -0.061     ; 4.801      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.815 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg1[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.766      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ; datapath:the_datapath|regfile:the_regfile|reg0[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ; datapath:the_datapath|regfile:the_regfile|reg2[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ; datapath:the_datapath|regfile:the_regfile|reg0[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ; datapath:the_datapath|regfile:the_regfile|reg0[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
; -3.810 ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ; datapath:the_datapath|regfile:the_regfile|reg0[1] ; clk          ; clk         ; 1.000        ; -0.080     ; 4.762      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[0]        ; datapath:the_datapath|temp_register:the_temp_register|temp[0]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[1]        ; datapath:the_datapath|temp_register:the_temp_register|temp[1]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[2]        ; datapath:the_datapath|temp_register:the_temp_register|temp[2]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[3]        ; datapath:the_datapath|temp_register:the_temp_register|temp[3]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_fsm:the_control_fsm|state.PAUSE_DELAY                        ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                       ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[4]        ; datapath:the_datapath|temp_register:the_temp_register|temp[4]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[6]        ; datapath:the_datapath|temp_register:the_temp_register|temp[6]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[7]        ; datapath:the_datapath|temp_register:the_temp_register|temp[7]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; datapath:the_datapath|temp_register:the_temp_register|temp[5]        ; datapath:the_datapath|temp_register:the_temp_register|temp[5]                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; control_fsm:the_control_fsm|state.MOVR_DELAY                         ; control_fsm:the_control_fsm|state.MOVR_DELAY                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.242 ; control_fsm:the_control_fsm|state.MOVR_DELAY                         ; control_fsm:the_control_fsm|state.MOVR_STAGE2                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.394      ;
; 0.245 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                      ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; datapath:the_datapath|regfile:the_regfile|reg3[0]                    ; datapath:the_datapath|regfile:the_regfile|selected0[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; datapath:the_datapath|regfile:the_regfile|reg3[0]                    ; datapath:the_datapath|regfile:the_regfile|selected1[0]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.253 ; control_fsm:the_control_fsm|state.BR                                 ; control_fsm:the_control_fsm|state.FETCH                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.405      ;
; 0.354 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.506      ;
; 0.356 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[0]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.510      ;
; 0.360 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[1]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.511      ;
; 0.360 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.365 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                       ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; datapath:the_datapath|regfile:the_regfile|reg3[4]                    ; datapath:the_datapath|regfile:the_regfile|selected0[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; datapath:the_datapath|regfile:the_regfile|reg3[4]                    ; datapath:the_datapath|regfile:the_regfile|selected1[4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.377 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.530      ;
; 0.382 ; control_fsm:the_control_fsm|state.MOVR_STAGE2                        ; control_fsm:the_control_fsm|state.MOVR_DELAY                                                                                                     ; clk          ; clk         ; 0.000        ; 0.000      ; 0.534      ;
; 0.387 ; control_fsm:the_control_fsm|state.PAUSE                              ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[2]                                                                             ; clk          ; clk         ; 0.000        ; 0.000      ; 0.540      ;
; 0.433 ; datapath:the_datapath|regfile:the_regfile|reg1[4]                    ; datapath:the_datapath|regfile:the_regfile|selected1[4]                                                                                           ; clk          ; clk         ; 0.000        ; -0.002     ; 0.583      ;
; 0.440 ; datapath:the_datapath|regfile:the_regfile|reg2[0]                    ; datapath:the_datapath|regfile:the_regfile|selected0[0]                                                                                           ; clk          ; clk         ; 0.000        ; -0.001     ; 0.591      ;
; 0.445 ; control_fsm:the_control_fsm|state.BRZ                                ; control_fsm:the_control_fsm|state.FETCH                                                                                                          ; clk          ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.447 ; datapath:the_datapath|regfile:the_regfile|reg2[1]                    ; datapath:the_datapath|regfile:the_regfile|selected1[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.001      ; 0.600      ;
; 0.450 ; control_fsm:the_control_fsm|state.MOVRHS                             ; control_fsm:the_control_fsm|state.MOVR_STAGE2                                                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 0.602      ;
; 0.460 ; datapath:the_datapath|regfile:the_regfile|reg3[7]                    ; datapath:the_datapath|regfile:the_regfile|selected0[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.006      ; 0.618      ;
; 0.463 ; datapath:the_datapath|regfile:the_regfile|reg3[7]                    ; datapath:the_datapath|regfile:the_regfile|selected1[7]                                                                                           ; clk          ; clk         ; 0.000        ; 0.006      ; 0.621      ;
; 0.476 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[4]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.627      ;
; 0.476 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.627      ;
; 0.477 ; datapath:the_datapath|regfile:the_regfile|reg2[3]                    ; datapath:the_datapath|regfile:the_regfile|selected1[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.001      ; 0.630      ;
; 0.477 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.628      ;
; 0.479 ; datapath:the_datapath|regfile:the_regfile|reg1[0]                    ; datapath:the_datapath|regfile:the_regfile|selected1[0]                                                                                           ; clk          ; clk         ; 0.000        ; -0.002     ; 0.629      ;
; 0.480 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[3]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.631      ;
; 0.481 ; control_fsm:the_control_fsm|state.PAUSE                              ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[5]                                                                             ; clk          ; clk         ; 0.000        ; -0.001     ; 0.632      ;
; 0.491 ; datapath:the_datapath|regfile:the_regfile|reg2[1]                    ; datapath:the_datapath|regfile:the_regfile|selected0[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.001      ; 0.644      ;
; 0.491 ; datapath:the_datapath|regfile:the_regfile|reg3[3]                    ; datapath:the_datapath|regfile:the_regfile|selected1[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.002      ; 0.645      ;
; 0.492 ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6] ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 0.645      ;
; 0.494 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; datapath:the_datapath|regfile:the_regfile|reg1[3]                    ; datapath:the_datapath|regfile:the_regfile|selected0[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.002      ; 0.650      ;
; 0.496 ; datapath:the_datapath|regfile:the_regfile|reg1[1]                    ; datapath:the_datapath|regfile:the_regfile|selected0[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.002      ; 0.650      ;
; 0.497 ; datapath:the_datapath|regfile:the_regfile|reg3[1]                    ; datapath:the_datapath|regfile:the_regfile|selected1[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.002      ; 0.651      ;
; 0.498 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; datapath:the_datapath|regfile:the_regfile|reg0[1]                    ; datapath:the_datapath|regfile:the_regfile|selected1[1]                                                                                           ; clk          ; clk         ; 0.000        ; 0.001      ; 0.651      ;
; 0.503 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.655      ;
; 0.503 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.505 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.511 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.513 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.666      ;
; 0.517 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.529 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.533 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.538 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[6]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.690      ;
; 0.540 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.540 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.544 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[8]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.007      ; 0.703      ;
; 0.546 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[3]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7] ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                    ; clk          ; clk         ; 0.000        ; 0.001      ; 0.702      ;
; 0.549 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.705      ;
; 0.560 ; datapath:the_datapath|regfile:the_regfile|reg2[3]                    ; datapath:the_datapath|regfile:the_regfile|selected0[3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.001      ; 0.713      ;
; 0.561 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]      ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; datapath:the_datapath|regfile:the_regfile|reg2[1]                    ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg1 ; clk          ; clk         ; 0.000        ; 0.067      ; 0.768      ;
; 0.564 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[2]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[4]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; datapath:the_datapath|delay_counter:the_delay_counter|timer[9]       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.717      ;
+-------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|instruction_rom:the_instruction_rom|altsyncram:altsyncram_component|altsyncram_qp81:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg0         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg1         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|stepper_rom:the_stepper_rom|altsyncram:altsyncram_component|altsyncram_oc81:auto_generated|ram_block1a0~porta_address_reg2         ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.ADDI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.ADDI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BR                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BR                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BRZ                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.BRZ                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.CLR                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.CLR                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.DECODE                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.DECODE                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.FETCH                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.FETCH                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOV                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOV                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVA                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVA                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_DELAY                                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVRHS_STAGE2                                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_DELAY                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_DELAY                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_STAGE2                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.MOVR_STAGE2                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.PAUSE_DELAY                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.RESET                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.RESET                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SR0                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SR0                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SRH0                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SRH0                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SUBI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; control_fsm:the_control_fsm|state.SUBI                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[0]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[1]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[2]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[3]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[4]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[5]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[6]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|downcounter[7]                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[0]                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[10]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[11]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[12]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[13]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[14]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[15]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[16]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[17]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[18]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; datapath:the_datapath|delay_counter:the_delay_counter|timer[1]                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; clk        ; -2.225 ; -2.225 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]           ; clk        ; 8.026 ; 8.026 ; Rise       ; clk             ;
;  GPIO_0[0]          ; clk        ; 8.026 ; 8.026 ; Rise       ; clk             ;
;  GPIO_0[1]          ; clk        ; 6.820 ; 6.820 ; Rise       ; clk             ;
;  GPIO_0[2]          ; clk        ; 7.902 ; 7.902 ; Rise       ; clk             ;
;  GPIO_0[3]          ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
; LEDG[*]             ; clk        ; 7.941 ; 7.941 ; Rise       ; clk             ;
;  LEDG[0]            ; clk        ; 7.941 ; 7.941 ; Rise       ; clk             ;
;  LEDG[1]            ; clk        ; 7.002 ; 7.002 ; Rise       ; clk             ;
;  LEDG[2]            ; clk        ; 7.611 ; 7.611 ; Rise       ; clk             ;
;  LEDG[3]            ; clk        ; 7.263 ; 7.263 ; Rise       ; clk             ;
; stepper_signals[*]  ; clk        ; 7.943 ; 7.943 ; Rise       ; clk             ;
;  stepper_signals[0] ; clk        ; 7.943 ; 7.943 ; Rise       ; clk             ;
;  stepper_signals[1] ; clk        ; 6.549 ; 6.549 ; Rise       ; clk             ;
;  stepper_signals[2] ; clk        ; 7.694 ; 7.694 ; Rise       ; clk             ;
;  stepper_signals[3] ; clk        ; 6.776 ; 6.776 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]           ; clk        ; 6.820 ; 6.820 ; Rise       ; clk             ;
;  GPIO_0[0]          ; clk        ; 8.026 ; 8.026 ; Rise       ; clk             ;
;  GPIO_0[1]          ; clk        ; 6.820 ; 6.820 ; Rise       ; clk             ;
;  GPIO_0[2]          ; clk        ; 7.902 ; 7.902 ; Rise       ; clk             ;
;  GPIO_0[3]          ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
; LEDG[*]             ; clk        ; 7.002 ; 7.002 ; Rise       ; clk             ;
;  LEDG[0]            ; clk        ; 7.941 ; 7.941 ; Rise       ; clk             ;
;  LEDG[1]            ; clk        ; 7.002 ; 7.002 ; Rise       ; clk             ;
;  LEDG[2]            ; clk        ; 7.611 ; 7.611 ; Rise       ; clk             ;
;  LEDG[3]            ; clk        ; 7.263 ; 7.263 ; Rise       ; clk             ;
; stepper_signals[*]  ; clk        ; 6.549 ; 6.549 ; Rise       ; clk             ;
;  stepper_signals[0] ; clk        ; 7.943 ; 7.943 ; Rise       ; clk             ;
;  stepper_signals[1] ; clk        ; 6.549 ; 6.549 ; Rise       ; clk             ;
;  stepper_signals[2] ; clk        ; 7.694 ; 7.694 ; Rise       ; clk             ;
;  stepper_signals[3] ; clk        ; 6.776 ; 6.776 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -8.939   ; 0.215 ; N/A      ; N/A     ; -1.423              ;
;  clk             ; -8.939   ; 0.215 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -644.647 ; 0.0   ; 0.0      ; 0.0     ; -143.686            ;
;  clk             ; -644.647 ; 0.000 ; N/A      ; N/A     ; -143.686            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset_n   ; clk        ; 6.381 ; 6.381 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset_n   ; clk        ; -2.225 ; -2.225 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]           ; clk        ; 14.183 ; 14.183 ; Rise       ; clk             ;
;  GPIO_0[0]          ; clk        ; 14.183 ; 14.183 ; Rise       ; clk             ;
;  GPIO_0[1]          ; clk        ; 11.923 ; 11.923 ; Rise       ; clk             ;
;  GPIO_0[2]          ; clk        ; 13.991 ; 13.991 ; Rise       ; clk             ;
;  GPIO_0[3]          ; clk        ; 12.086 ; 12.086 ; Rise       ; clk             ;
; LEDG[*]             ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
;  LEDG[0]            ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
;  LEDG[1]            ; clk        ; 12.174 ; 12.174 ; Rise       ; clk             ;
;  LEDG[2]            ; clk        ; 13.384 ; 13.384 ; Rise       ; clk             ;
;  LEDG[3]            ; clk        ; 12.836 ; 12.836 ; Rise       ; clk             ;
; stepper_signals[*]  ; clk        ; 14.086 ; 14.086 ; Rise       ; clk             ;
;  stepper_signals[0] ; clk        ; 14.086 ; 14.086 ; Rise       ; clk             ;
;  stepper_signals[1] ; clk        ; 11.392 ; 11.392 ; Rise       ; clk             ;
;  stepper_signals[2] ; clk        ; 13.675 ; 13.675 ; Rise       ; clk             ;
;  stepper_signals[3] ; clk        ; 11.881 ; 11.881 ; Rise       ; clk             ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]           ; clk        ; 6.820 ; 6.820 ; Rise       ; clk             ;
;  GPIO_0[0]          ; clk        ; 8.026 ; 8.026 ; Rise       ; clk             ;
;  GPIO_0[1]          ; clk        ; 6.820 ; 6.820 ; Rise       ; clk             ;
;  GPIO_0[2]          ; clk        ; 7.902 ; 7.902 ; Rise       ; clk             ;
;  GPIO_0[3]          ; clk        ; 6.920 ; 6.920 ; Rise       ; clk             ;
; LEDG[*]             ; clk        ; 7.002 ; 7.002 ; Rise       ; clk             ;
;  LEDG[0]            ; clk        ; 7.941 ; 7.941 ; Rise       ; clk             ;
;  LEDG[1]            ; clk        ; 7.002 ; 7.002 ; Rise       ; clk             ;
;  LEDG[2]            ; clk        ; 7.611 ; 7.611 ; Rise       ; clk             ;
;  LEDG[3]            ; clk        ; 7.263 ; 7.263 ; Rise       ; clk             ;
; stepper_signals[*]  ; clk        ; 6.549 ; 6.549 ; Rise       ; clk             ;
;  stepper_signals[0] ; clk        ; 7.943 ; 7.943 ; Rise       ; clk             ;
;  stepper_signals[1] ; clk        ; 6.549 ; 6.549 ; Rise       ; clk             ;
;  stepper_signals[2] ; clk        ; 7.694 ; 7.694 ; Rise       ; clk             ;
;  stepper_signals[3] ; clk        ; 6.776 ; 6.776 ; Rise       ; clk             ;
+---------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 46244    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 46244    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Mar 29 14:51:21 2018
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.939
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.939      -644.647 clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -143.686 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.958
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.958      -264.130 clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -143.686 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 328 megabytes
    Info: Processing ended: Thu Mar 29 14:51:25 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


