--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 22 11:45:01 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     key_detect
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            447 items scored, 320 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 2.680ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt__i15  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt__i13  (to clk_c +)

   Delay:                   7.534ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      7.534ns data_path cnt__i15 to cnt__i13 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.680ns

 Path Details: cnt__i15 to cnt__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt__i15 (from clk_c)
Route         2   e 1.002                                  cnt[15]
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              B to Z              i4_3_lut
Route         2   e 0.954                                  n325
LUT4        ---     0.448              B to Z              i1_4_lut
Route         7   e 1.255                                  n231
LUT4        ---     0.448              D to Z              i1_2_lut_4_lut
Route        10   e 1.340                                  n195
                  --------
                    7.534  (29.1% logic, 70.9% route), 5 logic levels.


Error:  The following path violates requirements by 2.680ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt__i15  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt__i12  (to clk_c +)

   Delay:                   7.534ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      7.534ns data_path cnt__i15 to cnt__i12 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.680ns

 Path Details: cnt__i15 to cnt__i12

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt__i15 (from clk_c)
Route         2   e 1.002                                  cnt[15]
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              B to Z              i4_3_lut
Route         2   e 0.954                                  n325
LUT4        ---     0.448              B to Z              i1_4_lut
Route         7   e 1.255                                  n231
LUT4        ---     0.448              D to Z              i1_2_lut_4_lut
Route        10   e 1.340                                  n195
                  --------
                    7.534  (29.1% logic, 70.9% route), 5 logic levels.


Error:  The following path violates requirements by 2.680ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             cnt__i15  (from clk_c +)
   Destination:    FD1S3IX    CD             cnt__i11  (to clk_c +)

   Delay:                   7.534ns  (29.1% logic, 70.9% route), 5 logic levels.

 Constraint Details:

      7.534ns data_path cnt__i15 to cnt__i11 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 2.680ns

 Path Details: cnt__i15 to cnt__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              cnt__i15 (from clk_c)
Route         2   e 1.002                                  cnt[15]
LUT4        ---     0.448              B to Z              i3_4_lut
Route         1   e 0.788                                  n8
LUT4        ---     0.448              B to Z              i4_3_lut
Route         2   e 0.954                                  n325
LUT4        ---     0.448              B to Z              i1_4_lut
Route         7   e 1.255                                  n231
LUT4        ---     0.448              D to Z              i1_2_lut_4_lut
Route        10   e 1.340                                  n195
                  --------
                    7.534  (29.1% logic, 70.9% route), 5 logic levels.

Warning: 7.680 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     7.680 ns|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n231                                    |       7|     256|     80.00%
                                        |        |        |
n195                                    |      10|     160|     50.00%
                                        |        |        |
n325                                    |       2|     108|     33.75%
                                        |        |        |
n8                                      |       1|      76|     23.75%
                                        |        |        |
n16_adj_1                               |       1|      64|     20.00%
                                        |        |        |
n17_adj_4                               |       1|      64|     20.00%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 320  Score: 419923

Constraints cover  447 paths, 57 nets, and 118 connections (83.1% coverage)


Peak memory: 59187200 bytes, TRCE: 1331200 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
