//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34841621
// Cuda compilation tools, release 12.6, V12.6.77
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	parallel_annealing_step

.visible .entry parallel_annealing_step(
	.param .u64 parallel_annealing_step_param_0,
	.param .u64 parallel_annealing_step_param_1,
	.param .u64 parallel_annealing_step_param_2,
	.param .u64 parallel_annealing_step_param_3,
	.param .f32 parallel_annealing_step_param_4,
	.param .f32 parallel_annealing_step_param_5,
	.param .u32 parallel_annealing_step_param_6,
	.param .u64 parallel_annealing_step_param_7,
	.param .u64 parallel_annealing_step_param_8,
	.param .u64 parallel_annealing_step_param_9
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd2, [parallel_annealing_step_param_0];
	ld.param.u64 	%rd3, [parallel_annealing_step_param_1];
	ld.param.u64 	%rd4, [parallel_annealing_step_param_2];
	ld.param.u64 	%rd5, [parallel_annealing_step_param_3];
	ld.param.f32 	%f2, [parallel_annealing_step_param_4];
	ld.param.f32 	%f3, [parallel_annealing_step_param_5];
	ld.param.u32 	%r2, [parallel_annealing_step_param_6];
	ld.param.u64 	%rd6, [parallel_annealing_step_param_7];
	ld.param.u64 	%rd7, [parallel_annealing_step_param_8];
	ld.param.u64 	%rd8, [parallel_annealing_step_param_9];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r4, %r3, %r5;
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB0_6;

	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r1, %r6, %r7;
	cvta.to.global.u64 	%rd9, %rd4;
	mul.wide.s32 	%rd10, %r8, 4;
	add.s64 	%rd11, %rd9, %rd10;
	cvta.to.global.u64 	%rd12, %rd2;
	add.s64 	%rd13, %rd12, %rd10;
	ld.global.f32 	%f4, [%rd13];
	neg.f32 	%f5, %f4;
	cvta.to.global.u64 	%rd14, %rd3;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f32 	%f6, [%rd16];
	sub.f32 	%f7, %f5, %f6;
	ld.global.f32 	%f8, [%rd11];
	fma.rn.f32 	%f9, %f8, %f2, %f7;
	cvta.to.global.u64 	%rd17, %rd5;
	add.s64 	%rd18, %rd17, %rd10;
	ld.global.f32 	%f10, [%rd18];
	mov.f32 	%f11, 0f3F800000;
	sub.f32 	%f12, %f11, %f3;
	mul.f32 	%f13, %f12, %f10;
	mul.f32 	%f14, %f9, %f3;
	sub.f32 	%f15, %f13, %f14;
	min.f32 	%f16, %f11, %f15;
	mov.f32 	%f17, 0fBF800000;
	max.f32 	%f18, %f17, %f16;
	add.f32 	%f19, %f8, %f18;
	min.f32 	%f20, %f11, %f19;
	max.f32 	%f1, %f17, %f20;
	cvta.to.global.u64 	%rd19, %rd6;
	add.s64 	%rd20, %rd19, %rd10;
	st.global.f32 	[%rd20], %f18;
	cvta.to.global.u64 	%rd21, %rd7;
	add.s64 	%rd22, %rd21, %rd10;
	st.global.f32 	[%rd22], %f1;
	setp.gt.f32 	%p2, %f1, 0f00000000;
	cvta.to.global.u64 	%rd23, %rd8;
	add.s64 	%rd1, %rd23, %rd10;
	@%p2 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_2;

$L__BB0_5:
	mov.u32 	%r11, 1065353216;
	st.global.u32 	[%rd1], %r11;
	bra.uni 	$L__BB0_6;

$L__BB0_2:
	setp.lt.f32 	%p3, %f1, 0f00000000;
	@%p3 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;

$L__BB0_4:
	mov.u32 	%r10, -1082130432;
	st.global.u32 	[%rd1], %r10;
	bra.uni 	$L__BB0_6;

$L__BB0_3:
	mov.u32 	%r9, 0;
	st.global.u32 	[%rd1], %r9;

$L__BB0_6:
	ret;

}
	// .globl	parallel_annealing_step_rowmajor
.visible .entry parallel_annealing_step_rowmajor(
	.param .u64 parallel_annealing_step_rowmajor_param_0,
	.param .u64 parallel_annealing_step_rowmajor_param_1,
	.param .u64 parallel_annealing_step_rowmajor_param_2,
	.param .u64 parallel_annealing_step_rowmajor_param_3,
	.param .f32 parallel_annealing_step_rowmajor_param_4,
	.param .f32 parallel_annealing_step_rowmajor_param_5,
	.param .u32 parallel_annealing_step_rowmajor_param_6,
	.param .u32 parallel_annealing_step_rowmajor_param_7,
	.param .u64 parallel_annealing_step_rowmajor_param_8
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<22>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd1, [parallel_annealing_step_rowmajor_param_0];
	ld.param.u64 	%rd2, [parallel_annealing_step_rowmajor_param_1];
	ld.param.u64 	%rd3, [parallel_annealing_step_rowmajor_param_2];
	ld.param.u64 	%rd4, [parallel_annealing_step_rowmajor_param_3];
	ld.param.f32 	%f1, [parallel_annealing_step_rowmajor_param_4];
	ld.param.f32 	%f2, [parallel_annealing_step_rowmajor_param_5];
	ld.param.u32 	%r4, [parallel_annealing_step_rowmajor_param_6];
	ld.param.u32 	%r3, [parallel_annealing_step_rowmajor_param_7];
	ld.param.u64 	%rd5, [parallel_annealing_step_rowmajor_param_8];
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r2, %r6, %r5, %r7;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.ge.s32 	%p2, %r2, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB1_2;

	cvta.to.global.u64 	%rd6, %rd3;
	mad.lo.s32 	%r8, %r1, %r3, %r2;
	mul.wide.s32 	%rd7, %r8, 4;
	add.s64 	%rd8, %rd6, %rd7;
	cvta.to.global.u64 	%rd9, %rd4;
	add.s64 	%rd10, %rd9, %rd7;
	cvta.to.global.u64 	%rd11, %rd1;
	add.s64 	%rd12, %rd11, %rd7;
	ld.global.nc.f32 	%f3, [%rd12];
	neg.f32 	%f4, %f3;
	cvta.to.global.u64 	%rd13, %rd2;
	mul.wide.s32 	%rd14, %r1, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.nc.f32 	%f5, [%rd15];
	sub.f32 	%f6, %f4, %f5;
	ld.global.f32 	%f7, [%rd8];
	fma.rn.f32 	%f8, %f7, %f1, %f6;
	mul.f32 	%f9, %f8, %f2;
	neg.f32 	%f10, %f9;
	mov.f32 	%f11, 0f3F800000;
	sub.f32 	%f12, %f11, %f2;
	ld.global.f32 	%f13, [%rd10];
	fma.rn.f32 	%f14, %f12, %f13, %f10;
	mov.f32 	%f15, 0fBF800000;
	max.f32 	%f16, %f15, %f14;
	min.f32 	%f17, %f11, %f16;
	add.f32 	%f18, %f7, %f17;
	max.f32 	%f19, %f15, %f18;
	min.f32 	%f20, %f11, %f19;
	st.global.f32 	[%rd10], %f17;
	st.global.f32 	[%rd8], %f20;
	setp.gt.f32 	%p4, %f20, 0f00000000;
	selp.u32 	%r9, 1, 0, %p4;
	setp.lt.f32 	%p5, %f20, 0f00000000;
	selp.u32 	%r10, 1, 0, %p5;
	sub.s32 	%r11, %r9, %r10;
	cvt.rn.f32.s32 	%f21, %r11;
	cvta.to.global.u64 	%rd16, %rd5;
	add.s64 	%rd17, %rd16, %rd7;
	st.global.f32 	[%rd17], %f21;

$L__BB1_2:
	ret;

}

