// Seed: 176955031
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wand id_3;
  id_4 :
  assert property (@(1'b0) 1)
  else id_4 = id_3;
  wire id_5;
  wire id_6;
  id_7(
      .id_0(1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri0 id_4
);
  wire id_6;
  wire id_7 = id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
