# do RISC15_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/meetshah1995/altera/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/meetshah1995/altera/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/T1reg16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module T1reg16
# 
# Top level modules:
# 	T1reg16
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/RISC15.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RISC15
# 
# Top level modules:
# 	RISC15
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16_file.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg16_file
# 
# Top level modules:
# 	reg16_file
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/reg16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module reg16
# 
# Top level modules:
# 	reg16
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Registers/CZ_reg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CZ_reg
# 
# Top level modules:
# 	CZ_reg
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_16_8
# 
# Top level modules:
# 	mux_16_8
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_16_2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_16_2
# 
# Top level modules:
# 	mux_16_2
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_3_8
# 
# Top level modules:
# 	mux_3_8
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_3_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_3_4
# 
# Top level modules:
# 	mux_3_4
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_1_8
# 
# Top level modules:
# 	mux_1_8
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux_1_4
# 
# Top level modules:
# 	mux_1_4
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/shift_7.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_7
# 
# Top level modules:
# 	shift_7
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_9.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module imm_9
# 
# Top level modules:
# 	imm_9
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Misc/imm_6.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module imm_6
# 
# Top level modules:
# 	imm_6
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Memory {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Memory/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/DEMUX/demux_8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module demux_8
# 
# Top level modules:
# 	demux_8
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Controller/controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/nand16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module nand16
# 
# Top level modules:
# 	nand16
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/carry_generate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module carry_generate
# 
# Top level modules:
# 	carry_generate
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/alu.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -vlog01compat -work work +incdir+/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU {/home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/ALU/add16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add16
# 
# Top level modules:
# 	add16
# 
vsim -voptargs=+acc work.RISC15
# vsim -voptargs=+acc work.RISC15 
# Loading work.RISC15
# Loading work.controller
# Loading work.datapath
# Loading work.reg16_file
# Loading work.demux_8
# Loading work.mux_16_8
# Loading work.reg16
# Loading work.alu
# Loading work.carry_generate
# Loading work.add16
# Loading work.nand16
# Loading work.CZ_reg
# Loading work.T1reg16
# Loading work.imm_6
# Loading work.imm_9
# Loading work.shift_7
# Loading work.mux_1_4
# Loading work.mux_3_8
# Loading work.mux_3_4
# Loading work.mux_16_2
# Loading work.mux_1_8
# Loading work.memory
# ** Warning: (vsim-3017) /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v(50): [TFMPC] - Too few port connections. Expected 6, found 5.
#         Region: /RISC15/__datapath/__Mux8_memwrite
# ** Warning: (vsim-3015) /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v(50): [PCDPC] - Port size (1 or 1) does not match connection size (2) for port 'inp3'. The port definition is at: /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_4.v(1).
#         Region: /RISC15/__datapath/__Mux8_memwrite
# ** Warning: (vsim-3015) /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v(50): [PCDPC] - Port size (2 or 2) does not match connection size (1) for port 'sel'. The port definition is at: /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/MUX/mux_1_4.v(1).
#         Region: /RISC15/__datapath/__Mux8_memwrite
# ** Warning: (vsim-3722) /home/meetshah1995/Desktop/Dropbox/Third_Year/EE337/Multicycle-RISC15-Design/Datapath/datapath.v(50): [TFMPC] - Missing connection for port 'out'.
add wave  \
sim:/RISC15/clk \
sim:/RISC15/proc_rst
add wave  \
sim:/RISC15/memDataOut
add wave  \
sim:/RISC15/T1out
add wave  \
sim:/RISC15/ALU_op \
sim:/RISC15/CZ_en \
sim:/RISC15/memread \
sim:/RISC15/wIR \
sim:/RISC15/wAtmp
add wave  \
sim:/RISC15/StateID
add wave  \
sim:/RISC15/T1write
add wave sim:/RISC15/__datapath/__RF/r0/*
add wave sim:/RISC15/__datapath/__RF/r5/*
add wave sim:/RISC15/__datapath/__RF/r3/*
force -freeze sim:/RISC15/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/RISC15/proc_rst 0 0
run
run
force -freeze sim:/RISC15/proc_rst St1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
