void chv_set_phy_signal_level(struct intel_encoder *encoder,\r\nu32 deemph_reg_value, u32 margin_reg_value,\r\nbool uniq_trans_scale)\r\n{\r\nstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\r\nstruct intel_digital_port *dport = enc_to_dig_port(&encoder->base);\r\nstruct intel_crtc *intel_crtc = to_intel_crtc(dport->base.base.crtc);\r\nenum dpio_channel ch = vlv_dport_to_channel(dport);\r\nenum pipe pipe = intel_crtc->pipe;\r\nu32 val;\r\nint i;\r\nmutex_lock(&dev_priv->sb_lock);\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch));\r\nval &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3);\r\nval &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK);\r\nval |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val);\r\nif (intel_crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch));\r\nval &= ~(DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3);\r\nval &= ~(DPIO_PCS_TX1DEEMP_MASK | DPIO_PCS_TX2DEEMP_MASK);\r\nval |= DPIO_PCS_TX1DEEMP_9P5 | DPIO_PCS_TX2DEEMP_9P5;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val);\r\n}\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW9(ch));\r\nval &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK);\r\nval |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW9(ch), val);\r\nif (intel_crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW9(ch));\r\nval &= ~(DPIO_PCS_TX1MARGIN_MASK | DPIO_PCS_TX2MARGIN_MASK);\r\nval |= DPIO_PCS_TX1MARGIN_000 | DPIO_PCS_TX2MARGIN_000;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW9(ch), val);\r\n}\r\nfor (i = 0; i < intel_crtc->config->lane_count; i++) {\r\nval = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW4(ch, i));\r\nval &= ~DPIO_SWING_DEEMPH9P5_MASK;\r\nval |= deemph_reg_value << DPIO_SWING_DEEMPH9P5_SHIFT;\r\nvlv_dpio_write(dev_priv, pipe, CHV_TX_DW4(ch, i), val);\r\n}\r\nfor (i = 0; i < intel_crtc->config->lane_count; i++) {\r\nval = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW2(ch, i));\r\nval &= ~DPIO_SWING_MARGIN000_MASK;\r\nval |= margin_reg_value << DPIO_SWING_MARGIN000_SHIFT;\r\nval &= ~(0xff << DPIO_UNIQ_TRANS_SCALE_SHIFT);\r\nval |= 0x9a << DPIO_UNIQ_TRANS_SCALE_SHIFT;\r\nvlv_dpio_write(dev_priv, pipe, CHV_TX_DW2(ch, i), val);\r\n}\r\nfor (i = 0; i < intel_crtc->config->lane_count; i++) {\r\nval = vlv_dpio_read(dev_priv, pipe, CHV_TX_DW3(ch, i));\r\nif (uniq_trans_scale)\r\nval |= DPIO_TX_UNIQ_TRANS_SCALE_EN;\r\nelse\r\nval &= ~DPIO_TX_UNIQ_TRANS_SCALE_EN;\r\nvlv_dpio_write(dev_priv, pipe, CHV_TX_DW3(ch, i), val);\r\n}\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW10(ch));\r\nval |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW10(ch), val);\r\nif (intel_crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW10(ch));\r\nval |= DPIO_PCS_SWING_CALC_TX0_TX2 | DPIO_PCS_SWING_CALC_TX1_TX3;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW10(ch), val);\r\n}\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}\r\nvoid chv_data_lane_soft_reset(struct intel_encoder *encoder,\r\nbool reset)\r\n{\r\nstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\r\nenum dpio_channel ch = vlv_dport_to_channel(enc_to_dig_port(&encoder->base));\r\nstruct intel_crtc *crtc = to_intel_crtc(encoder->base.crtc);\r\nenum pipe pipe = crtc->pipe;\r\nuint32_t val;\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW0(ch));\r\nif (reset)\r\nval &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);\r\nelse\r\nval |= DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW0(ch), val);\r\nif (crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW0(ch));\r\nif (reset)\r\nval &= ~(DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET);\r\nelse\r\nval |= DPIO_PCS_TX_LANE2_RESET | DPIO_PCS_TX_LANE1_RESET;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW0(ch), val);\r\n}\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW1(ch));\r\nval |= CHV_PCS_REQ_SOFTRESET_EN;\r\nif (reset)\r\nval &= ~DPIO_PCS_CLK_SOFT_RESET;\r\nelse\r\nval |= DPIO_PCS_CLK_SOFT_RESET;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW1(ch), val);\r\nif (crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW1(ch));\r\nval |= CHV_PCS_REQ_SOFTRESET_EN;\r\nif (reset)\r\nval &= ~DPIO_PCS_CLK_SOFT_RESET;\r\nelse\r\nval |= DPIO_PCS_CLK_SOFT_RESET;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW1(ch), val);\r\n}\r\n}\r\nvoid chv_phy_pre_pll_enable(struct intel_encoder *encoder)\r\n{\r\nstruct intel_digital_port *dport = enc_to_dig_port(&encoder->base);\r\nstruct drm_device *dev = encoder->base.dev;\r\nstruct drm_i915_private *dev_priv = to_i915(dev);\r\nstruct intel_crtc *intel_crtc =\r\nto_intel_crtc(encoder->base.crtc);\r\nenum dpio_channel ch = vlv_dport_to_channel(dport);\r\nenum pipe pipe = intel_crtc->pipe;\r\nunsigned int lane_mask =\r\nintel_dp_unused_lane_mask(intel_crtc->config->lane_count);\r\nu32 val;\r\nif (ch == DPIO_CH0 && pipe == PIPE_B)\r\ndport->release_cl2_override =\r\n!chv_phy_powergate_ch(dev_priv, DPIO_PHY0, DPIO_CH1, true);\r\nchv_phy_powergate_lanes(encoder, true, lane_mask);\r\nmutex_lock(&dev_priv->sb_lock);\r\nchv_data_lane_soft_reset(encoder, true);\r\nif (pipe != PIPE_B) {\r\nval = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);\r\nval &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);\r\nif (ch == DPIO_CH0)\r\nval |= CHV_BUFLEFTENA1_FORCE;\r\nif (ch == DPIO_CH1)\r\nval |= CHV_BUFRIGHTENA1_FORCE;\r\nvlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);\r\n} else {\r\nval = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);\r\nval &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);\r\nif (ch == DPIO_CH0)\r\nval |= CHV_BUFLEFTENA2_FORCE;\r\nif (ch == DPIO_CH1)\r\nval |= CHV_BUFRIGHTENA2_FORCE;\r\nvlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);\r\n}\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(ch));\r\nval |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE;\r\nif (pipe != PIPE_B)\r\nval &= ~CHV_PCS_USEDCLKCHANNEL;\r\nelse\r\nval |= CHV_PCS_USEDCLKCHANNEL;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW8(ch), val);\r\nif (intel_crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW8(ch));\r\nval |= CHV_PCS_USEDCLKCHANNEL_OVRRIDE;\r\nif (pipe != PIPE_B)\r\nval &= ~CHV_PCS_USEDCLKCHANNEL;\r\nelse\r\nval |= CHV_PCS_USEDCLKCHANNEL;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW8(ch), val);\r\n}\r\nval = vlv_dpio_read(dev_priv, pipe, CHV_CMN_DW19(ch));\r\nif (pipe != PIPE_B)\r\nval &= ~CHV_CMN_USEDCLKCHANNEL;\r\nelse\r\nval |= CHV_CMN_USEDCLKCHANNEL;\r\nvlv_dpio_write(dev_priv, pipe, CHV_CMN_DW19(ch), val);\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}\r\nvoid chv_phy_pre_encoder_enable(struct intel_encoder *encoder)\r\n{\r\nstruct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);\r\nstruct intel_digital_port *dport = dp_to_dig_port(intel_dp);\r\nstruct drm_device *dev = encoder->base.dev;\r\nstruct drm_i915_private *dev_priv = to_i915(dev);\r\nstruct intel_crtc *intel_crtc =\r\nto_intel_crtc(encoder->base.crtc);\r\nenum dpio_channel ch = vlv_dport_to_channel(dport);\r\nint pipe = intel_crtc->pipe;\r\nint data, i, stagger;\r\nu32 val;\r\nmutex_lock(&dev_priv->sb_lock);\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW11(ch));\r\nval &= ~DPIO_LANEDESKEW_STRAP_OVRD;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW11(ch), val);\r\nif (intel_crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW11(ch));\r\nval &= ~DPIO_LANEDESKEW_STRAP_OVRD;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW11(ch), val);\r\n}\r\nfor (i = 0; i < intel_crtc->config->lane_count; i++) {\r\nif (intel_crtc->config->lane_count == 1)\r\ndata = 0x0;\r\nelse\r\ndata = (i == 1) ? 0x0 : 0x1;\r\nvlv_dpio_write(dev_priv, pipe, CHV_TX_DW14(ch, i),\r\ndata << DPIO_UPAR_SHIFT);\r\n}\r\nif (intel_crtc->config->port_clock > 270000)\r\nstagger = 0x18;\r\nelse if (intel_crtc->config->port_clock > 135000)\r\nstagger = 0xd;\r\nelse if (intel_crtc->config->port_clock > 67500)\r\nstagger = 0x7;\r\nelse if (intel_crtc->config->port_clock > 33750)\r\nstagger = 0x4;\r\nelse\r\nstagger = 0x2;\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW11(ch));\r\nval |= DPIO_TX2_STAGGER_MASK(0x1f);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW11(ch), val);\r\nif (intel_crtc->config->lane_count > 2) {\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS23_DW11(ch));\r\nval |= DPIO_TX2_STAGGER_MASK(0x1f);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW11(ch), val);\r\n}\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS01_DW12(ch),\r\nDPIO_LANESTAGGER_STRAP(stagger) |\r\nDPIO_LANESTAGGER_STRAP_OVRD |\r\nDPIO_TX1_STAGGER_MASK(0x1f) |\r\nDPIO_TX1_STAGGER_MULT(6) |\r\nDPIO_TX2_STAGGER_MULT(0));\r\nif (intel_crtc->config->lane_count > 2) {\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS23_DW12(ch),\r\nDPIO_LANESTAGGER_STRAP(stagger) |\r\nDPIO_LANESTAGGER_STRAP_OVRD |\r\nDPIO_TX1_STAGGER_MASK(0x1f) |\r\nDPIO_TX1_STAGGER_MULT(7) |\r\nDPIO_TX2_STAGGER_MULT(5));\r\n}\r\nchv_data_lane_soft_reset(encoder, false);\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}\r\nvoid chv_phy_release_cl2_override(struct intel_encoder *encoder)\r\n{\r\nstruct intel_digital_port *dport = enc_to_dig_port(&encoder->base);\r\nstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\r\nif (dport->release_cl2_override) {\r\nchv_phy_powergate_ch(dev_priv, DPIO_PHY0, DPIO_CH1, false);\r\ndport->release_cl2_override = false;\r\n}\r\n}\r\nvoid chv_phy_post_pll_disable(struct intel_encoder *encoder)\r\n{\r\nstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\r\nenum pipe pipe = to_intel_crtc(encoder->base.crtc)->pipe;\r\nu32 val;\r\nmutex_lock(&dev_priv->sb_lock);\r\nif (pipe != PIPE_B) {\r\nval = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW5_CH0);\r\nval &= ~(CHV_BUFLEFTENA1_MASK | CHV_BUFRIGHTENA1_MASK);\r\nvlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW5_CH0, val);\r\n} else {\r\nval = vlv_dpio_read(dev_priv, pipe, _CHV_CMN_DW1_CH1);\r\nval &= ~(CHV_BUFLEFTENA2_MASK | CHV_BUFRIGHTENA2_MASK);\r\nvlv_dpio_write(dev_priv, pipe, _CHV_CMN_DW1_CH1, val);\r\n}\r\nmutex_unlock(&dev_priv->sb_lock);\r\nchv_phy_powergate_lanes(encoder, false, 0x0);\r\n}\r\nvoid vlv_set_phy_signal_level(struct intel_encoder *encoder,\r\nu32 demph_reg_value, u32 preemph_reg_value,\r\nu32 uniqtranscale_reg_value, u32 tx3_demph)\r\n{\r\nstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\r\nstruct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);\r\nstruct intel_digital_port *dport = enc_to_dig_port(&encoder->base);\r\nenum dpio_channel port = vlv_dport_to_channel(dport);\r\nint pipe = intel_crtc->pipe;\r\nmutex_lock(&dev_priv->sb_lock);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), 0x00000000);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW4(port), demph_reg_value);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW2(port),\r\nuniqtranscale_reg_value);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW3(port), 0x0C782040);\r\nif (tx3_demph)\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX3_DW4(port), tx3_demph);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW11(port), 0x00030000);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW9(port), preemph_reg_value);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW5(port), DPIO_TX_OCALINIT_EN);\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}\r\nvoid vlv_phy_pre_pll_enable(struct intel_encoder *encoder)\r\n{\r\nstruct intel_digital_port *dport = enc_to_dig_port(&encoder->base);\r\nstruct drm_device *dev = encoder->base.dev;\r\nstruct drm_i915_private *dev_priv = to_i915(dev);\r\nstruct intel_crtc *intel_crtc =\r\nto_intel_crtc(encoder->base.crtc);\r\nenum dpio_channel port = vlv_dport_to_channel(dport);\r\nint pipe = intel_crtc->pipe;\r\nmutex_lock(&dev_priv->sb_lock);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port),\r\nDPIO_PCS_TX_LANE2_RESET |\r\nDPIO_PCS_TX_LANE1_RESET);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port),\r\nDPIO_PCS_CLK_CRI_RXEB_EIOS_EN |\r\nDPIO_PCS_CLK_CRI_RXDIGFILTSG_EN |\r\n(1<<DPIO_PCS_CLK_DATAWIDTH_SHIFT) |\r\nDPIO_PCS_CLK_SOFT_RESET);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW12(port), 0x00750f00);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW11(port), 0x00001500);\r\nvlv_dpio_write(dev_priv, pipe, VLV_TX_DW14(port), 0x40400000);\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}\r\nvoid vlv_phy_pre_encoder_enable(struct intel_encoder *encoder)\r\n{\r\nstruct intel_dp *intel_dp = enc_to_intel_dp(&encoder->base);\r\nstruct intel_digital_port *dport = dp_to_dig_port(intel_dp);\r\nstruct drm_device *dev = encoder->base.dev;\r\nstruct drm_i915_private *dev_priv = to_i915(dev);\r\nstruct intel_crtc *intel_crtc = to_intel_crtc(encoder->base.crtc);\r\nenum dpio_channel port = vlv_dport_to_channel(dport);\r\nint pipe = intel_crtc->pipe;\r\nu32 val;\r\nmutex_lock(&dev_priv->sb_lock);\r\nval = vlv_dpio_read(dev_priv, pipe, VLV_PCS01_DW8(port));\r\nval = 0;\r\nif (pipe)\r\nval |= (1<<21);\r\nelse\r\nval &= ~(1<<21);\r\nval |= 0x001000c4;\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW8(port), val);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW14(port), 0x00760018);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW23(port), 0x00400888);\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}\r\nvoid vlv_phy_reset_lanes(struct intel_encoder *encoder)\r\n{\r\nstruct intel_digital_port *dport = enc_to_dig_port(&encoder->base);\r\nstruct drm_i915_private *dev_priv = to_i915(encoder->base.dev);\r\nstruct intel_crtc *intel_crtc =\r\nto_intel_crtc(encoder->base.crtc);\r\nenum dpio_channel port = vlv_dport_to_channel(dport);\r\nint pipe = intel_crtc->pipe;\r\nmutex_lock(&dev_priv->sb_lock);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW0(port), 0x00000000);\r\nvlv_dpio_write(dev_priv, pipe, VLV_PCS_DW1(port), 0x00e00060);\r\nmutex_unlock(&dev_priv->sb_lock);\r\n}
