Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Dec  9 10:53:16 2020
| Host         : DESKTOP-UKCSK2N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Metronome_Display/Pixel_CLK/CLK_Slow_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/X_Pos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/X_Pos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/X_Pos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/X_Pos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/X_Pos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/X_Pos_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Metronome_Display/VGA_Display/Display_Timing/Y_Pos_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Segment_Display/Segment_Refresh/CLK_Slow_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 86 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.461        0.000                      0                   58        0.171        0.000                      0                   58        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.461        0.000                      0                   58        0.171        0.000                      0                   58        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 1.628ns (31.511%)  route 3.538ns (68.489%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.626     5.147    Met_Clock/Metronome_Clock_Divider/CLK
    SLICE_X4Y32          FDCE                                         r  Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.419     5.566 r  Met_Clock/Metronome_Clock_Divider/Counter_reg[9]/Q
                         net (fo=4, routed)           1.139     6.705    Met_Clock/Metronome_Clock_Divider/Counter_reg_n_0_[9]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.296     7.001 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.001    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_i_8_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.533 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.533    Met_Clock/Metronome_Clock_Divider/Counter1_carry__0_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.647 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.647    Met_Clock/Metronome_Clock_Divider/Counter1_carry__1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.761 r  Met_Clock/Metronome_Clock_Divider/Counter1_carry__2/CO[3]
                         net (fo=28, routed)          1.923     9.684    Met_Clock/Metronome_Clock_Divider/Counter1_carry__2_n_0
    SLICE_X14Y33         LUT3 (Prop_lut3_I1_O)        0.153     9.837 r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_i_1/O
                         net (fo=1, routed)           0.476    10.314    Met_Clock/Metronome_Clock_Divider/CLK_Slow_i_1_n_0
    SLICE_X14Y34         FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.444    14.785    Met_Clock/Metronome_Clock_Divider/CLK
    SLICE_X14Y34         FDPE                                         r  Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X14Y34         FDPE (Setup_fdpe_C_D)       -0.235    14.775    Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.999ns (59.313%)  route 2.057ns (40.687%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.131 r  Segment_Display/Segment_Refresh/Counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.131    Segment_Display/Segment_Refresh/Counter_reg[16]_i_1_n_6
    SLICE_X56Y26         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y26         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[17]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.109    15.113    Segment_Display/Segment_Refresh/Counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 2.915ns (58.626%)  route 2.057ns (41.374%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.047 r  Segment_Display/Segment_Refresh/Counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.047    Segment_Display/Segment_Refresh/Counter_reg[16]_i_1_n_5
    SLICE_X56Y26         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y26         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[18]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.109    15.113    Segment_Display/Segment_Refresh/Counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 2.895ns (58.459%)  route 2.057ns (41.541%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.808 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.808    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.027 r  Segment_Display/Segment_Refresh/Counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.027    Segment_Display/Segment_Refresh/Counter_reg[16]_i_1_n_7
    SLICE_X56Y26         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.438    14.779    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y26         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[16]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.109    15.113    Segment_Display/Segment_Refresh/Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 2.882ns (58.349%)  route 2.057ns (41.651%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.014 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.014    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_6
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[13]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)        0.109    15.111    Segment_Display/Segment_Refresh/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 2.874ns (58.282%)  route 2.057ns (41.718%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.006 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.006    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_4
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[15]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)        0.109    15.111    Segment_Display/Segment_Refresh/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.798ns (57.629%)  route 2.057ns (42.371%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.930    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_5
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[14]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)        0.109    15.111    Segment_Display/Segment_Refresh/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 2.778ns (57.453%)  route 2.057ns (42.547%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.691    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.910 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.910    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_7
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[12]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDCE (Setup_fdce_C_D)        0.109    15.111    Segment_Display/Segment_Refresh/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 2.765ns (57.446%)  route 2.048ns (42.554%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.888 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.888    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_6
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[9]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.109    15.124    Segment_Display/Segment_Refresh/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 2.757ns (57.375%)  route 2.048ns (42.625%))
  Logic Levels:           8  (CARRY4=6 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.554     5.075    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.817     6.410    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X57Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.534 r  Segment_Display/Segment_Refresh/Counter1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.534    Segment_Display/Segment_Refresh/Counter1_carry_i_4__0_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.084 r  Segment_Display/Segment_Refresh/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.084    Segment_Display/Segment_Refresh/Counter1_carry_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  Segment_Display/Segment_Refresh/Counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.207    Segment_Display/Segment_Refresh/Counter1_carry__0_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.364 f  Segment_Display/Segment_Refresh/Counter1_carry__1/CO[1]
                         net (fo=21, routed)          1.222     8.586    Segment_Display/Segment_Refresh/Counter1_carry__1_n_2
    SLICE_X56Y22         LUT2 (Prop_lut2_I1_O)        0.329     8.915 r  Segment_Display/Segment_Refresh/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.915    Segment_Display/Segment_Refresh/Counter[0]_i_5_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.448 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.448    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.565 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.880 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.880    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_4
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[11]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y24         FDCE (Setup_fdce_C_D)        0.109    15.124    Segment_Display/Segment_Refresh/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 Metronome_Display/Pixel_CLK/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Metronome_Display/Pixel_CLK/CLK_Slow_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    Metronome_Display/Pixel_CLK/CLK
    SLICE_X10Y40         FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  Metronome_Display/Pixel_CLK/Counter_reg[0]/Q
                         net (fo=2, routed)           0.067     1.679    Metronome_Display/Pixel_CLK/Counter_reg_n_0_[0]
    SLICE_X10Y40         FDPE                                         r  Metronome_Display/Pixel_CLK/CLK_Slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     1.962    Metronome_Display/Pixel_CLK/CLK
    SLICE_X10Y40         FDPE                                         r  Metronome_Display/Pixel_CLK/CLK_Slow_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y40         FDPE (Hold_fdpe_C_D)         0.060     1.508    Metronome_Display/Pixel_CLK/CLK_Slow_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Metronome_Display/Pixel_CLK/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Metronome_Display/Pixel_CLK/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    Metronome_Display/Pixel_CLK/CLK
    SLICE_X10Y40         FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  Metronome_Display/Pixel_CLK/Counter_reg[0]/Q
                         net (fo=2, routed)           0.174     1.786    Metronome_Display/Pixel_CLK/Counter_reg_n_0_[0]
    SLICE_X10Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  Metronome_Display/Pixel_CLK/Counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    Metronome_Display/Pixel_CLK/Counter[0]_i_1__0_n_0
    SLICE_X10Y40         FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     1.962    Metronome_Display/Pixel_CLK/CLK
    SLICE_X10Y40         FDCE                                         r  Metronome_Display/Pixel_CLK/Counter_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y40         FDCE (Hold_fdce_C_D)         0.120     1.568    Metronome_Display/Pixel_CLK/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/CLK_Slow_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/CLK_Slow_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    Segment_Display/Segment_Refresh/CLK
    SLICE_X61Y25         FDPE                                         r  Segment_Display/Segment_Refresh/CLK_Slow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 r  Segment_Display/Segment_Refresh/CLK_Slow_reg/Q
                         net (fo=9, routed)           0.168     1.773    Segment_Display/Segment_Refresh/CLK_Slow_reg_0
    SLICE_X61Y25         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  Segment_Display/Segment_Refresh/CLK_Slow_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    Segment_Display/Segment_Refresh/CLK_Slow_i_1__0_n_0
    SLICE_X61Y25         FDPE                                         r  Segment_Display/Segment_Refresh/CLK_Slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    Segment_Display/Segment_Refresh/CLK
    SLICE_X61Y25         FDPE                                         r  Segment_Display/Segment_Refresh/CLK_Slow_reg/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDPE (Hold_fdpe_C_D)         0.091     1.555    Segment_Display/Segment_Refresh/CLK_Slow_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  Segment_Display/Segment_Refresh/Counter_reg[3]/Q
                         net (fo=3, routed)           0.149     1.754    Segment_Display/Segment_Refresh/Counter_reg[3]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.799 r  Segment_Display/Segment_Refresh/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.799    Segment_Display/Segment_Refresh/Counter[0]_i_3_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.863 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_4
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.951    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[3]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.134     1.575    Segment_Display/Segment_Refresh/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.989%)  route 0.160ns (37.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  Segment_Display/Segment_Refresh/Counter_reg[11]/Q
                         net (fo=4, routed)           0.160     1.763    Segment_Display/Segment_Refresh/Counter_reg[11]
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.808 r  Segment_Display/Segment_Refresh/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.808    Segment_Display/Segment_Refresh/Counter[8]_i_2_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.872 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_4
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[11]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.134     1.572    Segment_Display/Segment_Refresh/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.989%)  route 0.160ns (37.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y23         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  Segment_Display/Segment_Refresh/Counter_reg[7]/Q
                         net (fo=4, routed)           0.160     1.764    Segment_Display/Segment_Refresh/Counter_reg[7]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.809 r  Segment_Display/Segment_Refresh/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.809    Segment_Display/Segment_Refresh/Counter[4]_i_2_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.873 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_4
    SLICE_X56Y23         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.949    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y23         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[7]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.134     1.573    Segment_Display/Segment_Refresh/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  Segment_Display/Segment_Refresh/Counter_reg[0]/Q
                         net (fo=4, routed)           0.175     1.780    Segment_Display/Segment_Refresh/Counter_reg[0]
    SLICE_X56Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  Segment_Display/Segment_Refresh/Counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.825    Segment_Display/Segment_Refresh/Counter[0]_i_6_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.895 r  Segment_Display/Segment_Refresh/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    Segment_Display/Segment_Refresh/Counter_reg[0]_i_1_n_7
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.824     1.951    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y22         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[0]/C
                         clock pessimism             -0.510     1.441    
    SLICE_X56Y22         FDCE (Hold_fdce_C_D)         0.134     1.575    Segment_Display/Segment_Refresh/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  Segment_Display/Segment_Refresh/Counter_reg[12]/Q
                         net (fo=4, routed)           0.175     1.777    Segment_Display/Segment_Refresh/Counter_reg[12]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  Segment_Display/Segment_Refresh/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.822    Segment_Display/Segment_Refresh/Counter[12]_i_5_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  Segment_Display/Segment_Refresh/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    Segment_Display/Segment_Refresh/Counter_reg[12]_i_1_n_7
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y25         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[12]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.134     1.572    Segment_Display/Segment_Refresh/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.956%)  route 0.186ns (40.044%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.556     1.439    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y23         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  Segment_Display/Segment_Refresh/Counter_reg[4]/Q
                         net (fo=3, routed)           0.186     1.789    Segment_Display/Segment_Refresh/Counter_reg[4]
    SLICE_X56Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  Segment_Display/Segment_Refresh/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.834    Segment_Display/Segment_Refresh/Counter[4]_i_5_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  Segment_Display/Segment_Refresh/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    Segment_Display/Segment_Refresh/Counter_reg[4]_i_1_n_7
    SLICE_X56Y23         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.822     1.949    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y23         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[4]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.134     1.573    Segment_Display/Segment_Refresh/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 Segment_Display/Segment_Refresh/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Segment_Display/Segment_Refresh/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.279ns (59.948%)  route 0.186ns (40.052%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.555     1.438    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  Segment_Display/Segment_Refresh/Counter_reg[8]/Q
                         net (fo=3, routed)           0.186     1.789    Segment_Display/Segment_Refresh/Counter_reg[8]
    SLICE_X56Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.834 r  Segment_Display/Segment_Refresh/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.834    Segment_Display/Segment_Refresh/Counter[8]_i_5_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  Segment_Display/Segment_Refresh/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    Segment_Display/Segment_Refresh/Counter_reg[8]_i_1_n_7
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.821     1.948    Segment_Display/Segment_Refresh/CLK
    SLICE_X56Y24         FDCE                                         r  Segment_Display/Segment_Refresh/Counter_reg[8]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.134     1.572    Segment_Display/Segment_Refresh/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y34   Met_Clock/Beat_Out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y30   Met_Clock/Beat_Out_reg[0]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X15Y34   Met_Clock/Beat_Out_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   Segment_Display/Segment_Refresh/CLK_Slow_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y30   Met_Clock/Beat_Out_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   Met_Clock/Beat_Out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   Met_Clock/Beat_Out_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y34   Met_Clock/Beat_Out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y30   Met_Clock/Beat_Out_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y34   Met_Clock/Beat_Out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y34   Met_Clock/Beat_Out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y34   Met_Clock/Beat_Out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y34   Met_Clock/Beat_Out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y34   Met_Clock/Beat_Out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Segment_Display/Segment_Refresh/Counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y34   Met_Clock/Metronome_Clock_Divider/CLK_Slow_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Segment_Display/Segment_Refresh/Counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Segment_Display/Segment_Refresh/Counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y26   Segment_Display/Segment_Refresh/Counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   Met_Clock/Beat_Out_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Segment_Display/Segment_Refresh/CLK_Slow_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Segment_Display/Segment_Refresh/CLK_Slow_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y30   Met_Clock/Beat_Out_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y30   Met_Clock/Beat_Out_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Segment_Display/Segment_Refresh/Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Segment_Display/Segment_Refresh/Counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Segment_Display/Segment_Refresh/Counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   Segment_Display/Segment_Refresh/Counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    Met_Clock/Metronome_Clock_Divider/Counter_reg[25]/C



