#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000029125fd4930 .scope module, "differentiator_tb" "differentiator_tb" 2 3;
 .timescale -9 -12;
v0000029126078290_0 .var "clk", 0 0;
v00000291260785b0_0 .var "in", 3 0;
v0000029126078330_0 .net "out", 15 0, v0000029126076500_0;  1 drivers
v00000291260794b0_0 .var "ready", 0 0;
v0000029126078650_0 .var "reset", 0 0;
v0000029126077ed0_0 .var "s1", 0 0;
v0000029126077f70_0 .var "s2", 0 0;
v0000029126079190_0 .var "s3", 0 0;
v00000291260790f0_0 .var "s4", 0 0;
v00000291260786f0_0 .net "valid", 0 0, v000002912601e730_0;  1 drivers
E_0000029126023410 .event anyedge, v000002912601e730_0;
S_0000029125fd4ac0 .scope module, "dut" "differentiator" 2 11, 3 1 0, S_0000029125fd4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "s1";
    .port_info 4 /INPUT 1 "s2";
    .port_info 5 /INPUT 1 "s3";
    .port_info 6 /INPUT 1 "s4";
    .port_info 7 /INPUT 4 "in";
    .port_info 8 /OUTPUT 16 "out";
    .port_info 9 /OUTPUT 1 "valid";
v0000029126079230_0 .net "clk", 0 0, v0000029126078290_0;  1 drivers
v0000029126077cf0_0 .net "compute_done", 0 0, v00000291260761e0_0;  1 drivers
v00000291260792d0_0 .net "continue_while", 0 0, v0000029126075f60_0;  1 drivers
v0000029126078f10_0 .net "in", 3 0, v00000291260785b0_0;  1 drivers
v0000029126077e30_0 .net "load_a", 0 0, v000002912601dab0_0;  1 drivers
v0000029126079370_0 .net "load_dx", 0 0, v000002912601dbf0_0;  1 drivers
v00000291260777f0_0 .net "load_u", 0 0, v000002912601e5f0_0;  1 drivers
v0000029126078e70_0 .net "load_x", 0 0, v000002912601e370_0;  1 drivers
v0000029126077c50_0 .net "out", 15 0, v0000029126076500_0;  alias, 1 drivers
v0000029126078830_0 .net "ready", 0 0, v00000291260794b0_0;  1 drivers
v0000029126079410_0 .net "reset", 0 0, v0000029126078650_0;  1 drivers
v0000029126078c90_0 .net "s1", 0 0, v0000029126077ed0_0;  1 drivers
v00000291260788d0_0 .net "s2", 0 0, v0000029126077f70_0;  1 drivers
v0000029126078d30_0 .net "s3", 0 0, v0000029126079190_0;  1 drivers
v0000029126078790_0 .net "s4", 0 0, v00000291260790f0_0;  1 drivers
v0000029126077750_0 .net "state", 2 0, v000002912601e190_0;  1 drivers
v00000291260783d0_0 .net "valid", 0 0, v000002912601e730_0;  alias, 1 drivers
S_000002912601cba0 .scope module, "ctrl" "controller" 3 13, 4 1 0, S_0000029125fd4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready";
    .port_info 3 /INPUT 1 "s1";
    .port_info 4 /INPUT 1 "s2";
    .port_info 5 /INPUT 1 "s3";
    .port_info 6 /INPUT 1 "s4";
    .port_info 7 /INPUT 1 "compute_done";
    .port_info 8 /INPUT 1 "continue_while";
    .port_info 9 /OUTPUT 1 "load_x";
    .port_info 10 /OUTPUT 1 "load_dx";
    .port_info 11 /OUTPUT 1 "load_u";
    .port_info 12 /OUTPUT 1 "load_a";
    .port_info 13 /OUTPUT 1 "valid";
    .port_info 14 /OUTPUT 3 "state";
P_000002912601cd30 .param/l "S_COMPUTE_1" 1 4 14, C4<010>;
P_000002912601cd68 .param/l "S_COMPUTE_2" 1 4 15, C4<011>;
P_000002912601cda0 .param/l "S_COMPUTE_3" 1 4 16, C4<100>;
P_000002912601cdd8 .param/l "S_COMPUTE_4" 1 4 17, C4<101>;
P_000002912601ce10 .param/l "S_DONE" 1 4 18, C4<110>;
P_000002912601ce48 .param/l "S_IDLE" 1 4 12, C4<000>;
P_000002912601ce80 .param/l "S_READ" 1 4 13, C4<001>;
v000002912601e550_0 .net "clk", 0 0, v0000029126078290_0;  alias, 1 drivers
v000002912601d8d0_0 .net "compute_done", 0 0, v00000291260761e0_0;  alias, 1 drivers
v000002912601da10_0 .net "continue_while", 0 0, v0000029126075f60_0;  alias, 1 drivers
v000002912601e2d0_0 .var "current_state", 2 0;
v000002912601dab0_0 .var "load_a", 0 0;
v000002912601dbf0_0 .var "load_dx", 0 0;
v000002912601e5f0_0 .var "load_u", 0 0;
v000002912601e370_0 .var "load_x", 0 0;
v000002912601e410_0 .var "next_state", 2 0;
v000002912601e4b0_0 .net "ready", 0 0, v00000291260794b0_0;  alias, 1 drivers
v000002912601db50_0 .net "reset", 0 0, v0000029126078650_0;  alias, 1 drivers
v000002912601e050_0 .net "s1", 0 0, v0000029126077ed0_0;  alias, 1 drivers
v000002912601e690_0 .net "s2", 0 0, v0000029126077f70_0;  alias, 1 drivers
v000002912601e0f0_0 .net "s3", 0 0, v0000029126079190_0;  alias, 1 drivers
v000002912601d970_0 .net "s4", 0 0, v00000291260790f0_0;  alias, 1 drivers
v000002912601e190_0 .var "state", 2 0;
v000002912601e730_0 .var "valid", 0 0;
E_0000029126022e50 .event posedge, v000002912601db50_0, v000002912601e550_0;
E_0000029126023290 .event anyedge, v000002912601e2d0_0, v000002912601e4b0_0, v000002912601d8d0_0, v000002912601da10_0;
E_0000029126022a50 .event posedge, v000002912601e550_0;
S_0000029126007d30 .scope module, "dp" "datapath" 3 32, 5 1 0, S_0000029125fd4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /INPUT 1 "load_x";
    .port_info 3 /INPUT 1 "load_dx";
    .port_info 4 /INPUT 1 "load_u";
    .port_info 5 /INPUT 1 "load_a";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /INPUT 3 "state";
    .port_info 8 /OUTPUT 16 "out";
    .port_info 9 /OUTPUT 1 "compute_done";
    .port_info 10 /OUTPUT 1 "continue_while";
P_0000029126007ec0 .param/l "S_COMPUTE_1" 1 5 13, C4<010>;
P_0000029126007ef8 .param/l "S_COMPUTE_2" 1 5 14, C4<011>;
P_0000029126007f30 .param/l "S_COMPUTE_3" 1 5 15, C4<100>;
P_0000029126007f68 .param/l "S_COMPUTE_4" 1 5 16, C4<101>;
P_0000029126007fa0 .param/l "S_DONE" 1 5 17, C4<110>;
P_0000029126007fd8 .param/l "S_IDLE" 1 5 11, C4<000>;
P_0000029126008010 .param/l "S_READ" 1 5 12, C4<001>;
v0000029126076960_0 .var/s "a", 3 0;
v0000029126076640_0 .var "add_sub_ctrl", 0 0;
v0000029126075d80_0 .net "clk", 0 0, v0000029126078290_0;  alias, 1 drivers
v00000291260761e0_0 .var "compute_done", 0 0;
v0000029126076c80_0 .var "compute_done_next", 0 0;
v0000029126075f60_0 .var "continue_while", 0 0;
v0000029126077360_0 .var/s "dx", 3 0;
v0000029126077400_0 .net "in", 3 0, v00000291260785b0_0;  alias, 1 drivers
v0000029126076fa0_0 .net "load_a", 0 0, v000002912601dab0_0;  alias, 1 drivers
v0000029126076320_0 .net "load_dx", 0 0, v000002912601dbf0_0;  alias, 1 drivers
v0000029126076460_0 .net "load_u", 0 0, v000002912601e5f0_0;  alias, 1 drivers
v00000291260774a0_0 .net "load_x", 0 0, v000002912601e370_0;  alias, 1 drivers
v0000029126076500_0 .var/s "out", 15 0;
v0000029126075740_0 .net "reset", 0 0, v0000029126078650_0;  alias, 1 drivers
v00000291260757e0_0 .net "state", 2 0, v000002912601e190_0;  alias, 1 drivers
v00000291260763c0_0 .var "t1", 15 0;
v00000291260766e0_0 .var "t2", 15 0;
v0000029126077040_0 .var "t3", 15 0;
v00000291260759c0_0 .var "t4", 15 0;
v00000291260756a0_0 .var "t5", 15 0;
v0000029126076d20_0 .var "t6", 15 0;
v0000029126075c40_0 .var "t7", 15 0;
v00000291260765a0_0 .var "t8", 15 0;
v0000029126075e20_0 .var "t9", 15 0;
v0000029126076820_0 .var/s "u", 15 0;
v0000029126075ce0_0 .var/s "v1", 15 0;
v0000029126076e60_0 .var/s "v2", 15 0;
v0000029126076a00_0 .var/s "v3", 15 0;
v0000029126075ec0_0 .var/s "v4", 15 0;
v0000029126076aa0_0 .var/s "v5", 15 0;
v0000029126076b40_0 .var/s "v6", 15 0;
v0000029126076be0_0 .net/s "w1", 15 0, L_0000029126078970;  1 drivers
v0000029126076dc0_0 .net/s "w2", 15 0, L_0000029126078a10;  1 drivers
v00000291260770e0_0 .net/s "w3", 15 0, L_0000029126078510;  1 drivers
v0000029126078bf0_0 .var/s "x", 4 0;
v0000029126078fb0_0 .var/s "y", 15 0;
L_0000029126078970 .part L_0000029126078ab0, 0, 16;
L_0000029126078a10 .part L_0000029126077890, 0, 16;
L_0000029126078510 .part L_00000291260779d0, 0, 16;
S_0000029126000490 .scope module, "a1" "adder_subtractor" 5 45, 6 12 0, S_0000029126007d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "mode";
    .port_info 3 /OUTPUT 17 "out";
    .port_info 4 /OUTPUT 1 "done";
P_0000029126023810 .param/l "WIDTH" 0 6 13, +C4<00000000000000000000000000010000>;
v000002912601dc90_0 .net/s *"_ivl_0", 16 0, L_0000029126078010;  1 drivers
v000002912601dd30_0 .net/s *"_ivl_10", 16 0, L_0000029126077930;  1 drivers
v000002912601de70_0 .net/s *"_ivl_2", 16 0, L_0000029126077d90;  1 drivers
v000002912601e7d0_0 .net/s *"_ivl_4", 16 0, L_00000291260780b0;  1 drivers
v000002912601ddd0_0 .net/s *"_ivl_6", 16 0, L_0000029126078b50;  1 drivers
v000002912601df10_0 .net/s *"_ivl_8", 16 0, L_0000029126078470;  1 drivers
v000002912601dfb0_0 .var "done", 0 0;
v0000029126075a60_0 .net/s "in1", 15 0, v0000029126076aa0_0;  1 drivers
v0000029126075b00_0 .net/s "in2", 15 0, v0000029126076b40_0;  1 drivers
v00000291260760a0_0 .net "mode", 0 0, v0000029126076640_0;  1 drivers
v0000029126076780_0 .net/s "out", 16 0, L_00000291260779d0;  1 drivers
E_0000029126023890 .event "_ivl_14";
L_0000029126078010 .extend/s 17, v0000029126076aa0_0;
L_0000029126077d90 .extend/s 17, v0000029126076b40_0;
L_00000291260780b0 .arith/sub 17, L_0000029126078010, L_0000029126077d90;
L_0000029126078b50 .extend/s 17, v0000029126076aa0_0;
L_0000029126078470 .extend/s 17, v0000029126076b40_0;
L_0000029126077930 .arith/sum 17, L_0000029126078b50, L_0000029126078470;
L_00000291260779d0 .functor MUXZ 17, L_0000029126077930, L_00000291260780b0, v0000029126076640_0, C4<>;
S_0000029126000620 .scope module, "m1" "multiplier" 5 43, 6 1 0, S_0000029126007d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /OUTPUT 1 "done";
P_0000029126022e90 .param/l "IN_WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000029126077220_0 .net/s *"_ivl_0", 31 0, L_00000291260781f0;  1 drivers
v0000029126076140_0 .net/s *"_ivl_2", 31 0, L_0000029126077610;  1 drivers
v0000029126076f00_0 .var "done", 0 0;
v0000029126076000_0 .net/s "in1", 15 0, v0000029126075ce0_0;  1 drivers
v0000029126076280_0 .net/s "in2", 15 0, v0000029126076e60_0;  1 drivers
v0000029126077180_0 .net/s "out", 31 0, L_0000029126078ab0;  1 drivers
L_00000291260781f0 .extend/s 32, v0000029126075ce0_0;
L_0000029126077610 .extend/s 32, v0000029126076e60_0;
L_0000029126078ab0 .arith/mult 32, L_00000291260781f0, L_0000029126077610;
S_0000029125ffdc00 .scope module, "m2" "multiplier" 5 44, 6 1 0, S_0000029126007d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /OUTPUT 32 "out";
    .port_info 3 /OUTPUT 1 "done";
P_0000029126023710 .param/l "IN_WIDTH" 0 6 2, +C4<00000000000000000000000000010000>;
v0000029126075600_0 .net/s *"_ivl_0", 31 0, L_0000029126079050;  1 drivers
v00000291260772c0_0 .net/s *"_ivl_2", 31 0, L_00000291260776b0;  1 drivers
v0000029126075880_0 .var "done", 0 0;
v00000291260768c0_0 .net/s "in1", 15 0, v0000029126076a00_0;  1 drivers
v0000029126075920_0 .net/s "in2", 15 0, v0000029126075ec0_0;  1 drivers
v0000029126075ba0_0 .net/s "out", 31 0, L_0000029126077890;  1 drivers
L_0000029126079050 .extend/s 32, v0000029126076a00_0;
L_00000291260776b0 .extend/s 32, v0000029126075ec0_0;
L_0000029126077890 .arith/mult 32, L_0000029126079050, L_00000291260776b0;
    .scope S_000002912601cba0;
T_0 ;
    %wait E_0000029126022e50;
    %load/vec4 v000002912601db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 4 22 "$display", "Time: %0t | STATE: IDLE (Reset Activated)", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e730_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002912601e2d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002912601e410_0;
    %assign/vec4 v000002912601e2d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002912601cba0;
T_1 ;
    %wait E_0000029126022a50;
    %load/vec4 v000002912601e2d0_0;
    %assign/vec4 v000002912601e190_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002912601cba0;
T_2 ;
    %wait E_0000029126023290;
    %load/vec4 v000002912601e2d0_0;
    %store/vec4 v000002912601e410_0, 0, 3;
    %load/vec4 v000002912601e2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v000002912601e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
T_2.8 ;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v000002912601d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
T_2.10 ;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000002912601d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
T_2.12 ;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000002912601d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
T_2.14 ;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000002912601da10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000002912601d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
T_2.18 ;
T_2.17 ;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
    %vpi_call 4 92 "$display", "Time: %0t | STATE: DONE (Computation finished)", $time {0 0 0};
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002912601cba0;
T_3 ;
    %wait E_0000029126022e50;
    %load/vec4 v000002912601da10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 4 98 "$display", "TIME: %0t recieved signal to quit while loop", $time {0 0 0};
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002912601e410_0, 0, 3;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002912601cba0;
T_4 ;
    %wait E_0000029126022e50;
    %load/vec4 v000002912601e2d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000002912601e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002912601e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dab0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002912601e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002912601dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dab0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002912601e0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002912601dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e5f0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002912601d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002912601e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dab0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002912601e5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601dab0_0, 0;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.0 ;
    %load/vec4 v000002912601e2d0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002912601e730_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002912601e730_0, 0;
T_4.11 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029126000490;
T_5 ;
    %wait E_0000029126023890;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029126007d30;
T_6 ;
    %wait E_0000029126022e50;
    %load/vec4 v0000029126075740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000029126078bf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029126077360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126076820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029126076960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126078fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000291260763c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000291260766e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126077040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000291260759c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000291260756a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126076d20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126075c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000291260765a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126075e20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000029126076500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291260761e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126075f60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000291260774a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v00000291260757e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000029126077400_0;
    %pad/s 5;
    %assign/vec4 v0000029126078bf0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000029126076320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v00000291260757e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0000029126077400_0;
    %assign/vec4 v0000029126077360_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0000029126076fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %load/vec4 v00000291260757e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0000029126077400_0;
    %assign/vec4 v0000029126076960_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0000029126076460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v00000291260757e0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0000029126077400_0;
    %pad/s 16;
    %assign/vec4 v0000029126076820_0, 0;
T_6.11 ;
T_6.9 ;
T_6.6 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029126007d30;
T_7 ;
    %wait E_0000029126022a50;
    %vpi_call 5 78 "$display", "Time: %0t | STATE: %b | x = %d | u= %d | y = %d | dx = %d ", $time, v00000291260757e0_0, v0000029126078bf0_0, v0000029126076820_0, v0000029126078fb0_0, v0000029126077360_0 {0 0 0};
    %load/vec4 v0000029126076c80_0;
    %assign/vec4 v00000291260761e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %load/vec4 v0000029126078fb0_0;
    %assign/vec4 v0000029126076500_0, 0;
    %load/vec4 v00000291260757e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000029126077360_0;
    %pad/s 16;
    %assign/vec4 v0000029126075ce0_0, 0;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0000029126076e60_0, 0;
    %load/vec4 v0000029126076820_0;
    %assign/vec4 v0000029126076a00_0, 0;
    %load/vec4 v0000029126078bf0_0;
    %pad/s 16;
    %assign/vec4 v0000029126075ec0_0, 0;
    %load/vec4 v0000029126078bf0_0;
    %pad/s 16;
    %assign/vec4 v0000029126076aa0_0, 0;
    %load/vec4 v0000029126077360_0;
    %pad/s 16;
    %assign/vec4 v0000029126076b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029126076640_0, 0;
    %load/vec4 v0000029126076be0_0;
    %assign/vec4 v00000291260763c0_0, 0;
    %load/vec4 v0000029126076dc0_0;
    %assign/vec4 v00000291260766e0_0, 0;
    %load/vec4 v00000291260770e0_0;
    %assign/vec4 v0000029126077040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000029126076820_0;
    %assign/vec4 v0000029126075ce0_0, 0;
    %load/vec4 v0000029126077360_0;
    %pad/s 16;
    %assign/vec4 v0000029126076e60_0, 0;
    %load/vec4 v00000291260766e0_0;
    %assign/vec4 v0000029126076aa0_0, 0;
    %load/vec4 v0000029126078fb0_0;
    %assign/vec4 v0000029126076b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076640_0, 0;
    %load/vec4 v0000029126076be0_0;
    %assign/vec4 v00000291260759c0_0, 0;
    %load/vec4 v00000291260770e0_0;
    %assign/vec4 v00000291260756a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v00000291260763c0_0;
    %assign/vec4 v0000029126075ce0_0, 0;
    %load/vec4 v00000291260756a0_0;
    %assign/vec4 v0000029126076e60_0, 0;
    %load/vec4 v0000029126078fb0_0;
    %assign/vec4 v0000029126076aa0_0, 0;
    %load/vec4 v00000291260759c0_0;
    %assign/vec4 v0000029126076b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029126076640_0, 0;
    %load/vec4 v0000029126076be0_0;
    %assign/vec4 v0000029126076d20_0, 0;
    %load/vec4 v00000291260770e0_0;
    %assign/vec4 v0000029126075c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000029126076820_0;
    %assign/vec4 v0000029126076aa0_0, 0;
    %load/vec4 v0000029126076d20_0;
    %assign/vec4 v0000029126076b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076640_0, 0;
    %load/vec4 v0000029126077040_0;
    %pad/u 5;
    %assign/vec4 v0000029126078bf0_0, 0;
    %load/vec4 v0000029126075c40_0;
    %assign/vec4 v0000029126078fb0_0, 0;
    %load/vec4 v00000291260770e0_0;
    %assign/vec4 v0000029126076820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %load/vec4 v0000029126078bf0_0;
    %load/vec4 v0000029126076960_0;
    %pad/s 5;
    %cmp/s;
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126075f60_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029126075f60_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029126076c80_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %vpi_call 5 154 "$display", "Time: %0t | STATE: %b | x = %d | u = %d | y = %d | dx = %d | a = %d", $time, v00000291260757e0_0, v0000029126078bf0_0, v0000029126076820_0, v0000029126078fb0_0, v0000029126077360_0, v0000029126076960_0 {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0000029125fd4930;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000029126078290_0;
    %inv;
    %store/vec4 v0000029126078290_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000029125fd4930;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126078290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029126078650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291260794b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126077ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126077f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126079190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291260790f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000291260785b0_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126078650_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029126078650_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126078650_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000291260785b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029126077ed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126077ed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029126077f70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000291260785b0_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126077f70_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029126079190_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000291260785b0_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029126079190_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291260790f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000291260785b0_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291260790f0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291260794b0_0, 0, 1;
    %vpi_call 2 60 "$display", "Computation started" {0 0 0};
T_9.0 ;
    %load/vec4 v00000291260786f0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0000029126023410;
    %jmp T_9.0;
T_9.1 ;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "Computation finished. Output: %d", v0000029126078330_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\dtb.v";
    ".\differentiator.v";
    ".\controller.v";
    ".\datapath.v";
    ".\modular_units.v";
