m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11e vcom 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dE:/repositories/RTL_FPGA/VERILOG/aula15_mux/sim_half_adder
T_opt
!s110 1746410922
VOz2A<LB^BXKTeQ5f;[gGk1
04 13 9 work half_adder_tb testbench 1
=1-4cedfbc5dde6-68181da9-234-1b0c
R0
!s12f OEM25U4 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
tCvgOpt 0
n@_opt
OL;O;2024.2;79
Efunc_2bits_tb
Z2 w1746314546
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z5 8E:/repositories/RTL_FPGA/VERILOG/aula15_mux/func_2bits_tb.vhd
Z6 FE:/repositories/RTL_FPGA/VERILOG/aula15_mux/func_2bits_tb.vhd
l0
L4 1
VlamUi3N[_2?5l5KkU4^Pl1
!s100 l@Zak7c3RU[GT22agn5oj3
Z7 OL;C;2024.2;79
32
Z8 !s110 1746410919
!i10b 1
Z9 !s108 1746410919.000000
Z10 !s90 -reportprogress|300|-work|work|E:/repositories/RTL_FPGA/VERILOG/aula15_mux/func_2bits_tb.vhd|
Z11 !s107 E:/repositories/RTL_FPGA/VERILOG/aula15_mux/func_2bits_tb.vhd|
!i113 0
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Atestbench
R3
R4
DEx4 work 13 func_2bits_tb 0 22 lamUi3N[_2?5l5KkU4^Pl1
!i122 0
l22
L7 50
VLk5QiXVofl4CT>d35;dRk3
!s100 V>N?ne];SViAnAoV5nWFY2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 0
R12
R13
Ehalf_adder
Z14 w1746410338
Z15 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R3
R4
!i122 3
R1
Z16 8E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_topmodle.vhd
Z17 FE:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_topmodle.vhd
l0
L5 1
V8W0j_F1WLOeT<U0MVf^=c1
!s100 CZ6SWfL9hHPXS1Nc3L97>0
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_topmodle.vhd|
Z19 !s107 E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_topmodle.vhd|
!i113 0
R12
R13
Abehavioral
R15
R3
R4
DEx4 work 10 half_adder 0 22 8W0j_F1WLOeT<U0MVf^=c1
!i122 3
l31
L13 40
VKPEoL^hZ^6g;6kHb:igk51
!s100 [07lcPGFMX=LWGob]<Hg93
R7
32
R8
!i10b 1
R9
R18
R19
!i113 0
R12
R13
Ehalf_adder_tb
Z20 w1746410859
R15
R3
R4
!i122 4
R1
Z21 8E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_tb.vhd
Z22 FE:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_tb.vhd
l0
L5 1
Vb4=H?nnR46X:HAD7iC]CX3
!s100 H;?dGc4TC>TcZUkLP2HeD3
R7
32
Z23 !s110 1746410920
!i10b 1
Z24 !s108 1746410920.000000
Z25 !s90 -reportprogress|300|-work|work|E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_tb.vhd|
Z26 !s107 E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_tb.vhd|
!i113 0
R12
R13
Atestbench
R15
R3
R4
DEx4 work 13 half_adder_tb 0 22 b4=H?nnR46X:HAD7iC]CX3
!i122 4
l22
L8 48
VX9zMJPlc6me^zY6LlE8VW3
!s100 z`F3?==H24if3o@8a6`]E3
R7
32
R23
!i10b 1
R24
R25
R26
!i113 0
R12
R13
Ehalf_adderb
R2
R15
R3
R4
!i122 2
R1
Z27 8E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_behavioral.vhd
Z28 FE:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_behavioral.vhd
l0
L5 1
VQYTUm>7MS`n]`DG17H64W2
!s100 08agX37ig^N4@ZLOS]Nm^2
R7
32
R8
!i10b 1
R9
Z29 !s90 -reportprogress|300|-work|work|E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_behavioral.vhd|
Z30 !s107 E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_behavioral.vhd|
!i113 0
R12
R13
Abehavioral
R15
R3
R4
DEx4 work 11 half_adderb 0 22 QYTUm>7MS`n]`DG17H64W2
!i122 2
l19
L13 18
VcO>0<j^jz_2Fo88hWkUeM2
!s100 WifA=MFI?mllRX`maT5;P3
R7
32
R8
!i10b 1
R9
R29
R30
!i113 0
R12
R13
Ehalf_adderf
R2
R3
R4
!i122 1
R1
Z31 8E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_flux.vhd
Z32 FE:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_flux.vhd
l0
L4 1
VhFQIf9U4cTD]IYjRDKKYV0
!s100 BC<M:D`mPga;0Ngl?R5WP1
R7
32
R8
!i10b 1
R9
Z33 !s90 -reportprogress|300|-work|work|E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_flux.vhd|
Z34 !s107 E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_flux.vhd|
!i113 0
R12
R13
Abehavioral
R3
R4
DEx4 work 11 half_adderf 0 22 hFQIf9U4cTD]IYjRDKKYV0
!i122 1
l15
L12 9
ViN<=P=UgZCoGH:aNCI0@S3
!s100 o:R?I0Y>fjSNE8nGk7f`F0
R7
32
R8
!i10b 1
R9
R33
R34
!i113 0
R12
R13
