%!PS-Adobe-3.0 EPSF-3.0
%%Creator: Model Technology ModelSim ALTERA STARTER EDITION vsim 10.4d Simulator 2015.12 Dec 30 2015
%%Title: /home/fabricio/OpenGPU/hardware/ogpu_rasterizer/testbench_output/wave.ps
%%CreationDate: 2016-12-05 01:24:00 pm
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%BoundingBox: 36 36 1154 1154
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 300 def/LEdge 3653 def/REdge 9020 def/LabelWidth 3616 def
/Helvetica findfont [133 0 0 -133 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/ogpu_triangle_edge_test_testbench/clock) MLW
(/ogpu_triangle_edge_test_testbench/reset) MLW
(/ogpu_triangle_edge_test_testbench/edge_ready) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask0) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask1) MLW
(/ogpu_triangle_edge_test_testbench/edge_mask2) MLW
(/ogpu_triangle_edge_test_testbench/quad_mask) MLW
(/ogpu_triangle_edge_test_testbench/draw_quad) MLW
(/ogpu_triangle_edge_test_testbench/discard_quad) MLW
% draw waveform shading
[] 0 SD
3 setlinewidth
0 setlinejoin
0 setlinecap
0.235294 0.701961 0.443137 CL
3654 494 MT 3891 494 LS
3891 494 MT 3891 348 LS
3892 348 MT 4218 348 LS
4218 494 MT 4218 348 LS
4219 494 MT 4544 494 LS
4544 494 MT 4544 348 LS
4545 348 MT 4871 348 LS
4871 494 MT 4871 348 LS
4872 494 MT 5198 494 LS
5198 494 MT 5198 348 LS
5199 348 MT 5525 348 LS
5525 494 MT 5525 348 LS
5526 494 MT 5851 494 LS
5851 494 MT 5851 348 LS
5852 348 MT 6178 348 LS
6178 494 MT 6178 348 LS
6179 494 MT 6505 494 LS
6505 494 MT 6505 348 LS
6506 348 MT 6831 348 LS
6831 494 MT 6831 348 LS
6832 494 MT 7158 494 LS
7158 494 MT 7158 348 LS
7159 348 MT 7485 348 LS
7485 494 MT 7485 348 LS
7486 494 MT 7811 494 LS
7811 494 MT 7811 348 LS
7812 348 MT 8138 348 LS
8138 494 MT 8138 348 LS
8139 494 MT 8465 494 LS
8465 494 MT 8465 348 LS
8466 348 MT 8791 348 LS
8791 494 MT 8791 348 LS
8792 494 MT 9118 494 LS
9118 494 MT 9118 348 LS
9119 348 MT 9445 348 LS
9445 494 MT 9445 348 LS
9446 494 MT 9619 494 LS
9619 494 MT 9619 494 LS
3654 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0 0 0 CL
(110) 168 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 3884 854 LT 3891 927 LT ST
3653 1000 MT 3653 1000 LT 3884 1000 LT 3891 927 LT ST
0 0 0 CL
(111) 1237 LC 3926 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3891 927 MT 3891 927 LT 3898 854 LT 5191 854 LT 5198 927 LT ST
3891 927 MT 3891 927 LT 3898 1000 LT 5191 1000 LT 5198 927 LT ST
0 0 0 CL
(000) 1237 LC 5233 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5198 927 MT 5198 927 LT 5205 854 LT 6498 854 LT 6505 927 LT ST
5198 927 MT 5198 927 LT 5205 1000 LT 6498 1000 LT 6505 927 LT ST
0 0 0 CL
(111) 1236 LC 6540 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6505 927 MT 6505 927 LT 6512 854 LT 7804 854 LT 7811 927 LT ST
6505 927 MT 6505 927 LT 6512 1000 LT 7804 1000 LT 7811 927 LT ST
0 0 0 CL
(000) 1237 LC 7846 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7811 927 MT 7811 927 LT 7818 854 LT 9111 854 LT 9118 927 LT ST
7811 927 MT 7811 927 LT 7818 1000 LT 9111 1000 LT 9118 927 LT ST
0 0 0 CL
(111) 431 LC 9153 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
9118 927 MT 9118 927 LT 9125 854 LT 9619 854 LT ST
9118 927 MT 9118 927 LT 9125 1000 LT 9619 1000 LT ST
0 0 0 CL
(0110) 2128 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1107 MT 3653 1107 LT 5844 1107 LT 5851 1180 LT ST
3653 1253 MT 3653 1253 LT 5844 1253 LT 5851 1180 LT ST
0 0 0 CL
(1111) 2544 LC 5886 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5851 1180 MT 5851 1180 LT 5858 1107 LT 8458 1107 LT 8465 1180 LT ST
5851 1180 MT 5851 1180 LT 5858 1253 LT 8458 1253 LT 8465 1180 LT ST
0 0 0 CL
(1110) 1084 LC 8500 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8465 1180 MT 8465 1180 LT 8472 1107 LT 9619 1107 LT ST
8465 1180 MT 8465 1180 LT 8472 1253 LT 9619 1253 LT ST
0 0 0 CL
(0101) 2128 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1360 MT 3653 1360 LT 5844 1360 LT 5851 1433 LT ST
3653 1506 MT 3653 1506 LT 5844 1506 LT 5851 1433 LT ST
0 0 0 CL
(1111) 2544 LC 5886 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5851 1433 MT 5851 1433 LT 5858 1360 LT 8458 1360 LT 8465 1433 LT ST
5851 1433 MT 5851 1433 LT 5858 1506 LT 8458 1506 LT 8465 1433 LT ST
0 0 0 CL
(0100) 1084 LC 8500 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8465 1433 MT 8465 1433 LT 8472 1360 LT 9619 1360 LT ST
8465 1433 MT 8465 1433 LT 8472 1506 LT 9619 1506 LT ST
0 0 0 CL
(0110) 2128 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1613 MT 3653 1613 LT 5844 1613 LT 5851 1686 LT ST
3653 1759 MT 3653 1759 LT 5844 1759 LT 5851 1686 LT ST
0 0 0 CL
(0000) 2544 LC 5886 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5851 1686 MT 5851 1686 LT 5858 1613 LT 8458 1613 LT 8465 1686 LT ST
5851 1686 MT 5851 1686 LT 5858 1759 LT 8458 1759 LT 8465 1686 LT ST
0 0 0 CL
(0110) 1084 LC 8500 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8465 1686 MT 8465 1686 LT 8472 1613 LT 9619 1613 LT ST
8465 1686 MT 8465 1686 LT 8472 1759 LT 9619 1759 LT ST
0 0 0 CL
(UUUU) 168 LC 3688 1939 WT pop 0 originOffset 66 add RSS
1 0 0 CL
3653 1866 MT 3653 1866 LT 3884 1866 LT 3891 1939 LT ST
3653 2012 MT 3653 2012 LT 3884 2012 LT 3891 1939 LT ST
0 0 0 CL
(1100) 2544 LC 3926 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3891 1939 MT 3891 1939 LT 3898 1866 LT 6498 1866 LT 6505 1939 LT ST
3891 1939 MT 3891 1939 LT 3898 2012 LT 6498 2012 LT 6505 1939 LT ST
0 0 0 CL
(0000) 2543 LC 6540 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6505 1939 MT 6505 1939 LT 6512 1866 LT 9111 1866 LT 9118 1939 LT ST
6505 1939 MT 6505 1939 LT 6512 2012 LT 9111 2012 LT 9118 1939 LT ST
0 0 0 CL
(0101) 431 LC 9153 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
9118 1939 MT 9118 1939 LT 9125 1866 LT 9619 1866 LT ST
9118 1939 MT 9118 1939 LT 9125 2012 LT 9619 2012 LT ST
3654 2265 MT 4544 2265 LS
4544 2265 MT 4544 2119 LS
4545 2119 MT 5851 2119 LS
5851 2265 MT 5851 2119 LS
5852 2265 MT 9619 2265 LS
9619 2265 MT 9619 2265 LS
3654 2518 MT 7158 2518 LS
7158 2518 MT 7158 2372 LS
7159 2372 MT 8465 2372 LS
8465 2518 MT 8465 2372 LS
8466 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw timeline
3891 9016 MT 3891 9053 LS
4217 9016 MT 4217 9053 LS
4544 9016 MT 4544 9053 LS
4871 9016 MT 4871 9053 LS
5198 8989 MT 5198 9053 LS
(200 ns) 9999 LC 5198 9191 WT TS RSS
5525 9016 MT 5525 9053 LS
5851 9016 MT 5851 9053 LS
6178 9016 MT 6178 9053 LS
6505 9016 MT 6505 9053 LS
6831 8989 MT 6831 9053 LS
7158 9016 MT 7158 9053 LS
7484 9016 MT 7484 9053 LS
7811 9016 MT 7811 9053 LS
8138 9016 MT 8138 9053 LS
8465 8989 MT 8465 9053 LS
(300 ns) 9999 LC 8465 9191 WT TS RSS
8792 9016 MT 8792 9053 LS
9118 9016 MT 9118 9053 LS
9445 9016 MT 9445 9053 LS
9772 9016 MT 9772 9053 LS
% draw grid
0.65098 0.65098 0.65098 CL
3891 300 MT 3891 8989 LS
4218 300 MT 4218 8989 LS
4544 300 MT 4544 8989 LS
4871 300 MT 4871 8989 LS
5198 300 MT 5198 8989 LS
5525 300 MT 5525 8989 LS
5851 300 MT 5851 8989 LS
6178 300 MT 6178 8989 LS
6505 300 MT 6505 8989 LS
6831 300 MT 6831 8989 LS
7158 300 MT 7158 8989 LS
7485 300 MT 7485 8989 LS
7811 300 MT 7811 8989 LS
8138 300 MT 8138 8989 LS
8465 300 MT 8465 8989 LS
8791 300 MT 8791 8989 LS
9118 300 MT 9118 8989 LS
9445 300 MT 9445 8989 LS
% draw waveforms
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/clock) 9999 LC 3616 493 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 300 MT 3898 300 LS
4211 300 MT 4225 300 LS
4537 300 MT 4551 300 LS
4864 300 MT 4878 300 LS
5191 300 MT 5205 300 LS
5518 300 MT 5532 300 LS
5844 300 MT 5858 300 LS
6171 300 MT 6185 300 LS
6498 300 MT 6512 300 LS
6824 300 MT 6838 300 LS
7151 300 MT 7165 300 LS
7478 300 MT 7492 300 LS
7804 300 MT 7818 300 LS
8131 300 MT 8145 300 LS
8458 300 MT 8472 300 LS
8784 300 MT 8798 300 LS
9111 300 MT 9125 300 LS
9438 300 MT 9452 300 LS
0.235294 0.701961 0.443137 CL
3654 494 MT 3891 494 LS
3891 494 MT 3891 348 LS
3892 348 MT 4218 348 LS
4218 494 MT 4218 348 LS
4219 494 MT 4544 494 LS
4544 494 MT 4544 348 LS
4545 348 MT 4871 348 LS
4871 494 MT 4871 348 LS
4872 494 MT 5198 494 LS
5198 494 MT 5198 348 LS
5199 348 MT 5525 348 LS
5525 494 MT 5525 348 LS
5526 494 MT 5851 494 LS
5851 494 MT 5851 348 LS
5852 348 MT 6178 348 LS
6178 494 MT 6178 348 LS
6179 494 MT 6505 494 LS
6505 494 MT 6505 348 LS
6506 348 MT 6831 348 LS
6831 494 MT 6831 348 LS
6832 494 MT 7158 494 LS
7158 494 MT 7158 348 LS
7159 348 MT 7485 348 LS
7485 494 MT 7485 348 LS
7486 494 MT 7811 494 LS
7811 494 MT 7811 348 LS
7812 348 MT 8138 348 LS
8138 494 MT 8138 348 LS
8139 494 MT 8465 494 LS
8465 494 MT 8465 348 LS
8466 348 MT 8791 348 LS
8791 494 MT 8791 348 LS
8792 494 MT 9118 494 LS
9118 494 MT 9118 348 LS
9119 348 MT 9445 348 LS
9445 494 MT 9445 348 LS
9446 494 MT 9619 494 LS
9619 494 MT 9619 494 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/reset) 9999 LC 3616 746 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 553 MT 3898 553 LS
4211 553 MT 4225 553 LS
4537 553 MT 4551 553 LS
4864 553 MT 4878 553 LS
5191 553 MT 5205 553 LS
5518 553 MT 5532 553 LS
5844 553 MT 5858 553 LS
6171 553 MT 6185 553 LS
6498 553 MT 6512 553 LS
6824 553 MT 6838 553 LS
7151 553 MT 7165 553 LS
7478 553 MT 7492 553 LS
7804 553 MT 7818 553 LS
8131 553 MT 8145 553 LS
8458 553 MT 8472 553 LS
8784 553 MT 8798 553 LS
9111 553 MT 9125 553 LS
9438 553 MT 9452 553 LS
0.235294 0.701961 0.443137 CL
3654 747 MT 9619 747 LS
9619 747 MT 9619 747 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_ready) 9999 LC 3616 999 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 806 MT 3898 806 LS
4211 806 MT 4225 806 LS
4537 806 MT 4551 806 LS
4864 806 MT 4878 806 LS
5191 806 MT 5205 806 LS
5518 806 MT 5532 806 LS
5844 806 MT 5858 806 LS
6171 806 MT 6185 806 LS
6498 806 MT 6512 806 LS
6824 806 MT 6838 806 LS
7151 806 MT 7165 806 LS
7478 806 MT 7492 806 LS
7804 806 MT 7818 806 LS
8131 806 MT 8145 806 LS
8458 806 MT 8472 806 LS
8784 806 MT 8798 806 LS
9111 806 MT 9125 806 LS
9438 806 MT 9452 806 LS
0 0 0 CL
(110) 168 LC 3688 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 854 MT 3653 854 LT 3884 854 LT 3891 927 LT ST
3653 1000 MT 3653 1000 LT 3884 1000 LT 3891 927 LT ST
0 0 0 CL
(111) 1237 LC 3926 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3891 927 MT 3891 927 LT 3898 854 LT 5191 854 LT 5198 927 LT ST
3891 927 MT 3891 927 LT 3898 1000 LT 5191 1000 LT 5198 927 LT ST
0 0 0 CL
(000) 1237 LC 5233 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5198 927 MT 5198 927 LT 5205 854 LT 6498 854 LT 6505 927 LT ST
5198 927 MT 5198 927 LT 5205 1000 LT 6498 1000 LT 6505 927 LT ST
0 0 0 CL
(111) 1236 LC 6540 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6505 927 MT 6505 927 LT 6512 854 LT 7804 854 LT 7811 927 LT ST
6505 927 MT 6505 927 LT 6512 1000 LT 7804 1000 LT 7811 927 LT ST
0 0 0 CL
(000) 1237 LC 7846 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
7811 927 MT 7811 927 LT 7818 854 LT 9111 854 LT 9118 927 LT ST
7811 927 MT 7811 927 LT 7818 1000 LT 9111 1000 LT 9118 927 LT ST
0 0 0 CL
(111) 431 LC 9153 927 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
9118 927 MT 9118 927 LT 9125 854 LT 9619 854 LT ST
9118 927 MT 9118 927 LT 9125 1000 LT 9619 1000 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask0) 9999 LC 3616 1252 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 1059 MT 3898 1059 LS
4211 1059 MT 4225 1059 LS
4537 1059 MT 4551 1059 LS
4864 1059 MT 4878 1059 LS
5191 1059 MT 5205 1059 LS
5518 1059 MT 5532 1059 LS
5844 1059 MT 5858 1059 LS
6171 1059 MT 6185 1059 LS
6498 1059 MT 6512 1059 LS
6824 1059 MT 6838 1059 LS
7151 1059 MT 7165 1059 LS
7478 1059 MT 7492 1059 LS
7804 1059 MT 7818 1059 LS
8131 1059 MT 8145 1059 LS
8458 1059 MT 8472 1059 LS
8784 1059 MT 8798 1059 LS
9111 1059 MT 9125 1059 LS
9438 1059 MT 9452 1059 LS
0 0 0 CL
(0110) 2128 LC 3688 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1107 MT 3653 1107 LT 5844 1107 LT 5851 1180 LT ST
3653 1253 MT 3653 1253 LT 5844 1253 LT 5851 1180 LT ST
0 0 0 CL
(1111) 2544 LC 5886 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5851 1180 MT 5851 1180 LT 5858 1107 LT 8458 1107 LT 8465 1180 LT ST
5851 1180 MT 5851 1180 LT 5858 1253 LT 8458 1253 LT 8465 1180 LT ST
0 0 0 CL
(1110) 1084 LC 8500 1180 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8465 1180 MT 8465 1180 LT 8472 1107 LT 9619 1107 LT ST
8465 1180 MT 8465 1180 LT 8472 1253 LT 9619 1253 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask1) 9999 LC 3616 1505 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 1312 MT 3898 1312 LS
4211 1312 MT 4225 1312 LS
4537 1312 MT 4551 1312 LS
4864 1312 MT 4878 1312 LS
5191 1312 MT 5205 1312 LS
5518 1312 MT 5532 1312 LS
5844 1312 MT 5858 1312 LS
6171 1312 MT 6185 1312 LS
6498 1312 MT 6512 1312 LS
6824 1312 MT 6838 1312 LS
7151 1312 MT 7165 1312 LS
7478 1312 MT 7492 1312 LS
7804 1312 MT 7818 1312 LS
8131 1312 MT 8145 1312 LS
8458 1312 MT 8472 1312 LS
8784 1312 MT 8798 1312 LS
9111 1312 MT 9125 1312 LS
9438 1312 MT 9452 1312 LS
0 0 0 CL
(0101) 2128 LC 3688 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1360 MT 3653 1360 LT 5844 1360 LT 5851 1433 LT ST
3653 1506 MT 3653 1506 LT 5844 1506 LT 5851 1433 LT ST
0 0 0 CL
(1111) 2544 LC 5886 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5851 1433 MT 5851 1433 LT 5858 1360 LT 8458 1360 LT 8465 1433 LT ST
5851 1433 MT 5851 1433 LT 5858 1506 LT 8458 1506 LT 8465 1433 LT ST
0 0 0 CL
(0100) 1084 LC 8500 1433 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8465 1433 MT 8465 1433 LT 8472 1360 LT 9619 1360 LT ST
8465 1433 MT 8465 1433 LT 8472 1506 LT 9619 1506 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/edge_mask2) 9999 LC 3616 1758 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 1565 MT 3898 1565 LS
4211 1565 MT 4225 1565 LS
4537 1565 MT 4551 1565 LS
4864 1565 MT 4878 1565 LS
5191 1565 MT 5205 1565 LS
5518 1565 MT 5532 1565 LS
5844 1565 MT 5858 1565 LS
6171 1565 MT 6185 1565 LS
6498 1565 MT 6512 1565 LS
6824 1565 MT 6838 1565 LS
7151 1565 MT 7165 1565 LS
7478 1565 MT 7492 1565 LS
7804 1565 MT 7818 1565 LS
8131 1565 MT 8145 1565 LS
8458 1565 MT 8472 1565 LS
8784 1565 MT 8798 1565 LS
9111 1565 MT 9125 1565 LS
9438 1565 MT 9452 1565 LS
0 0 0 CL
(0110) 2128 LC 3688 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3653 1613 MT 3653 1613 LT 5844 1613 LT 5851 1686 LT ST
3653 1759 MT 3653 1759 LT 5844 1759 LT 5851 1686 LT ST
0 0 0 CL
(0000) 2544 LC 5886 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
5851 1686 MT 5851 1686 LT 5858 1613 LT 8458 1613 LT 8465 1686 LT ST
5851 1686 MT 5851 1686 LT 5858 1759 LT 8458 1759 LT 8465 1686 LT ST
0 0 0 CL
(0110) 1084 LC 8500 1686 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
8465 1686 MT 8465 1686 LT 8472 1613 LT 9619 1613 LT ST
8465 1686 MT 8465 1686 LT 8472 1759 LT 9619 1759 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/quad_mask) 9999 LC 3616 2011 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 1818 MT 3898 1818 LS
4211 1818 MT 4225 1818 LS
4537 1818 MT 4551 1818 LS
4864 1818 MT 4878 1818 LS
5191 1818 MT 5205 1818 LS
5518 1818 MT 5532 1818 LS
5844 1818 MT 5858 1818 LS
6171 1818 MT 6185 1818 LS
6498 1818 MT 6512 1818 LS
6824 1818 MT 6838 1818 LS
7151 1818 MT 7165 1818 LS
7478 1818 MT 7492 1818 LS
7804 1818 MT 7818 1818 LS
8131 1818 MT 8145 1818 LS
8458 1818 MT 8472 1818 LS
8784 1818 MT 8798 1818 LS
9111 1818 MT 9125 1818 LS
9438 1818 MT 9452 1818 LS
0 0 0 CL
(UUUU) 168 LC 3688 1939 WT pop 0 originOffset 66 add RSS
1 0 0 CL
3653 1866 MT 3653 1866 LT 3884 1866 LT 3891 1939 LT ST
3653 2012 MT 3653 2012 LT 3884 2012 LT 3891 1939 LT ST
0 0 0 CL
(1100) 2544 LC 3926 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
3891 1939 MT 3891 1939 LT 3898 1866 LT 6498 1866 LT 6505 1939 LT ST
3891 1939 MT 3891 1939 LT 3898 2012 LT 6498 2012 LT 6505 1939 LT ST
0 0 0 CL
(0000) 2543 LC 6540 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
6505 1939 MT 6505 1939 LT 6512 1866 LT 9111 1866 LT 9118 1939 LT ST
6505 1939 MT 6505 1939 LT 6512 2012 LT 9111 2012 LT 9118 1939 LT ST
0 0 0 CL
(0101) 431 LC 9153 1939 WT pop 0 originOffset 66 add RSS
0.235294 0.701961 0.443137 CL
9118 1939 MT 9118 1939 LT 9125 1866 LT 9619 1866 LT ST
9118 1939 MT 9118 1939 LT 9125 2012 LT 9619 2012 LT ST
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/draw_quad) 9999 LC 3616 2264 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 2071 MT 3898 2071 LS
4211 2071 MT 4225 2071 LS
4537 2071 MT 4551 2071 LS
4864 2071 MT 4878 2071 LS
5191 2071 MT 5205 2071 LS
5518 2071 MT 5532 2071 LS
5844 2071 MT 5858 2071 LS
6171 2071 MT 6185 2071 LS
6498 2071 MT 6512 2071 LS
6824 2071 MT 6838 2071 LS
7151 2071 MT 7165 2071 LS
7478 2071 MT 7492 2071 LS
7804 2071 MT 7818 2071 LS
8131 2071 MT 8145 2071 LS
8458 2071 MT 8472 2071 LS
8784 2071 MT 8798 2071 LS
9111 2071 MT 9125 2071 LS
9438 2071 MT 9452 2071 LS
0.235294 0.701961 0.443137 CL
3654 2265 MT 4544 2265 LS
4544 2265 MT 4544 2119 LS
4545 2119 MT 5851 2119 LS
5851 2265 MT 5851 2119 LS
5852 2265 MT 9619 2265 LS
9619 2265 MT 9619 2265 LS
0.5 0.5 0.5 CL
(/ogpu_triangle_edge_test_testbench/discard_quad) 9999 LC 3616 2517 WT TSE RSS
0.65098 0.65098 0.65098 CL
3884 2324 MT 3898 2324 LS
4211 2324 MT 4225 2324 LS
4537 2324 MT 4551 2324 LS
4864 2324 MT 4878 2324 LS
5191 2324 MT 5205 2324 LS
5518 2324 MT 5532 2324 LS
5844 2324 MT 5858 2324 LS
6171 2324 MT 6185 2324 LS
6498 2324 MT 6512 2324 LS
6824 2324 MT 6838 2324 LS
7151 2324 MT 7165 2324 LS
7478 2324 MT 7492 2324 LS
7804 2324 MT 7818 2324 LS
8131 2324 MT 8145 2324 LS
8458 2324 MT 8472 2324 LS
8784 2324 MT 8798 2324 LS
9111 2324 MT 9125 2324 LS
9438 2324 MT 9452 2324 LS
0.235294 0.701961 0.443137 CL
3654 2518 MT 7158 2518 LS
7158 2518 MT 7158 2372 LS
7159 2372 MT 8465 2372 LS
8465 2518 MT 8465 2372 LS
8466 2518 MT 9619 2518 LS
9619 2518 MT 9619 2518 LS
% draw cursors
0 0.352941 1 CL
4310 9200 MT 4779 9200 LT 4779 9347 LT 4310 9347 LT 4310 9200 LS
(180 ns) 9999 LC 4544 9339 WT TS RSS
4544 300 MT 4544 9199 LS
% draw footer
0.5 0.5 0.5 CL
(Entity:ogpu_triangle_edge_test_testbench  Architecture:ogpu_triangle_edge_test_tb1  Date: Mon Dec 05 13:24:00 BRST 2016   Row: 1 Page: 1) 9999 LC 300 9620 WT TSW RSS
grestore
%showpage
%%EOF
