# DigitalSystemsDesign
Projects for the Digital Systems Design Graduate course. Includes Verilog and TCL files that were used in conjunction with Xilinx Vivado to simulate and provide reports for the given modules.
