.model dpram
.inputs top^clock top^reset_n top^wren1 top^wren2 top^value_in~0 top^value_in~1 \
 top^value_in~2 top^value_in~3 top^value_in~4 top^value_in~5 top^value_in~6 \
 top^value_in~7 top^value_in2~0 top^value_in2~1 top^value_in2~2 top^value_in2~3 \
 top^value_in2~4 top^value_in2~5 top^value_in2~6 top^value_in2~7
.outputs top^value_out~0 top^value_out~1 top^value_out~2 top^value_out~3\
 top^value_out~4 top^value_out~5 top^value_out~6 top^value_out~7\
 top^value_out2~0 top^value_out2~1 top^value_out2~2 top^value_out2~3\
 top^value_out2~4 top^value_out2~5 top^value_out2~6 top^value_out2~7

.names gnd
.names unconn
.names vcc
1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 gnd top^ADD~4^ADDER_FUNC~6 top^MULTI_PORT_MUX~1^MUX_2~32
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~32 top^address_counter~0_FF_NODE re top^clock 3


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~7 data2=top^value_in2~7\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~7\
 out2=top.dual_port_ram+inst1^out2~7

.names gnd top^address_counter~0_FF_NODE vcc top^ADD~4^ADDER_FUNC~6
001 1
010 1
100 1
111 1


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~0 data2=top^value_in2~0\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~0\
 out2=top.dual_port_ram+inst1^out2~0


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~1 data2=top^value_in2~1\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~1\
 out2=top.dual_port_ram+inst1^out2~1


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~2 data2=top^value_in2~2\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~2\
 out2=top.dual_port_ram+inst1^out2~2


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~3 data2=top^value_in2~3\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~3\
 out2=top.dual_port_ram+inst1^out2~3


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~4 data2=top^value_in2~4\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~4\
 out2=top.dual_port_ram+inst1^out2~4


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~5 data2=top^value_in2~5\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~5\
 out2=top.dual_port_ram+inst1^out2~5


.subckt dual_port_ram we1=top^wren1 we2=top^wren2 clk=top^clock\
 data1=top^value_in~6 data2=top^value_in2~6\
 addr1[0]=top^address_counter~0_FF_NODE addr1[1]=top^address_counter~1_FF_NODE\
 addr1[2]=top^address_counter~2_FF_NODE addr1[3]=top^address_counter~3_FF_NODE\
 addr1[4]=unconn addr1[5]=unconn addr1[6]=unconn addr1[7]=unconn\
 addr1[8]=unconn addr1[9]=unconn addr1[10]=unconn addr1[11]=unconn\
 addr1[12]=unconn addr1[13]=unconn addr1[14]=unconn\
 addr2[0]=top^address_counter2~0_FF_NODE\
 addr2[1]=top^address_counter2~1_FF_NODE\
 addr2[2]=top^address_counter2~2_FF_NODE\
 addr2[3]=top^address_counter2~3_FF_NODE addr2[4]=unconn addr2[5]=unconn\
 addr2[6]=unconn addr2[7]=unconn addr2[8]=unconn addr2[9]=unconn\
 addr2[10]=unconn addr2[11]=unconn addr2[12]=unconn addr2[13]=unconn\
 addr2[14]=unconn out1=top.dual_port_ram+inst1^out1~6\
 out2=top.dual_port_ram+inst1^out2~6

.names gnd top^address_counter~0_FF_NODE vcc top^ADD~4^CARRY_FUNC~7
011 1
101 1
110 1
111 1

.names top^ADD~4^CARRY_FUNC~7 top^address_counter~1_FF_NODE gnd top^ADD~4^ADDER_FUNC~8
001 1
010 1
100 1
111 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 gnd top^ADD~4^ADDER_FUNC~8 top^MULTI_PORT_MUX~1^MUX_2~33
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~33 top^address_counter~1_FF_NODE re top^clock 3

.names top^ADD~4^CARRY_FUNC~7 top^address_counter~1_FF_NODE gnd top^ADD~4^CARRY_FUNC~9
011 1
101 1
110 1
111 1

.names top^ADD~4^CARRY_FUNC~9 top^ADD~4^LOGICAL_NOT~13
0 1

.names top^ADD~4^CARRY_FUNC~9 top^ADD~4^LOGICAL_NOT~13 top^ADD~4^ADDER_FUNC~11 top^ADD~4^ADDER_FUNC~10 top^ADD~4^MUX_2~12
1-1- 1
-1-1 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 gnd top^ADD~4^MUX_2~12 top^MULTI_PORT_MUX~1^MUX_2~34
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~34 top^address_counter~2_FF_NODE re top^clock 3

.names gnd top^address_counter~2_FF_NODE gnd top^ADD~4^ADDER_FUNC~10
001 1
010 1
100 1
111 1

.names vcc top^address_counter~2_FF_NODE gnd top^ADD~4^ADDER_FUNC~11
001 1
010 1
100 1
111 1

.names gnd top^address_counter~2_FF_NODE gnd top^ADD~4^CARRY_FUNC~14
011 1
101 1
110 1
111 1

.names top^ADD~4^CARRY_FUNC~9 top^ADD~4^LOGICAL_NOT~17 top^ADD~4^CARRY_FUNC~15 top^ADD~4^CARRY_FUNC~14 top^ADD~4^MUX_2~16
1-1- 1
-1-1 1

.names top^ADD~4^MUX_2~16 top^ADD~4^LOGICAL_NOT~21
0 1

.names top^ADD~4^MUX_2~16 top^ADD~4^LOGICAL_NOT~21 top^ADD~4^ADDER_FUNC~19 top^ADD~4^ADDER_FUNC~18 top^ADD~4^MUX_2~20
1-1- 1
-1-1 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 gnd top^ADD~4^MUX_2~20 top^MULTI_PORT_MUX~1^MUX_2~35
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~35 top^address_counter~3_FF_NODE re top^clock 3

.names gnd top^address_counter~3_FF_NODE gnd top^ADD~4^ADDER_FUNC~18
001 1
010 1
100 1
111 1

.names vcc top^address_counter~3_FF_NODE gnd top^ADD~4^ADDER_FUNC~19
001 1
010 1
100 1
111 1

.names vcc top^address_counter~2_FF_NODE gnd top^ADD~4^CARRY_FUNC~15
011 1
101 1
110 1
111 1

.names top^ADD~4^CARRY_FUNC~9 top^ADD~4^LOGICAL_NOT~17
0 1

.names vcc top^address_counter2~0_FF_NODE gnd top^MINUS~5^ADDER_FUNC~36
001 1
010 1
100 1
111 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 vcc top^MINUS~5^ADDER_FUNC~36 top^MULTI_PORT_MUX~1^MUX_2~28
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~28 top^address_counter2~0_FF_NODE re top^clock 3

.names vcc top^address_counter2~0_FF_NODE gnd top^MINUS~5^CARRY_FUNC~37
011 1
101 1
110 1
111 1

.names top^MINUS~5^CARRY_FUNC~37 top^address_counter2~1_FF_NODE vcc top^MINUS~5^ADDER_FUNC~38
001 1
010 1
100 1
111 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 vcc top^MINUS~5^ADDER_FUNC~38 top^MULTI_PORT_MUX~1^MUX_2~29
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~29 top^address_counter2~1_FF_NODE re top^clock 3

.names top^MINUS~5^CARRY_FUNC~37 top^address_counter2~1_FF_NODE vcc top^MINUS~5^CARRY_FUNC~39
011 1
101 1
110 1
111 1

.names top^MINUS~5^CARRY_FUNC~39 top^MINUS~5^LOGICAL_NOT~43
0 1

.names top^MINUS~5^CARRY_FUNC~39 top^MINUS~5^LOGICAL_NOT~43 top^MINUS~5^ADDER_FUNC~41 top^MINUS~5^ADDER_FUNC~40 top^MINUS~5^MUX_2~42
1-1- 1
-1-1 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 vcc top^MINUS~5^MUX_2~42 top^MULTI_PORT_MUX~1^MUX_2~30
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~30 top^address_counter2~2_FF_NODE re top^clock 3

.names gnd top^address_counter2~2_FF_NODE vcc top^MINUS~5^ADDER_FUNC~40
001 1
010 1
100 1
111 1

.names vcc top^address_counter2~2_FF_NODE vcc top^MINUS~5^ADDER_FUNC~41
001 1
010 1
100 1
111 1

.names gnd top^address_counter2~2_FF_NODE vcc top^MINUS~5^CARRY_FUNC~44
011 1
101 1
110 1
111 1

.names top^MINUS~5^CARRY_FUNC~39 top^MINUS~5^LOGICAL_NOT~47 top^MINUS~5^CARRY_FUNC~45 top^MINUS~5^CARRY_FUNC~44 top^MINUS~5^MUX_2~46
1-1- 1
-1-1 1

.names top^MINUS~5^MUX_2~46 top^address_counter2~3_FF_NODE vcc top^MINUS~5^ADDER_FUNC~48
001 1
010 1
100 1
111 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3 vcc top^MINUS~5^ADDER_FUNC~48 top^MULTI_PORT_MUX~1^MUX_2~31
1-1- 1
-1-1 1

.latch top^MULTI_PORT_MUX~1^MUX_2~31 top^address_counter2~3_FF_NODE re top^clock 3

.names vcc top^address_counter2~2_FF_NODE vcc top^MINUS~5^CARRY_FUNC~45
011 1
101 1
110 1
111 1

.names top^MINUS~5^CARRY_FUNC~39 top^MINUS~5^LOGICAL_NOT~47
0 1

.names top^reset_n vcc top^LOGICAL_EQUAL~2^LOGICAL_XNOR~49^LOGICAL_XNOR~51
00 1
11 1

.names top^LOGICAL_EQUAL~2^LOGICAL_XNOR~49^LOGICAL_XNOR~51 top^LOGICAL_EQUAL~2^LOGICAL_AND~50
1 1

.names top^LOGICAL_EQUAL~2^LOGICAL_AND~50 top^MULTI_PORT_MUX~1^LOGICAL_NOT~3
0 1

.names top.dual_port_ram+inst1^out1~0 top^value_out~0
1 1

.names top.dual_port_ram+inst1^out1~1 top^value_out~1
1 1

.names top.dual_port_ram+inst1^out1~2 top^value_out~2
1 1

.names top.dual_port_ram+inst1^out1~3 top^value_out~3
1 1

.names top.dual_port_ram+inst1^out1~4 top^value_out~4
1 1

.names top.dual_port_ram+inst1^out1~5 top^value_out~5
1 1

.names top.dual_port_ram+inst1^out1~6 top^value_out~6
1 1

.names top.dual_port_ram+inst1^out1~7 top^value_out~7
1 1

.names top.dual_port_ram+inst1^out2~0 top^value_out2~0
1 1

.names top.dual_port_ram+inst1^out2~1 top^value_out2~1
1 1

.names top.dual_port_ram+inst1^out2~2 top^value_out2~2
1 1

.names top.dual_port_ram+inst1^out2~3 top^value_out2~3
1 1

.names top.dual_port_ram+inst1^out2~4 top^value_out2~4
1 1

.names top.dual_port_ram+inst1^out2~5 top^value_out2~5
1 1

.names top.dual_port_ram+inst1^out2~6 top^value_out2~6
1 1

.names top.dual_port_ram+inst1^out2~7 top^value_out2~7
1 1

.end


.model dual_port_ram
.inputs clk data2 data1 addr2[0] addr2[1] addr2[2] addr2[3] addr2[4] addr2[5] \
 addr2[6] addr2[7] addr2[8] addr2[9] addr2[10] addr2[11] addr2[12] addr2[13] \
 addr2[14] addr1[0] addr1[1] addr1[2] addr1[3] addr1[4] addr1[5] addr1[6] \
 addr1[7] addr1[8] addr1[9] addr1[10] addr1[11] addr1[12] addr1[13] addr1[14] \
 we2 we1
.outputs out2 out1
.blackbox
.end

