// Seed: 254944190
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3
);
  logic ['h0 &  -1 : 1] id_5 = id_1;
  assign module_1.id_4 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    output tri1 id_6,
    input uwire id_7,
    output uwire id_8
);
  wire [1 : -1  &  1] id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1
  );
endmodule
