<!doctype html><html lang=en-us dir=ltr><head><meta charset=utf-8><meta name=viewport content='width=device-width,initial-scale=1'><meta name=description content="优质blog ustc:axi4总线\nustc:cecs2023 计算机综合实验\n状态设计之我见：\n我从你的分析视角看到了我之前缺略的一个思路，就是很好的区分了边界和状态。简而言之，边界之间是状态。然而对于一般的设计，边界是易于表达的，而状态是易于理解的。以周期的计算来说，边界就是counter这个计数器构成了0，1，2&mdash;n-1这个n个边界点，其中存在突变点m。但是边界点却不能直观看出时间，我们将两个边界之间的点定义为状态。一般来说，每个状态的参数是相同的（比如每个状态的时间).然后我们就去计算我们要去讨论的大状态包含的基状态，比如一个周期包含的基状态，一个周期中上升沿包含的基状态。而基状态的研究只需要看大状态对应的边界点就行了\n代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 //pwm.sv // 1个端口控制输出pwm的周期，3个输入端口分别控制3个输出端口的占空比 module pwm ( input logic clk, input logic [15:0] period, input logic [15:0] duty1, input logic [15:0] duty2, input logic [15:0] duty3, input logic rst, output logic pwm1, output logic pwm2, output logic pwm3 ); logic [15:0] counter = 0; always_ff @(posedge clk, negedge rst) begin : pwm_block if (!rst) begin counter <= 0; end else begin if (counter < period - 1) counter <= counter + 1; else counter <= 0; //pmw1 end end always_comb begin if (counter < duty1) begin pwm1 = 0; end else begin pwm1 = 1; end if (counter < duty2) begin pwm2 = 0; end else begin pwm2 = 1; end if (counter < duty3) begin pwm3 = 0; end else begin pwm3 = 1; end end endmodule // 注：这个代码写的并不规范，应该把组合逻辑部分放到时序部分变成同步更新，减少毛刺 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 //tb_pwm.sv module tb_pwm (); parameter real CLK_PERIOD = 10; //假设时钟周期为10ns logic clk; logic [15:0] period; logic [15:0] duty1; logic [15:0] duty2; logic [15:0] duty3; logic rst; logic pwm1; logic pwm2; logic pwm3; pwm dut_pwm ( .clk(clk), .period(period), .duty1(duty1), .duty2(duty2), .duty3(duty3), .rst(rst), .pwm1(pwm1), .pwm2(pwm2), .pwm3(pwm3) ); initial begin clk = 0; end always begin #(CLK_PERIOD / 2) clk = ~clk; end initial begin rst = 1; @(posedge clk); period = 10; duty1 = 2; duty2 = 4; duty3 = 6; repeat (1000) @(posedge clk) ; $finish; end endmodule PS 代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 //ps 端通过uart控制占空比 //ps 端通过uart控制占空比 #include &#34;xparameters.h&#34; #include &#34;xil_io.h&#34; #include &#34;xuartlite.h&#34; #include &#34;xuartlite_l.h&#34; #include &#34;xuartlite_i.h&#34; #define period_offset 0x00 #define duty1_offset 0x04 #define duty2_offset 0x08 #define duty3_offset 0x0c int main(void){ //uartlite XUartLite uartlite0; XUartLite_Initialize(&amp;uartlite0,XPAR_XUARTLITE_0_BASEADDR); u8 recv_package[8]; u8 send_package[8]={'i','n'}; //XUartLite_Send(&amp;uartlite0,send_package,2); // T=period/fclk // 由于设计失误,duty1,2,3分别表示一个周期内低电平的状态数 u32 period=1000; u32 duty1=600; u32 duty2=400; u32 duty3=200; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+period_offset,period); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty1_offset,duty1); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty2_offset,duty2); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty3_offset,duty3); while(1) { XUartLite_Send(&amp;uartlite0,send_package,2); //XUartLite_Send(&amp;uartlite0,send_package,2); recv_package[0]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); XUartLite_Send(&amp;uartlite0,send_package,2); recv_package[1]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); recv_package[2]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); //XUartLite_Recv(&amp;uartlite0,recv_package,3); XUartLite_Send(&amp;uartlite0,send_package,2); u32 sum=10*(recv_package[1]-'0')+(recv_package[2]-'0'); u32 duty=period-period*sum/100; if(recv_package[0]=='1') { duty1=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty1_offset,duty1); } else if(recv_package[0]=='2') { duty2=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty2_offset,duty2); } else { duty3=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty3_offset,duty3); } } } AXI "><title>Zynq Pwm</title><link rel=canonical href=https://demo.stack.jimmycai.com/post/zynq-pwm/><link rel=stylesheet href=/scss/style.min.6a692fd055deae459f2a9767f57f3855ba80cafd5041317f24f7360f6ca47cdf.css><meta property='og:title' content="Zynq Pwm"><meta property='og:description' content="优质blog ustc:axi4总线\nustc:cecs2023 计算机综合实验\n状态设计之我见：\n我从你的分析视角看到了我之前缺略的一个思路，就是很好的区分了边界和状态。简而言之，边界之间是状态。然而对于一般的设计，边界是易于表达的，而状态是易于理解的。以周期的计算来说，边界就是counter这个计数器构成了0，1，2&mdash;n-1这个n个边界点，其中存在突变点m。但是边界点却不能直观看出时间，我们将两个边界之间的点定义为状态。一般来说，每个状态的参数是相同的（比如每个状态的时间).然后我们就去计算我们要去讨论的大状态包含的基状态，比如一个周期包含的基状态，一个周期中上升沿包含的基状态。而基状态的研究只需要看大状态对应的边界点就行了\n代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 //pwm.sv // 1个端口控制输出pwm的周期，3个输入端口分别控制3个输出端口的占空比 module pwm ( input logic clk, input logic [15:0] period, input logic [15:0] duty1, input logic [15:0] duty2, input logic [15:0] duty3, input logic rst, output logic pwm1, output logic pwm2, output logic pwm3 ); logic [15:0] counter = 0; always_ff @(posedge clk, negedge rst) begin : pwm_block if (!rst) begin counter <= 0; end else begin if (counter < period - 1) counter <= counter + 1; else counter <= 0; //pmw1 end end always_comb begin if (counter < duty1) begin pwm1 = 0; end else begin pwm1 = 1; end if (counter < duty2) begin pwm2 = 0; end else begin pwm2 = 1; end if (counter < duty3) begin pwm3 = 0; end else begin pwm3 = 1; end end endmodule // 注：这个代码写的并不规范，应该把组合逻辑部分放到时序部分变成同步更新，减少毛刺 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 //tb_pwm.sv module tb_pwm (); parameter real CLK_PERIOD = 10; //假设时钟周期为10ns logic clk; logic [15:0] period; logic [15:0] duty1; logic [15:0] duty2; logic [15:0] duty3; logic rst; logic pwm1; logic pwm2; logic pwm3; pwm dut_pwm ( .clk(clk), .period(period), .duty1(duty1), .duty2(duty2), .duty3(duty3), .rst(rst), .pwm1(pwm1), .pwm2(pwm2), .pwm3(pwm3) ); initial begin clk = 0; end always begin #(CLK_PERIOD / 2) clk = ~clk; end initial begin rst = 1; @(posedge clk); period = 10; duty1 = 2; duty2 = 4; duty3 = 6; repeat (1000) @(posedge clk) ; $finish; end endmodule PS 代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 //ps 端通过uart控制占空比 //ps 端通过uart控制占空比 #include &#34;xparameters.h&#34; #include &#34;xil_io.h&#34; #include &#34;xuartlite.h&#34; #include &#34;xuartlite_l.h&#34; #include &#34;xuartlite_i.h&#34; #define period_offset 0x00 #define duty1_offset 0x04 #define duty2_offset 0x08 #define duty3_offset 0x0c int main(void){ //uartlite XUartLite uartlite0; XUartLite_Initialize(&amp;uartlite0,XPAR_XUARTLITE_0_BASEADDR); u8 recv_package[8]; u8 send_package[8]={'i','n'}; //XUartLite_Send(&amp;uartlite0,send_package,2); // T=period/fclk // 由于设计失误,duty1,2,3分别表示一个周期内低电平的状态数 u32 period=1000; u32 duty1=600; u32 duty2=400; u32 duty3=200; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+period_offset,period); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty1_offset,duty1); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty2_offset,duty2); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty3_offset,duty3); while(1) { XUartLite_Send(&amp;uartlite0,send_package,2); //XUartLite_Send(&amp;uartlite0,send_package,2); recv_package[0]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); XUartLite_Send(&amp;uartlite0,send_package,2); recv_package[1]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); recv_package[2]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); //XUartLite_Recv(&amp;uartlite0,recv_package,3); XUartLite_Send(&amp;uartlite0,send_package,2); u32 sum=10*(recv_package[1]-'0')+(recv_package[2]-'0'); u32 duty=period-period*sum/100; if(recv_package[0]=='1') { duty1=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty1_offset,duty1); } else if(recv_package[0]=='2') { duty2=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty2_offset,duty2); } else { duty3=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty3_offset,duty3); } } } AXI "><meta property='og:url' content='https://demo.stack.jimmycai.com/post/zynq-pwm/'><meta property='og:site_name' content='fusang blog'><meta property='og:type' content='article'><meta property='article:section' content='Post'><meta property='article:tag' content='zynq'><meta property='article:tag' content='digital'><meta property='article:tag' content='wip'><meta property='article:published_time' content='2025-10-23T21:46:18+08:00'><meta property='article:modified_time' content='2025-10-23T21:46:18+08:00'><meta name=twitter:title content="Zynq Pwm"><meta name=twitter:description content="优质blog ustc:axi4总线\nustc:cecs2023 计算机综合实验\n状态设计之我见：\n我从你的分析视角看到了我之前缺略的一个思路，就是很好的区分了边界和状态。简而言之，边界之间是状态。然而对于一般的设计，边界是易于表达的，而状态是易于理解的。以周期的计算来说，边界就是counter这个计数器构成了0，1，2&mdash;n-1这个n个边界点，其中存在突变点m。但是边界点却不能直观看出时间，我们将两个边界之间的点定义为状态。一般来说，每个状态的参数是相同的（比如每个状态的时间).然后我们就去计算我们要去讨论的大状态包含的基状态，比如一个周期包含的基状态，一个周期中上升沿包含的基状态。而基状态的研究只需要看大状态对应的边界点就行了\n代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 //pwm.sv // 1个端口控制输出pwm的周期，3个输入端口分别控制3个输出端口的占空比 module pwm ( input logic clk, input logic [15:0] period, input logic [15:0] duty1, input logic [15:0] duty2, input logic [15:0] duty3, input logic rst, output logic pwm1, output logic pwm2, output logic pwm3 ); logic [15:0] counter = 0; always_ff @(posedge clk, negedge rst) begin : pwm_block if (!rst) begin counter <= 0; end else begin if (counter < period - 1) counter <= counter + 1; else counter <= 0; //pmw1 end end always_comb begin if (counter < duty1) begin pwm1 = 0; end else begin pwm1 = 1; end if (counter < duty2) begin pwm2 = 0; end else begin pwm2 = 1; end if (counter < duty3) begin pwm3 = 0; end else begin pwm3 = 1; end end endmodule // 注：这个代码写的并不规范，应该把组合逻辑部分放到时序部分变成同步更新，减少毛刺 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 //tb_pwm.sv module tb_pwm (); parameter real CLK_PERIOD = 10; //假设时钟周期为10ns logic clk; logic [15:0] period; logic [15:0] duty1; logic [15:0] duty2; logic [15:0] duty3; logic rst; logic pwm1; logic pwm2; logic pwm3; pwm dut_pwm ( .clk(clk), .period(period), .duty1(duty1), .duty2(duty2), .duty3(duty3), .rst(rst), .pwm1(pwm1), .pwm2(pwm2), .pwm3(pwm3) ); initial begin clk = 0; end always begin #(CLK_PERIOD / 2) clk = ~clk; end initial begin rst = 1; @(posedge clk); period = 10; duty1 = 2; duty2 = 4; duty3 = 6; repeat (1000) @(posedge clk) ; $finish; end endmodule PS 代码 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 //ps 端通过uart控制占空比 //ps 端通过uart控制占空比 #include &#34;xparameters.h&#34; #include &#34;xil_io.h&#34; #include &#34;xuartlite.h&#34; #include &#34;xuartlite_l.h&#34; #include &#34;xuartlite_i.h&#34; #define period_offset 0x00 #define duty1_offset 0x04 #define duty2_offset 0x08 #define duty3_offset 0x0c int main(void){ //uartlite XUartLite uartlite0; XUartLite_Initialize(&amp;uartlite0,XPAR_XUARTLITE_0_BASEADDR); u8 recv_package[8]; u8 send_package[8]={'i','n'}; //XUartLite_Send(&amp;uartlite0,send_package,2); // T=period/fclk // 由于设计失误,duty1,2,3分别表示一个周期内低电平的状态数 u32 period=1000; u32 duty1=600; u32 duty2=400; u32 duty3=200; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+period_offset,period); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty1_offset,duty1); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty2_offset,duty2); Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty3_offset,duty3); while(1) { XUartLite_Send(&amp;uartlite0,send_package,2); //XUartLite_Send(&amp;uartlite0,send_package,2); recv_package[0]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); XUartLite_Send(&amp;uartlite0,send_package,2); recv_package[1]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); recv_package[2]=XUartLite_RecvByte(XPAR_XUARTLITE_0_BASEADDR); //XUartLite_Recv(&amp;uartlite0,recv_package,3); XUartLite_Send(&amp;uartlite0,send_package,2); u32 sum=10*(recv_package[1]-'0')+(recv_package[2]-'0'); u32 duty=period-period*sum/100; if(recv_package[0]=='1') { duty1=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty1_offset,duty1); } else if(recv_package[0]=='2') { duty2=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty2_offset,duty2); } else { duty3=duty; Xil_Out32(XPAR_PWM_IP_0_BASEADDR+duty3_offset,duty3); } } } AXI "><link rel="shortcut icon" href=/favicon.png></head><body class=article-page><script>(function(){const e="StackColorScheme";localStorage.getItem(e)||localStorage.setItem(e,"auto")})()</script><script>(function(){const t="StackColorScheme",e=localStorage.getItem(t),n=window.matchMedia("(prefers-color-scheme: dark)").matches===!0;e=="dark"||e==="auto"&&n?document.documentElement.dataset.scheme="dark":document.documentElement.dataset.scheme="light"})()</script><div class="container main-container flex on-phone--column extended"><aside class="sidebar left-sidebar sticky"><button class="hamburger hamburger--spin" type=button id=toggle-menu aria-label="Toggle Menu">
<span class=hamburger-box><span class=hamburger-inner></span></span></button><header><figure class=site-avatar><a href=/><img src=/img/circuitboard_hu_69d219ece9ed483c.png width=300 height=300 class=site-logo loading=lazy alt=Avatar>
</a><span class=emoji>🍥</span></figure><div class=site-meta><h1 class=site-name><a href=/>fusang blog</a></h1><h2 class=site-description>六根清净方为道 退步原来是向前</h2></div></header><ol class=menu-social><li><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank title=GitHub rel=me><svg class="icon icon-tabler icon-tabler-brand-github" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M9 19c-4.3 1.4-4.3-2.5-6-3m12 5v-3.5c0-1 .1-1.4-.5-2 2.8-.3 5.5-1.4 5.5-6a4.6 4.6.0 00-1.3-3.2 4.2 4.2.0 00-.1-3.2s-1.1-.3-3.5 1.3a12.3 12.3.0 00-6.2.0C6.5 2.8 5.4 3.1 5.4 3.1a4.2 4.2.0 00-.1 3.2A4.6 4.6.0 004 9.5c0 4.6 2.7 5.7 5.5 6-.6.6-.6 1.2-.5 2V21"/></svg></a></li><li><a href=https://twitter.com target=_blank title=Twitter rel=me><svg class="icon icon-tabler icon-tabler-brand-twitter" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z" fill="none"/><path d="M22 4.01c-1 .49-1.98.689-3 .99-1.121-1.265-2.783-1.335-4.38-.737S11.977 6.323 12 8v1c-3.245.083-6.135-1.395-8-4 0 0-4.182 7.433 4 11-1.872 1.247-3.739 2.088-6 2 3.308 1.803 6.913 2.423 10.034 1.517 3.58-1.04 6.522-3.723 7.651-7.742a13.84 13.84.0 00.497-3.753C20.18 7.773 21.692 5.25 22 4.009z"/></svg></a></li></ol><ol class=menu id=main-menu><li><a href=/page/archives/><svg class="icon icon-tabler icon-tabler-archive" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><rect x="3" y="4" width="18" height="4" rx="2"/><path d="M5 8v10a2 2 0 002 2h10a2 2 0 002-2V8"/><line x1="10" y1="12" x2="14" y2="12"/></svg>
<span>Archives</span></a></li><li><a href=/page/search/><svg class="icon icon-tabler icon-tabler-search" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="10" cy="10" r="7"/><line x1="21" y1="21" x2="15" y2="15"/></svg>
<span>Search</span></a></li><li><a href=/page/links/><svg class="icon icon-tabler icon-tabler-link" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M10 14a3.5 3.5.0 005 0l4-4a3.5 3.5.0 00-5-5l-.5.5"/><path d="M14 10a3.5 3.5.0 00-5 0l-4 4a3.5 3.5.0 005 5l.5-.5"/></svg>
<span>Links</span></a></li><li class=menu-bottom-section><ol class=menu><li id=dark-mode-toggle><svg class="icon icon-tabler icon-tabler-toggle-left" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="8" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<svg class="icon icon-tabler icon-tabler-toggle-right" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="16" cy="12" r="2"/><rect x="2" y="6" width="20" height="12" rx="6"/></svg>
<span>Dark Mode</span></li></ol></li></ol></aside><main class="main full-width"><article class=main-article><header class=article-header><div class=article-details><div class=article-title-wrapper><h2 class=article-title><a href=/post/zynq-pwm/>Zynq Pwm</a></h2></div><footer class=article-time><div><svg class="icon icon-tabler icon-tabler-calendar-time" width="56" height="56" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><path d="M11.795 21H5a2 2 0 01-2-2V7a2 2 0 012-2h12a2 2 0 012 2v4"/><circle cx="18" cy="18" r="4"/><path d="M15 3v4"/><path d="M7 3v4"/><path d="M3 11h16"/><path d="M18 16.496V18l1 1"/></svg>
<time class=article-time--published>Oct 23, 2025</time></div><div><svg class="icon icon-tabler icon-tabler-clock" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><polyline points="12 7 12 12 15 15"/></svg>
<time class=article-time--reading>3 minute read</time></div></footer></div></header><section class=article-content><h1 id=优质blog>优质blog</h1><ul><li><p><a class=link href=https://soc.ustc.edu.cn/CECS/lab5/axi/ target=_blank rel=noopener>ustc:axi4总线</a></p></li><li><p><a class=link href=https://soc.ustc.edu.cn/CECS/ target=_blank rel=noopener>ustc:cecs2023 计算机综合实验</a></p></li></ul><h1></h1><p>状态设计之我见：</p><blockquote><p>我从你的分析视角看到了我之前缺略的一个思路，就是很好的区分了边界和状态。简而言之，边界之间是状态。然而对于一般的设计，边界是易于表达的，而状态是易于理解的。以周期的计算来说，边界就是counter这个计数器构成了0，1，2&mdash;n-1这个n个边界点，其中存在突变点m。但是边界点却不能直观看出时间，我们将两个边界之间的点定义为状态。一般来说，每个状态的参数是相同的（比如每个状态的时间).然后我们就去计算我们要去讨论的大状态包含的基状态，比如一个周期包含的基状态，一个周期中上升沿包含的基状态。而基状态的研究只需要看大状态对应的边界点就行了</p></blockquote><h1 id=代码>代码</h1><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=c1>//pwm.sv
</span></span></span><span class=line><span class=cl><span class=c1>// 1个端口控制输出pwm的周期，3个输入端口分别控制3个输出端口的占空比
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>module</span> <span class=n>pwm</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>logic</span> <span class=n>clk</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>period</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>duty1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>duty2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>duty3</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span> <span class=kt>logic</span> <span class=n>rst</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>logic</span> <span class=n>pwm1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>logic</span> <span class=n>pwm2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>logic</span> <span class=n>pwm3</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>counter</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=k>always_ff</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>,</span> <span class=k>negedge</span> <span class=n>rst</span><span class=p>)</span> <span class=k>begin</span> <span class=o>:</span> <span class=n>pwm_block</span>
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=p>(</span><span class=o>!</span><span class=n>rst</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>counter</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span> <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=k>if</span> <span class=p>(</span><span class=n>counter</span> <span class=o>&lt;</span> <span class=n>period</span> <span class=o>-</span> <span class=mh>1</span><span class=p>)</span> <span class=n>counter</span> <span class=o>&lt;=</span> <span class=n>counter</span> <span class=o>+</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>      <span class=k>else</span> <span class=n>counter</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>      <span class=c1>//pmw1
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>end</span>
</span></span><span class=line><span class=cl>  <span class=k>end</span>
</span></span><span class=line><span class=cl>  <span class=k>always_comb</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=p>(</span><span class=n>counter</span> <span class=o>&lt;</span> <span class=n>duty1</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>pwm1</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span> <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>pwm1</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=p>(</span><span class=n>counter</span> <span class=o>&lt;</span> <span class=n>duty2</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>pwm2</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span> <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>pwm2</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>if</span> <span class=p>(</span><span class=n>counter</span> <span class=o>&lt;</span> <span class=n>duty3</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>pwm3</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span> <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>      <span class=n>pwm3</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>  <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span><span class=line><span class=cl><span class=c1>// 注：这个代码写的并不规范，应该把组合逻辑部分放到时序部分变成同步更新，减少毛刺
</span></span></span></code></pre></td></tr></table></div></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=c1>//tb_pwm.sv
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>module</span> <span class=n>tb_pwm</span> <span class=p>();</span>
</span></span><span class=line><span class=cl>  <span class=k>parameter</span> <span class=kt>real</span> <span class=n>CLK_PERIOD</span> <span class=o>=</span> <span class=mh>10</span><span class=p>;</span>  <span class=c1>//假设时钟周期为10ns
</span></span></span><span class=line><span class=cl><span class=c1></span>  <span class=kt>logic</span> <span class=n>clk</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>period</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>duty1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>duty2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=p>[</span><span class=mh>15</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>duty3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=n>rst</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=n>pwm1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=n>pwm2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=kt>logic</span> <span class=n>pwm3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=n>pwm</span> <span class=n>dut_pwm</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>clk</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>period</span><span class=p>(</span><span class=n>period</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>duty1</span><span class=p>(</span><span class=n>duty1</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>duty2</span><span class=p>(</span><span class=n>duty2</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>duty3</span><span class=p>(</span><span class=n>duty3</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>rst</span><span class=p>(</span><span class=n>rst</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>pwm1</span><span class=p>(</span><span class=n>pwm1</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>pwm2</span><span class=p>(</span><span class=n>pwm2</span><span class=p>),</span>
</span></span><span class=line><span class=cl>      <span class=p>.</span><span class=n>pwm3</span><span class=p>(</span><span class=n>pwm3</span><span class=p>)</span>
</span></span><span class=line><span class=cl>  <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>  <span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>clk</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>   <span class=k>end</span>
</span></span><span class=line><span class=cl>  <span class=k>always</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=p>#(</span><span class=n>CLK_PERIOD</span> <span class=o>/</span> <span class=mh>2</span><span class=p>)</span> <span class=n>clk</span> <span class=o>=</span> <span class=o>~</span><span class=n>clk</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>  <span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>rst</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>period</span> <span class=o>=</span> <span class=mh>10</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>duty1</span> <span class=o>=</span> <span class=mh>2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>duty2</span> <span class=o>=</span> <span class=mh>4</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=n>duty3</span> <span class=o>=</span> <span class=mh>6</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>repeat</span> <span class=p>(</span><span class=mh>1000</span><span class=p>)</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span> <span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=nb>$finish</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h1 id=ps-代码>PS 代码</h1><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span><span class=lnt>27
</span><span class=lnt>28
</span><span class=lnt>29
</span><span class=lnt>30
</span><span class=lnt>31
</span><span class=lnt>32
</span><span class=lnt>33
</span><span class=lnt>34
</span><span class=lnt>35
</span><span class=lnt>36
</span><span class=lnt>37
</span><span class=lnt>38
</span><span class=lnt>39
</span><span class=lnt>40
</span><span class=lnt>41
</span><span class=lnt>42
</span><span class=lnt>43
</span><span class=lnt>44
</span><span class=lnt>45
</span><span class=lnt>46
</span><span class=lnt>47
</span><span class=lnt>48
</span><span class=lnt>49
</span><span class=lnt>50
</span><span class=lnt>51
</span><span class=lnt>52
</span><span class=lnt>53
</span><span class=lnt>54
</span><span class=lnt>55
</span><span class=lnt>56
</span><span class=lnt>57
</span><span class=lnt>58
</span><span class=lnt>59
</span><span class=lnt>60
</span><span class=lnt>61
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=c1>//ps 端通过uart控制占空比
</span></span></span><span class=line><span class=cl><span class=c1>//ps 端通过uart控制占空比
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=cp>#include</span> <span class=cpf>&#34;xparameters.h&#34;</span><span class=cp>
</span></span></span><span class=line><span class=cl><span class=cp>#include</span> <span class=cpf>&#34;xil_io.h&#34;</span><span class=cp>
</span></span></span><span class=line><span class=cl><span class=cp>#include</span> <span class=cpf>&#34;xuartlite.h&#34;</span><span class=cp>
</span></span></span><span class=line><span class=cl><span class=cp>#include</span> <span class=cpf>&#34;xuartlite_l.h&#34;</span><span class=cp>
</span></span></span><span class=line><span class=cl><span class=cp>#include</span> <span class=cpf>&#34;xuartlite_i.h&#34;</span><span class=cp>
</span></span></span><span class=line><span class=cl><span class=cp></span>
</span></span><span class=line><span class=cl><span class=cp>#define period_offset 0x00
</span></span></span><span class=line><span class=cl><span class=cp>#define duty1_offset 0x04
</span></span></span><span class=line><span class=cl><span class=cp>#define duty2_offset 0x08
</span></span></span><span class=line><span class=cl><span class=cp>#define duty3_offset 0x0c
</span></span></span><span class=line><span class=cl><span class=cp></span><span class=kt>int</span> <span class=nf>main</span><span class=p>(</span><span class=kt>void</span><span class=p>){</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>   <span class=c1>//uartlite
</span></span></span><span class=line><span class=cl><span class=c1></span>   <span class=n>XUartLite</span> <span class=n>uartlite0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>   <span class=nf>XUartLite_Initialize</span><span class=p>(</span><span class=o>&amp;</span><span class=n>uartlite0</span><span class=p>,</span><span class=n>XPAR_XUARTLITE_0_BASEADDR</span><span class=p>);</span>
</span></span><span class=line><span class=cl>   <span class=n>u8</span> <span class=n>recv_package</span><span class=p>[</span><span class=mi>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl>   <span class=n>u8</span> <span class=n>send_package</span><span class=p>[</span><span class=mi>8</span><span class=p>]</span><span class=o>=</span><span class=p>{</span><span class=sc>&#39;i&#39;</span><span class=p>,</span><span class=sc>&#39;n&#39;</span><span class=p>};</span>
</span></span><span class=line><span class=cl>   <span class=c1>//XUartLite_Send(&amp;uartlite0,send_package,2);
</span></span></span><span class=line><span class=cl><span class=c1></span>   <span class=c1>// T=period/fclk
</span></span></span><span class=line><span class=cl><span class=c1></span>   <span class=c1>// 由于设计失误,duty1,2,3分别表示一个周期内低电平的状态数
</span></span></span><span class=line><span class=cl><span class=c1></span>
</span></span><span class=line><span class=cl>   <span class=n>u32</span> <span class=n>period</span><span class=o>=</span><span class=mi>1000</span><span class=p>;</span>
</span></span><span class=line><span class=cl>   <span class=n>u32</span> <span class=n>duty1</span><span class=o>=</span><span class=mi>600</span><span class=p>;</span>
</span></span><span class=line><span class=cl>   <span class=n>u32</span> <span class=n>duty2</span><span class=o>=</span><span class=mi>400</span><span class=p>;</span>
</span></span><span class=line><span class=cl>   <span class=n>u32</span> <span class=n>duty3</span><span class=o>=</span><span class=mi>200</span><span class=p>;</span>
</span></span><span class=line><span class=cl>   <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>period_offset</span><span class=p>,</span><span class=n>period</span><span class=p>);</span>
</span></span><span class=line><span class=cl>   <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>duty1_offset</span><span class=p>,</span><span class=n>duty1</span><span class=p>);</span>
</span></span><span class=line><span class=cl>   <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>duty2_offset</span><span class=p>,</span><span class=n>duty2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>   <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>duty3_offset</span><span class=p>,</span><span class=n>duty3</span><span class=p>);</span>
</span></span><span class=line><span class=cl>   <span class=k>while</span><span class=p>(</span><span class=mi>1</span><span class=p>)</span>
</span></span><span class=line><span class=cl>   <span class=p>{</span>  
</span></span><span class=line><span class=cl>      <span class=nf>XUartLite_Send</span><span class=p>(</span><span class=o>&amp;</span><span class=n>uartlite0</span><span class=p>,</span><span class=n>send_package</span><span class=p>,</span><span class=mi>2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>       <span class=c1>//XUartLite_Send(&amp;uartlite0,send_package,2);
</span></span></span><span class=line><span class=cl><span class=c1></span>      <span class=n>recv_package</span><span class=p>[</span><span class=mi>0</span><span class=p>]</span><span class=o>=</span><span class=nf>XUartLite_RecvByte</span><span class=p>(</span><span class=n>XPAR_XUARTLITE_0_BASEADDR</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=nf>XUartLite_Send</span><span class=p>(</span><span class=o>&amp;</span><span class=n>uartlite0</span><span class=p>,</span><span class=n>send_package</span><span class=p>,</span><span class=mi>2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=n>recv_package</span><span class=p>[</span><span class=mi>1</span><span class=p>]</span><span class=o>=</span><span class=nf>XUartLite_RecvByte</span><span class=p>(</span><span class=n>XPAR_XUARTLITE_0_BASEADDR</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=n>recv_package</span><span class=p>[</span><span class=mi>2</span><span class=p>]</span><span class=o>=</span><span class=nf>XUartLite_RecvByte</span><span class=p>(</span><span class=n>XPAR_XUARTLITE_0_BASEADDR</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=c1>//XUartLite_Recv(&amp;uartlite0,recv_package,3);
</span></span></span><span class=line><span class=cl><span class=c1></span>       <span class=nf>XUartLite_Send</span><span class=p>(</span><span class=o>&amp;</span><span class=n>uartlite0</span><span class=p>,</span><span class=n>send_package</span><span class=p>,</span><span class=mi>2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=n>u32</span> <span class=n>sum</span><span class=o>=</span><span class=mi>10</span><span class=o>*</span><span class=p>(</span><span class=n>recv_package</span><span class=p>[</span><span class=mi>1</span><span class=p>]</span><span class=o>-</span><span class=sc>&#39;0&#39;</span><span class=p>)</span><span class=o>+</span><span class=p>(</span><span class=n>recv_package</span><span class=p>[</span><span class=mi>2</span><span class=p>]</span><span class=o>-</span><span class=sc>&#39;0&#39;</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=n>u32</span> <span class=n>duty</span><span class=o>=</span><span class=n>period</span><span class=o>-</span><span class=n>period</span><span class=o>*</span><span class=n>sum</span><span class=o>/</span><span class=mi>100</span><span class=p>;</span>
</span></span><span class=line><span class=cl>      <span class=k>if</span><span class=p>(</span><span class=n>recv_package</span><span class=p>[</span><span class=mi>0</span><span class=p>]</span><span class=o>==</span><span class=sc>&#39;1&#39;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>      <span class=p>{</span>
</span></span><span class=line><span class=cl>         <span class=n>duty1</span><span class=o>=</span><span class=n>duty</span><span class=p>;</span>
</span></span><span class=line><span class=cl>         <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>duty1_offset</span><span class=p>,</span><span class=n>duty1</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=p>}</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>      <span class=k>else</span> <span class=k>if</span><span class=p>(</span><span class=n>recv_package</span><span class=p>[</span><span class=mi>0</span><span class=p>]</span><span class=o>==</span><span class=sc>&#39;2&#39;</span><span class=p>)</span>
</span></span><span class=line><span class=cl>      <span class=p>{</span>
</span></span><span class=line><span class=cl>         <span class=n>duty2</span><span class=o>=</span><span class=n>duty</span><span class=p>;</span>
</span></span><span class=line><span class=cl>         <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>duty2_offset</span><span class=p>,</span><span class=n>duty2</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=p>}</span>
</span></span><span class=line><span class=cl>      <span class=k>else</span>
</span></span><span class=line><span class=cl>      <span class=p>{</span>
</span></span><span class=line><span class=cl>         <span class=n>duty3</span><span class=o>=</span><span class=n>duty</span><span class=p>;</span>
</span></span><span class=line><span class=cl>         <span class=nf>Xil_Out32</span><span class=p>(</span><span class=n>XPAR_PWM_IP_0_BASEADDR</span><span class=o>+</span><span class=n>duty3_offset</span><span class=p>,</span><span class=n>duty3</span><span class=p>);</span>
</span></span><span class=line><span class=cl>      <span class=p>}</span>
</span></span><span class=line><span class=cl>   <span class=p>}</span>
</span></span><span class=line><span class=cl><span class=p>}</span>
</span></span></code></pre></td></tr></table></div></div><h1 id=axi>AXI</h1></section><footer class=article-footer><section class=article-tags><a href=/tags/zynq/>Zynq</a>
<a href=/tags/digital/>Digital</a>
<a href=/tags/wip/>Wip</a></section><section class=article-copyright><svg class="icon icon-tabler icon-tabler-copyright" width="24" height="24" viewBox="0 0 24 24" stroke-width="2" stroke="currentColor" fill="none" stroke-linecap="round" stroke-linejoin="round"><path stroke="none" d="M0 0h24v24H0z"/><circle cx="12" cy="12" r="9"/><path d="M14.5 9a3.5 4 0 100 6"/></svg>
<span>Licensed under CC BY-NC-SA 4.0</span></section></footer></article><aside class=related-content--wrapper><h2 class=section-title>Related content</h2><div class=related-content><div class="flex article-list--tile"><article><a href=/post/ready-valid/><div class=article-details><h2 class=article-title>Ready Valid</h2></div></a></article><article><a href=/post/zynq-xuartlite/><div class=article-details><h2 class=article-title>Zynq Xuartlite</h2></div></a></article><article><a href=/post/zynq-ps-port/><div class=article-details><h2 class=article-title>Zynq Ps Port</h2></div></a></article></div></div></aside><footer class=site-footer><section class=copyright>&copy;
2020 -
2025 fusang blog</section><section class=powerby>Built with <a href=https://gohugo.io/ target=_blank rel=noopener>Hugo</a><br>Theme <b><a href=https://github.com/CaiJimmy/hugo-theme-stack target=_blank rel=noopener data-version=3.31.0>Stack</a></b> designed by <a href=https://jimmycai.com target=_blank rel=noopener>Jimmy</a></section></footer><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)">
</button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.js integrity="sha256-ePwmChbbvXbsO02lbM3HoHbSHTHFAeChekF1xKJdleo=" crossorigin=anonymous defer></script><script src=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe-ui-default.min.js integrity="sha256-UKkzOn/w1mBxRmLLGrSeyB4e1xbrp4xylgAWb3M42pU=" crossorigin=anonymous defer></script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/default-skin/default-skin.min.css crossorigin=anonymous><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/photoswipe@4.1.3/dist/photoswipe.min.css crossorigin=anonymous></main></div><script src=https://cdn.jsdelivr.net/npm/node-vibrant@3.1.6/dist/vibrant.min.js integrity="sha256-awcR2jno4kI5X0zL8ex0vi2z+KMkF24hUW8WePSA9HM=" crossorigin=anonymous></script><script type=text/javascript src=/ts/main.1e9a3bafd846ced4c345d084b355fb8c7bae75701c338f8a1f8a82c780137826.js defer></script><script>(function(){const e=document.createElement("link");e.href="https://fonts.googleapis.com/css2?family=Lato:wght@300;400;700&display=swap",e.type="text/css",e.rel="stylesheet",document.head.appendChild(e)})()</script></body></html>