Compile Report
Microsemi Corporation - Microsemi Libero Software Release PolarFire v2.3 (Version 12.200.35.9)
Date: Thu Sep 27 14:01:25 2018

Device Selection
+------------------------+-------------+
| Family                 | PolarFire   |
| Device                 | MPF300T_ES  |
| Package                | FCG484      |
| Speed Grade            | -1          |
| Core Voltage           | 1.0V        |
| Part Range             | IND         |
| Default I/O technology | LVCMOS 1.8V |
| Restrict Probe Pins    | Yes         |
+------------------------+-------------+

Source Files
+---------+---------------------------------------------------------------------------------------------+
| Topcell | TOP                                                                                         |
| Format  | Verilog                                                                                     |
| Source  | C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.vm |
+---------+---------------------------------------------------------------------------------------------+

Options
+----------------------------------------------------+----+
| Limit the number of high fanout nets to display to | 10 |
+----------------------------------------------------+----+

Resource Usage
+---------------------------+-------+--------+------------+
| Type                      | Used  | Total  | Percentage |
+---------------------------+-------+--------+------------+
| 4LUT                      | 30758 | 299544 | 10.27      |
| DFF                       | 20198 | 299544 | 6.74       |
| I/O Register              | 0     | 732    | 0.00       |
| User I/O                  | 58    | 244    | 23.77      |
| -- Single-ended I/O       | 52    | 244    | 21.31      |
| -- Differential I/O Pairs | 3     | 122    | 2.46       |
| uSRAM                     | 127   | 2772   | 4.58       |
| LSRAM                     | 50    | 952    | 5.25       |
| Math                      | 2     | 924    | 0.22       |
| H-Chip Global             | 9     | 48     | 18.75      |
| PLL                       | 2     | 8      | 25.00      |
| DLL                       | 1     | 8      | 12.50      |
| CRN_INT                   | 2     | 24     | 8.33       |
| UJTAG                     | 1     | 1      | 100.00     |
| PF_SPI                    | 1     | 1      | 100.00     |
| INIT                      | 1     | 1      | 100.00     |
| OSC_RC160MHZ              | 1     | 1      | 100.00     |
| Transceiver Lanes         | 0     | 8      | 0.00       |
| Transceiver PCIe          | 0     | 2      | 0.00       |
| ICB_CLKINT                | 4     | 72     | 5.56       |
+---------------------------+-------+--------+------------+

Detailed Logic Resource Usage
+-----------------------+-------+-------+
| Type                  | 4LUT  | DFF   |
+-----------------------+-------+-------+
| Fabric Logic          | 27362 | 16802 |
| uSRAM Interface Logic | 1524  | 1524  |
| LSRAM Interface Logic | 1800  | 1800  |
| Math Interface Logic  | 72    | 72    |
| Total Used            | 30758 | 20198 |
+-----------------------+-------+-------+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 336  |
| 3      | 2    |
| 5      | 2    |
| 6      | 10   |
| 7      | 36   |
| 8      | 72   |
| 9      | 80   |
| 10     | 11   |
| 11     | 16   |
| 12     | 4    |
| 13     | 3    |
| 14     | 2    |
| 17     | 5    |
| 19     | 1    |
| 20     | 1    |
| 22     | 7    |
| 23     | 1    |
| 24     | 4    |
| 26     | 5    |
| 27     | 1    |
| 28     | 1    |
| 29     | 2    |
| 30     | 3    |
| 32     | 3    |
| 33     | 7    |
| 49     | 1    |
| 58     | 2    |
| 64     | 1    |
| 65     | 1    |
| Total  | 620  |
+--------+------+

Detailed Math Chains Resource Usage
+--------+------+
| Length | Used |
| 2      | 1    |
| Total  | 1    |
+--------+------+

I/O Function
+--------------------------------------+--------------+-------------+-----------------+
| Type                                 | w/o register | w/ register | w/ DDR register |
+--------------------------------------+--------------+-------------+-----------------+
| Input I/O                            | 2            | 0           | 0               |
| Output I/O                           | 34           | 0           | 0               |
| Bidirectional I/O                    | 16           | 0           | 0               |
| Differential Input I/O Pairs         | 0            | 0           | 0               |
| Differential Output I/O Pairs        | 1            | 0           | 0               |
| Differential Bidirectional I/O Pairs | 2            | 0           | 0               |
+--------------------------------------+--------------+-------------+-----------------+

Nets assigned to chip global resources
+--------+---------+---------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                        |
+--------+---------+---------------------------------------------------------------------------------------------+
| 10183  | INT_NET | Net   : DDR4_0_SYS_CLK                                                                      |
|        |         | Driver: DDR4_0/CCC_0/clkint_4/U0_RGB1                                                       |
|        |         | Source: NETLIST                                                                             |
| 7101   | INT_NET | Net   : CLOCKS_RESETS_0_CLK100                                                              |
|        |         | Driver: CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_RGB1                          |
|        |         | Source: NETLIST                                                                             |
| 4755   | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0_SYNC_SYS_RST_N                                                  |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIS0CB[0]/U0_RGB1 |
|        |         | Source: NETLIST                                                                             |
| 4138   | INT_NET | Net   : DDR4_0/MSC_i_0/MSC_i_1/MSC_net_1036                                                 |
|        |         | Driver: DDR4_0/MSC_i_0/MSC_i_1/MSC_i_251/MSC_i_252/MSC_i_253/MSC_i_254/s1_RNIPSG9/U0_RGB1   |
|        |         | Source: NETLIST                                                                             |
| 1796   | INT_NET | Net   : AXI4_interconnect_0.AXI4_interconnect_0.ACLK_syncReset                              |
|        |         | Driver: AXI4_interconnect_0/AXI4_interconnect_0/arst_aclk_sync/sysReset_RNIS449/U0_RGB1     |
|        |         | Source: NETLIST                                                                             |
| 292    | INT_NET | Net   : PROCESSOR_0/JTAG_DEBUG_0_TGT_TCK                                                    |
|        |         | Driver: PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_RGB1                            |
|        |         | Source: NETLIST                                                                             |
| 17     | INT_NET | Net   : PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/udrck_clkint                                  |
|        |         | Driver: PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_RGB1                  |
|        |         | Source: NETLIST                                                                             |
| 1      | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/CLKINT_CMD_Y                                                    |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/CLKINT_CMD/U0_RGB1                                              |
|        |         | Source: NETLIST                                                                             |
| 1      | INT_NET | Net   : CLOCKS_RESETS_0/RCOSC_0_RCOSC_160MHZ_GL                                             |
|        |         | Driver: CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_RGB1                               |
|        |         | Source: NETLIST                                                                             |
+--------+---------+---------------------------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 1678   | INT_NET | Net   : CLOCKS_RESETS_0_INT_RESET_N                                                                                                                                                                                                             |
|        |         | Driver: CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]                                                                                                                                                                          |
| 591    | INT_NET | Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/_T_164                                                                                                                                                         |
|        |         | Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q                                                              |
| 360    | INT_NET | Net   : DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/dfi_wrdata_phase_r1[0]                                                                                                                                                                         |
|        |         | Driver: DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_phase_r1[0]                                                                                                                                           |
| 294    | INT_NET | Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]                                                                                                                 |
|        |         | Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] |
| 288    | INT_NET | Net   : DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/dfi_wrdata_phase_r1[1]                                                                                                                                                                         |
|        |         | Driver: DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_phase_r1[1]                                                                                                                                           |
| 251    | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[1]                                                                                                                                          |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[1]                                                                                                           |
| 250    | INT_NET | Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]                                                                                                                 |
|        |         | Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] |
| 247    | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[4]                                                                                                                                          |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[4]                                                                                                           |
| 241    | INT_NET | Net   : AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset                                                                                                                                                            |
|        |         | Driver: AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset                                                                                                                                              |
| 239    | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[2]                                                                                                                                          |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[2]                                                                                                           |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                                                                                                                                                                                            |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 1678   | INT_NET | Net   : CLOCKS_RESETS_0_INT_RESET_N                                                                                                                                                                                                             |
|        |         | Driver: CLOCKS_RESETS_0/reset_synchronizer_0/genblk1.reset_sync_reg[1]                                                                                                                                                                          |
| 591    | INT_NET | Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/_T_164                                                                                                                                                         |
|        |         | Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q                                                              |
| 360    | INT_NET | Net   : DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/dfi_wrdata_phase_r1[0]                                                                                                                                                                         |
|        |         | Driver: DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_phase_r1[0]                                                                                                                                           |
| 294    | INT_NET | Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]                                                                                                                 |
|        |         | Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2] |
| 288    | INT_NET | Net   : DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/dfi_wrdata_phase_r1[1]                                                                                                                                                                         |
|        |         | Driver: DDR4_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_129/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_phase_r1[1]                                                                                                                                           |
| 251    | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[1]                                                                                                                                          |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[1]                                                                                                           |
| 250    | INT_NET | Net   : PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]                                                                                                                 |
|        |         | Driver: PROCESSOR_0/Mi_V_Processor_0/Mi_V_Processor_0/ChiselTop0/debug_1/dmInner/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7] |
| 247    | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[4]                                                                                                                                          |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[4]                                                                                                           |
| 241    | INT_NET | Net   : AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/sysReset                                                                                                                                                            |
|        |         | Driver: AXI4_interconnect_0/AXI4_interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset                                                                                                                                              |
| 239    | INT_NET | Net   : DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/write_callibration_offset[2]                                                                                                                                          |
|        |         | Driver: DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[2]                                                                                                           |
+--------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

