read -sv run_verilog_mid/adder_32b_9_78_c8bc27c9a1f30de6ac88dca13c9362f6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_78_c8bc27c9a1f30de6ac88dca13c9362f6_yosys.v
