#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Nov 05 08:13:12 2025
# Process ID: 5844
# Log file: C:/Xilinx/ise_projects/music_playing/planAhead_run_1/planAhead.log
# Journal file: C:/Xilinx/ise_projects/music_playing/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -278 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Xilinx/ise_projects/music_playing/pa.fromNetlist.tcl
# create_project -name music_playing -dir "C:/Xilinx/ise_projects/music_playing/planAhead_run_1" -part xc3s50antqg144-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Xilinx/ise_projects/music_playing/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Xilinx/ise_projects/music_playing} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Xilinx/ise_projects/music_playing/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50antqg144-5
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 4311364 kilobytes

Parsing EDIF File [./planAhead_run_1/music_playing.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/music_playing.data/cache/top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-5.lib.
Parsing UCF File [C:/Xilinx/ise_projects/music_playing/top.ucf]
Finished Parsing UCF File [C:/Xilinx/ise_projects/music_playing/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: efeaaa52
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 441.410 ; gain = 50.652
startgroup
set_property package_pin P125 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  final_clk_out]]
set_property package_pin "" [get_ports [list  key_in]]
startgroup
set_property package_pin P3 [get_ports final_clk_out]
endgroup
startgroup
set_property package_pin P139 [get_ports key_in]
endgroup
startgroup
set_property package_pin P4 [get_ports led_mode0]
endgroup
startgroup
set_property package_pin P5 [get_ports led_mode1]
endgroup
startgroup
set_property package_pin P6 [get_ports led_mode2]
endgroup
startgroup
set_property package_pin P135 [get_ports rst_n]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list final_clk_out]]
set_property iostandard LVCMOS33 [get_ports [list key_in]]
set_property iostandard LVCMOS33 [get_ports [list led_mode0]]
set_property iostandard LVCMOS33 [get_ports [list led_mode1]]
set_property iostandard LVCMOS33 [get_ports [list led_mode2]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list rst_n]]
save_constraints
startgroup
set_property package_pin P3 [get_ports final_clk_out]
endgroup
