{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764817595186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764817595187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 22:06:35 2025 " "Processing started: Wed Dec 03 22:06:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764817595187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764817595187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto_vhdl -c proyecto_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto_vhdl -c proyecto_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764817595187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764817595685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-arch_ram " "Found design unit 1: rw_96x8_sync-arch_ram" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/rw_96x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596196 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817596196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-arch_rom " "Found design unit 1: rom_128x8_sync-arch_rom" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/rom_128x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596202 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817596202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outports_16x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outports_16x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outports_16x8_sync-arch_outports " "Found design unit 1: outports_16x8_sync-arch_outports" {  } { { "outports_16x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/outports_16x8_sync.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596205 ""} { "Info" "ISGN_ENTITY_NAME" "1 outports_16x8_sync " "Found entity 1: outports_16x8_sync" {  } { { "outports_16x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/outports_16x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817596205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyecto_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proyecto_vhdl-rtl " "Found design unit 1: proyecto_vhdl-rtl" {  } { { "proyecto_vhdl.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/proyecto_vhdl.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596209 ""} { "Info" "ISGN_ENTITY_NAME" "1 proyecto_vhdl " "Found entity 1: proyecto_vhdl" {  } { { "proyecto_vhdl.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/proyecto_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817596209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817596209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyecto_vhdl " "Elaborating entity \"proyecto_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764817596253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync rom_128x8_sync:ROM1 " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"rom_128x8_sync:ROM1\"" {  } { { "proyecto_vhdl.vhd" "ROM1" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/proyecto_vhdl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817596278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync rw_96x8_sync:RAM1 " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"rw_96x8_sync:RAM1\"" {  } { { "proyecto_vhdl.vhd" "RAM1" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/proyecto_vhdl.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817596289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outports_16x8_sync outports_16x8_sync:OUTP1 " "Elaborating entity \"outports_16x8_sync\" for hierarchy \"outports_16x8_sync:OUTP1\"" {  } { { "proyecto_vhdl.vhd" "OUTP1" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/proyecto_vhdl.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817596302 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rw_96x8_sync:RAM1\|RW " "RAM logic \"rw_96x8_sync:RAM1\|RW\" is uninferred due to asynchronous read logic" {  } { { "rw_96x8_sync.vhd" "RW" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/proyecto_vhdl/rw_96x8_sync.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1764817596584 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1764817596584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764817598371 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764817603239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764817603239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4237 " "Implemented 4237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "147 " "Implemented 147 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764817603811 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764817603811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3954 " "Implemented 3954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764817603811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764817603811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764817603871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 22:06:43 2025 " "Processing ended: Wed Dec 03 22:06:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764817603871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764817603871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764817603871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764817603871 ""}
