==49761== Cachegrind, a cache and branch-prediction profiler
==49761== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==49761== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==49761== Command: ./stitch .
==49761== 
--49761-- warning: L3 cache found, using its data for the LL simulation.
--49761-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--49761-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==49761== brk segment overflow in thread #1: can't grow to 0x4a37000
==49761== (see section Limitations in user manual)
==49761== NOTE: further instances of this message will not be shown
==49761== 
==49761== I   refs:      253,517,705,710
==49761== I1  misses:              1,697
==49761== LLi misses:              1,693
==49761== I1  miss rate:            0.00%
==49761== LLi miss rate:            0.00%
==49761== 
==49761== D   refs:       68,980,624,510  (45,322,620,961 rd   + 23,658,003,549 wr)
==49761== D1  misses:          8,140,110  (     4,862,730 rd   +      3,277,380 wr)
==49761== LLd misses:          7,896,126  (     4,693,032 rd   +      3,203,094 wr)
==49761== D1  miss rate:             0.0% (           0.0%     +            0.0%  )
==49761== LLd miss rate:             0.0% (           0.0%     +            0.0%  )
==49761== 
==49761== LL refs:             8,141,807  (     4,864,427 rd   +      3,277,380 wr)
==49761== LL misses:           7,897,819  (     4,694,725 rd   +      3,203,094 wr)
==49761== LL miss rate:              0.0% (           0.0%     +            0.0%  )
