

================================================================
== Vitis HLS Report for 'spmm_hls'
================================================================
* Date:           Tue Sep  9 18:13:40 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_A_fu_112                                             |load_A                                             |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121  |spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      143|    -|
|FIFO                 |        -|     -|        7|       46|    -|
|Instance             |        0|     -|     1571|     2723|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       67|    -|
|Register             |        -|     -|      161|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1739|     2979|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |control_r_s_axi_U                                             |control_r_s_axi                                    |        0|   0|   100|   168|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|   220|   360|    0|
    |gmem0_m_axi_U                                                 |gmem0_m_axi                                        |        0|   0|  1010|  1708|    0|
    |grp_load_A_fu_112                                             |load_A                                             |        0|   0|   204|   378|    0|
    |grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121  |spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1  |        0|   0|    37|   109|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                   |        0|   0|  1571|  2723|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |A_stream_fifo_U  |        0|  7|   0|    -|    16|   64|     1024|
    +-----------------+---------+---+----+-----+------+-----+---------+
    |Total            |        0|  7|   0|    0|    16|   64|     1024|
    +-----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_127_p2     |         +|   0|  0|  39|          32|           4|
    |sub_ln71_1_fu_159_p2   |         -|   0|  0|  36|           1|          29|
    |sub_ln71_fu_140_p2     |         -|   0|  0|  39|           5|          32|
    |select_ln71_fu_179_p3  |    select|   0|  0|  29|           1|          29|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 143|          39|          94|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |A_stream_read   |   9|          2|    1|          2|
    |A_stream_write  |   9|          2|    1|          2|
    |ap_NS_fsm       |  31|          6|    1|          6|
    |gmem0_ARVALID   |   9|          2|    1|          2|
    |gmem0_RREADY    |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  67|         14|    5|         14|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |A_read_reg_202                                                             |  64|   0|   64|          0|
    |ap_CS_fsm                                                                  |   5|   0|    5|          0|
    |grp_load_A_fu_112_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1_fu_121_ap_start_reg  |   1|   0|    1|          0|
    |nnz_read_reg_195                                                           |  32|   0|   32|          0|
    |select_ln71_reg_213                                                        |  29|   0|   29|          0|
    |tmp_reg_218                                                                |  29|   0|   33|          4|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 161|   0|  165|          4|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    5|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    5|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|      spmm_hls|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|      spmm_hls|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|      spmm_hls|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN        |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA        |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY      |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR       |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN        |  out|    8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST      |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT       |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS        |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA        |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP        |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID          |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER        |   in|    1|       m_axi|         gmem1|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

