<stg><name>fp2mul503_mont.781107_Pipeline_VITIS_LOOP_349_1140</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_181 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_181"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %add_ln195_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln195

]]></Node>
<StgValue><ssdm name="add_ln195_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset

]]></Node>
<StgValue><ssdm name="b_offset_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln347 = store i4 0, i4 %i_181

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc.i.i38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i.i38:1 %i = load i4 %i_181

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i38:2 %icmp_ln349 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i38:4 %add_ln349 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i38:5 %br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i38.split, void %for.inc.i.i53.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.i38.split:2 %trunc_ln350 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i.i38.split:3 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln350, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:4 %zext_ln350_39 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln350_39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.i38.split:5 %add_ln350 = add i9 %zext_ln350_39, i9 %b_offset_read

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i38.split:6 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln350, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:7 %zext_ln350_40 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln350_40"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i38.split:8 %coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln350_40

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:9 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.i38.split:12 %add_ln350_19 = add i9 %zext_ln350_39, i9 %add_ln195_read

]]></Node>
<StgValue><ssdm name="add_ln350_19"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i38.split:13 %lshr_ln350_5 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln350_19, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln350_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:14 %zext_ln350_42 = zext i6 %lshr_ln350_5

]]></Node>
<StgValue><ssdm name="zext_ln350_42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i38.split:15 %coeff_addr_7 = getelementptr i64 %coeff, i32 0, i32 %zext_ln350_42

]]></Node>
<StgValue><ssdm name="coeff_addr_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:16 %coeff_load_7 = load i6 %coeff_addr_7

]]></Node>
<StgValue><ssdm name="coeff_load_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i38.split:32 %store_ln347 = store i4 %add_ln349, i4 %i_181

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i38:0 %carry = phi i1 %tmp, void %for.inc.i.i38.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i38:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:9 %coeff_load = load i6 %coeff_addr

]]></Node>
<StgValue><ssdm name="coeff_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.i38.split:10 %zext_ln350_41 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln350_41"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:11 %tempReg = add i64 %coeff_load, i64 %zext_ln350_41

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i.i38.split:16 %coeff_load_7 = load i6 %coeff_addr_7

]]></Node>
<StgValue><ssdm name="coeff_load_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.inc.i.i53.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i38.split:0 %specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln347"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i38.split:1 %specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:17 %add_ln350_20 = add i64 %coeff_load_7, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln350_20"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.i38.split:18 %zext_ln350_43 = zext i3 %trunc_ln350

]]></Node>
<StgValue><ssdm name="zext_ln350_43"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i38.split:19 %t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln350_43

]]></Node>
<StgValue><ssdm name="t2_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.i.i38.split:20 %store_ln350 = store i64 %add_ln350_20, i3 %t2_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:21 %xor_ln350_64 = xor i64 %add_ln350_20, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350_64"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:22 %xor_ln350_65 = xor i64 %coeff_load_7, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350_65"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:23 %or_ln350_28 = or i64 %xor_ln350_64, i64 %xor_ln350_65

]]></Node>
<StgValue><ssdm name="or_ln350_28"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i38.split:24 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i38.split:25 %xor_ln350_73 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln350_73"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="64">
<![CDATA[
for.inc.i.i38.split:26 %trunc_ln350_35 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln350_35"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.i.i38.split:27 %xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_73, i63 %trunc_ln350_35

]]></Node>
<StgValue><ssdm name="xor_ln350_s"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:28 %and_ln350 = and i64 %coeff_load, i64 %xor_ln350_s

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:29 %xor_ln350_67 = xor i64 %or_ln350_28, i64 %add_ln350_20

]]></Node>
<StgValue><ssdm name="xor_ln350_67"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i38.split:30 %or_ln350_29 = or i64 %xor_ln350_67, i64 %and_ln350

]]></Node>
<StgValue><ssdm name="or_ln350_29"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.i38.split:31 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_29, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i38.split:33 %br_ln349 = br void %for.inc.i.i38

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="b_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_offset"/></StgValue>
</port>
<port id="68" name="coeff" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeff"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="add_ln195" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln195"/></StgValue>
</port>
<port id="70" name="t2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="t2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="72" from="StgValue_71" to="i_181" fromId="71" toId="6">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="75" from="coeff" to="specbramwithbyteenable_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i9" to="add_ln195_read" fromId="76" toId="8">
</dataflow>
<dataflow id="78" from="add_ln195" to="add_ln195_read" fromId="69" toId="8">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i9" to="b_offset_read" fromId="76" toId="9">
</dataflow>
<dataflow id="80" from="b_offset" to="b_offset_read" fromId="67" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_81" to="store_ln347" fromId="81" toId="10">
</dataflow>
<dataflow id="83" from="i_181" to="store_ln347" fromId="6" toId="10">
</dataflow>
<dataflow id="84" from="i_181" to="i" fromId="6" toId="12">
</dataflow>
<dataflow id="85" from="i" to="icmp_ln349" fromId="12" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="icmp_ln349" fromId="86" toId="13">
</dataflow>
<dataflow id="88" from="i" to="add_ln349" fromId="12" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln349" fromId="89" toId="14">
</dataflow>
<dataflow id="91" from="icmp_ln349" to="br_ln349" fromId="13" toId="15">
</dataflow>
<dataflow id="92" from="i" to="trunc_ln350" fromId="12" toId="16">
</dataflow>
<dataflow id="94" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="93" toId="17">
</dataflow>
<dataflow id="95" from="trunc_ln350" to="shl_ln" fromId="16" toId="17">
</dataflow>
<dataflow id="97" from="StgValue_96" to="shl_ln" fromId="96" toId="17">
</dataflow>
<dataflow id="98" from="shl_ln" to="zext_ln350_39" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="zext_ln350_39" to="add_ln350" fromId="18" toId="19">
</dataflow>
<dataflow id="100" from="b_offset_read" to="add_ln350" fromId="9" toId="19">
</dataflow>
<dataflow id="102" from="_ssdm_op_PartSelect.i6.i9.i32.i32" to="lshr_ln" fromId="101" toId="20">
</dataflow>
<dataflow id="103" from="add_ln350" to="lshr_ln" fromId="19" toId="20">
</dataflow>
<dataflow id="105" from="StgValue_104" to="lshr_ln" fromId="104" toId="20">
</dataflow>
<dataflow id="107" from="StgValue_106" to="lshr_ln" fromId="106" toId="20">
</dataflow>
<dataflow id="108" from="lshr_ln" to="zext_ln350_40" fromId="20" toId="21">
</dataflow>
<dataflow id="109" from="coeff" to="coeff_addr" fromId="68" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_110" to="coeff_addr" fromId="110" toId="22">
</dataflow>
<dataflow id="112" from="zext_ln350_40" to="coeff_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="113" from="coeff_addr" to="coeff_load" fromId="22" toId="23">
</dataflow>
<dataflow id="114" from="zext_ln350_39" to="add_ln350_19" fromId="18" toId="24">
</dataflow>
<dataflow id="115" from="add_ln195_read" to="add_ln350_19" fromId="8" toId="24">
</dataflow>
<dataflow id="116" from="_ssdm_op_PartSelect.i6.i9.i32.i32" to="lshr_ln350_5" fromId="101" toId="25">
</dataflow>
<dataflow id="117" from="add_ln350_19" to="lshr_ln350_5" fromId="24" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_104" to="lshr_ln350_5" fromId="104" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_106" to="lshr_ln350_5" fromId="106" toId="25">
</dataflow>
<dataflow id="120" from="lshr_ln350_5" to="zext_ln350_42" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="coeff" to="coeff_addr_7" fromId="68" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_110" to="coeff_addr_7" fromId="110" toId="27">
</dataflow>
<dataflow id="123" from="zext_ln350_42" to="coeff_addr_7" fromId="26" toId="27">
</dataflow>
<dataflow id="124" from="coeff_addr_7" to="coeff_load_7" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="add_ln349" to="store_ln347" fromId="14" toId="29">
</dataflow>
<dataflow id="126" from="i_181" to="store_ln347" fromId="6" toId="29">
</dataflow>
<dataflow id="127" from="tmp" to="carry" fromId="52" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln349" to="carry" fromId="53" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="130" from="StgValue_129" to="carry" fromId="129" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln0" to="carry" fromId="11" toId="30">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="132" toId="31">
</dataflow>
<dataflow id="135" from="StgValue_134" to="speclooptripcount_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_134" to="speclooptripcount_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="137" from="StgValue_134" to="speclooptripcount_ln0" fromId="134" toId="31">
</dataflow>
<dataflow id="138" from="coeff_addr" to="coeff_load" fromId="22" toId="32">
</dataflow>
<dataflow id="139" from="carry" to="zext_ln350_41" fromId="30" toId="33">
</dataflow>
<dataflow id="140" from="coeff_load" to="tempReg" fromId="32" toId="34">
</dataflow>
<dataflow id="141" from="zext_ln350_41" to="tempReg" fromId="33" toId="34">
</dataflow>
<dataflow id="142" from="coeff_addr_7" to="coeff_load_7" fromId="27" toId="35">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecPipeline" to="specpipeline_ln347" fromId="143" toId="36">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specpipeline_ln347" fromId="145" toId="36">
</dataflow>
<dataflow id="147" from="StgValue_110" to="specpipeline_ln347" fromId="110" toId="36">
</dataflow>
<dataflow id="148" from="StgValue_110" to="specpipeline_ln347" fromId="110" toId="36">
</dataflow>
<dataflow id="149" from="StgValue_110" to="specpipeline_ln347" fromId="110" toId="36">
</dataflow>
<dataflow id="151" from="empty_44" to="specpipeline_ln347" fromId="150" toId="36">
</dataflow>
<dataflow id="153" from="_ssdm_op_SpecLoopName" to="specloopname_ln349" fromId="152" toId="37">
</dataflow>
<dataflow id="155" from="empty_32" to="specloopname_ln349" fromId="154" toId="37">
</dataflow>
<dataflow id="156" from="coeff_load_7" to="add_ln350_20" fromId="35" toId="38">
</dataflow>
<dataflow id="157" from="tempReg" to="add_ln350_20" fromId="34" toId="38">
</dataflow>
<dataflow id="158" from="trunc_ln350" to="zext_ln350_43" fromId="16" toId="39">
</dataflow>
<dataflow id="159" from="t2" to="t2_addr" fromId="70" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_110" to="t2_addr" fromId="110" toId="40">
</dataflow>
<dataflow id="161" from="zext_ln350_43" to="t2_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="162" from="add_ln350_20" to="store_ln350" fromId="38" toId="41">
</dataflow>
<dataflow id="163" from="t2_addr" to="store_ln350" fromId="40" toId="41">
</dataflow>
<dataflow id="164" from="add_ln350_20" to="xor_ln350_64" fromId="38" toId="42">
</dataflow>
<dataflow id="165" from="tempReg" to="xor_ln350_64" fromId="34" toId="42">
</dataflow>
<dataflow id="166" from="coeff_load_7" to="xor_ln350_65" fromId="35" toId="43">
</dataflow>
<dataflow id="167" from="tempReg" to="xor_ln350_65" fromId="34" toId="43">
</dataflow>
<dataflow id="168" from="xor_ln350_64" to="or_ln350_28" fromId="42" toId="44">
</dataflow>
<dataflow id="169" from="xor_ln350_65" to="or_ln350_28" fromId="43" toId="44">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel1" fromId="170" toId="45">
</dataflow>
<dataflow id="172" from="tempReg" to="bit_sel1" fromId="34" toId="45">
</dataflow>
<dataflow id="174" from="StgValue_173" to="bit_sel1" fromId="173" toId="45">
</dataflow>
<dataflow id="175" from="bit_sel1" to="xor_ln350_73" fromId="45" toId="46">
</dataflow>
<dataflow id="177" from="StgValue_176" to="xor_ln350_73" fromId="176" toId="46">
</dataflow>
<dataflow id="178" from="tempReg" to="trunc_ln350_35" fromId="34" toId="47">
</dataflow>
<dataflow id="180" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln350_s" fromId="179" toId="48">
</dataflow>
<dataflow id="181" from="xor_ln350_73" to="xor_ln350_s" fromId="46" toId="48">
</dataflow>
<dataflow id="182" from="trunc_ln350_35" to="xor_ln350_s" fromId="47" toId="48">
</dataflow>
<dataflow id="183" from="coeff_load" to="and_ln350" fromId="32" toId="49">
</dataflow>
<dataflow id="184" from="xor_ln350_s" to="and_ln350" fromId="48" toId="49">
</dataflow>
<dataflow id="185" from="or_ln350_28" to="xor_ln350_67" fromId="44" toId="50">
</dataflow>
<dataflow id="186" from="add_ln350_20" to="xor_ln350_67" fromId="38" toId="50">
</dataflow>
<dataflow id="187" from="xor_ln350_67" to="or_ln350_29" fromId="50" toId="51">
</dataflow>
<dataflow id="188" from="and_ln350" to="or_ln350_29" fromId="49" toId="51">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="189" toId="52">
</dataflow>
<dataflow id="191" from="or_ln350_29" to="tmp" fromId="51" toId="52">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp" fromId="192" toId="52">
</dataflow>
<dataflow id="194" from="icmp_ln349" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="195" from="icmp_ln349" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="196" from="icmp_ln349" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
