
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _167_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _165_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    0.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12    0.12 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.06    0.00    0.12 ^ clkbuf_2_1__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.04    0.06    0.14    0.27 ^ clkbuf_2_1__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_1__leaf_CLK (net)
                  0.06    0.00    0.27 ^ _167_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.09    0.34    0.61 ^ _167_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         x1_0.A (net)
                  0.09    0.00    0.61 ^ _087_/A1 (sky130_fd_sc_hd__o21ai_1)
     3    0.01    0.07    0.10    0.71 v _087_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _042_ (net)
                  0.07    0.00    0.71 v _089_/A3 (sky130_fd_sc_hd__a31o_1)
     3    0.01    0.07    0.26    0.97 v _089_/X (sky130_fd_sc_hd__a31o_1)
                                         _044_ (net)
                  0.07    0.00    0.97 v _092_/A2 (sky130_fd_sc_hd__o211a_1)
     3    0.01    0.06    0.24    1.21 v _092_/X (sky130_fd_sc_hd__o211a_1)
                                         _047_ (net)
                  0.06    0.00    1.21 v _095_/A3 (sky130_fd_sc_hd__o311a_1)
     3    0.01    0.07    0.32    1.53 v _095_/X (sky130_fd_sc_hd__o311a_1)
                                         _050_ (net)
                  0.07    0.00    1.53 v _098_/A3 (sky130_fd_sc_hd__o311a_1)
     2    0.00    0.06    0.30    1.83 v _098_/X (sky130_fd_sc_hd__o311a_1)
                                         _053_ (net)
                  0.06    0.00    1.83 v _101_/A3 (sky130_fd_sc_hd__o311a_1)
     3    0.01    0.08    0.32    2.15 v _101_/X (sky130_fd_sc_hd__o311a_1)
                                         _056_ (net)
                  0.08    0.00    2.15 v _104_/A3 (sky130_fd_sc_hd__o311a_1)
     3    0.01    0.08    0.32    2.47 v _104_/X (sky130_fd_sc_hd__o311a_1)
                                         _059_ (net)
                  0.08    0.00    2.47 v _107_/A3 (sky130_fd_sc_hd__o311a_1)
     2    0.01    0.07    0.31    2.78 v _107_/X (sky130_fd_sc_hd__o311a_1)
                                         _062_ (net)
                  0.07    0.00    2.78 v _109_/A3 (sky130_fd_sc_hd__o31a_1)
     2    0.01    0.07    0.27    3.05 v _109_/X (sky130_fd_sc_hd__o31a_1)
                                         _064_ (net)
                  0.07    0.00    3.05 v _113_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.13    3.18 v _113_/Y (sky130_fd_sc_hd__xnor2_1)
                                         x1_15.S (net)
                  0.04    0.00    3.18 v _165_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.18   data arrival time

                          6.15    6.15   clock core_clock (rise edge)
                          0.00    6.15   clock source latency
     1    0.01    0.00    0.00    6.15 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    6.15 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.12    6.27 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.06    0.00    6.27 ^ clkbuf_2_3__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.15    6.42 ^ clkbuf_2_3__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_3__leaf_CLK (net)
                  0.06    0.00    6.42 ^ _165_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    6.42   clock reconvergence pessimism
                         -0.11    6.31   library setup time
                                  6.31   data required time
-----------------------------------------------------------------------------
                                  6.31   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  A[0]
  A[10]
  A[11]
  A[12]
  A[13]
  A[14]
  A[15]
  A[1]
  A[2]
  A[3]
  A[4]
  A[5]
  A[6]
  A[7]
  A[8]
  A[9]
  B[0]
  B[10]
  B[11]
  B[12]
  B[13]
  B[14]
  B[15]
  B[1]
  B[2]
  B[3]
  B[4]
  B[5]
  B[6]
  B[7]
  B[8]
  B[9]
  Cin
Warning: There are 50 unconstrained endpoints.
  Cout
  S[0]
  S[10]
  S[11]
  S[12]
  S[13]
  S[14]
  S[15]
  S[1]
  S[2]
  S[3]
  S[4]
  S[5]
  S[6]
  S[7]
  S[8]
  S[9]
  _167_/D
  _168_/D
  _169_/D
  _170_/D
  _171_/D
  _172_/D
  _173_/D
  _174_/D
  _175_/D
  _176_/D
  _177_/D
  _178_/D
  _179_/D
  _180_/D
  _181_/D
  _182_/D
  _183_/D
  _184_/D
  _185_/D
  _186_/D
  _187_/D
  _188_/D
  _189_/D
  _190_/D
  _191_/D
  _192_/D
  _193_/D
  _194_/D
  _195_/D
  _196_/D
  _197_/D
  _198_/D
  _199_/D
