verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/uart_tx_6.v"
verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/uart_rx_5.v"
verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/spi_slave_4.v"
verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/cclk_detector_3.v"
verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/avr_interface_2.v"
verilog work "E:/GitHub/Mojo/SerialPortEcho/work/planAhead/SerialPortEcho/SerialPortEcho.srcs/sources_1/imports/verilog/mojo_top_0.v"
