(pcb "C:\Users\z00m\Downloads\keyface-external\keyface-external.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  181610 -133858  165481 -133858  165481 -125222  163576 -125222
            163576 -133858  99060 -133858  99060 -48387  181610 -48387  181610 -133858)
    )
    (keepout "" (polygon F.Cu 0  181483 -57150  175895 -57150  175895 -48514  181483 -48514
            181483 -57150))
    (keepout "" (polygon B.Cu 0  181483 -57150  175895 -57150  175895 -48514  181483 -48514
            181483 -57150))
    (keepout "" (polygon F.Cu 0  105156 -57150  99187 -57150  99187 -48514  105156 -48514
            105156 -57150))
    (keepout "" (polygon B.Cu 0  105156 -57150  99187 -57150  99187 -48514  105156 -48514
            105156 -57150))
    (keepout "" (polygon F.Cu 0  105156 -133858  99187 -133858  99187 -124460  105156 -124460
            105156 -133858))
    (keepout "" (polygon B.Cu 0  105156 -133858  99187 -133858  99187 -124460  105156 -124460
            105156 -133858))
    (keepout "" (polygon F.Cu 0  181483 -133731  175895 -133731  175895 -124333  181483 -124333
            181483 -133731))
    (keepout "" (polygon B.Cu 0  181483 -133731  175895 -133731  175895 -124333  181483 -124333
            181483 -133731))
    (keepout "" (polygon F.Cu 0  165735 -56769  163322 -56769  163322 -48514  165735 -48514
            165735 -56769))
    (keepout "" (polygon B.Cu 0  165735 -56769  163322 -56769  163322 -48514  165735 -48514
            165735 -56769))
    (keepout "" (polygon F.Cu 0  161036 -133858  160401 -133858  160401 -125476  161036 -125476
            161036 -133858))
    (keepout "" (polygon B.Cu 0  161036 -133858  160401 -133858  160401 -125476  161036 -125476
            161036 -133858))
    (keepout "" (polygon F.Cu 0  161036 -56769  160401 -56769  160401 -48387  161036 -48387
            161036 -56769))
    (keepout "" (polygon B.Cu 0  161036 -56769  160401 -56769  160401 -48387  161036 -48387
            161036 -56769))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (place D3 101727 -75692 front 90 (PN BAT42))
      (place D1 104902 -75692 front 90 (PN BAT42))
    )
    (component MountingHole:MountingHole_2.2mm_M2_Pad_Via
      (place H1 102870 -59690 front 0 (PN MountingHole_2.2mm_M2_Pad_Via))
      (place H2 177800 -59690 front 0 (PN MountingHole_2.2mm_M2_Pad_Via))
      (place H3 177800 -121793 front 0 (PN MountingHole_2.2mm_M2_Pad_Via))
      (place H4 102870 -121920 front 0 (PN MountingHole_2.2mm_M2_Pad_Via))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C1 165354 -61849 front 180 (PN 100uF))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (place C2 119253 -97536 front 0 (PN 47p))
      (place C7 120396 -85892 front 270 (PN 33p))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (place C3 119253 -101473 front 0 (PN 47p))
      (place C6 120523 -70612 front 90 (PN 33p))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (place C4 172720 -95885 front 180 (PN 100n))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (place C5 109728 -63246 front 0 (PN 100n))
    )
    (component "Package_DIP:DIP-18_W7.62mm"
      (place IC1 108458 -68072 front 0 (PN PIC16F84))
    )
    (component "Package_DIP:DIP-24_W15.24mm"
      (place IC2 145669 -68072 front 0 (PN MHB8804))
    )
    (component "Package_DIP:DIP-24_W15.24mm::1"
      (place IC3 124841 -68072 front 0 (PN MHB8804))
    )
    (component "Package_DIP:DIP-20_W7.62mm"
      (place IC4 166388 -68107.6 front 0 (PN 74LS373))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place IC5 132334 -101473 front 0 (PN 74LS09))
      (place IC7 166370 -101473 front 0 (PN 74LS32))
    )
    (component "Package_DIP:DIP-14_W7.62mm::1"
      (place IC6 145669 -101473 front 0 (PN SN74LS07N))
    )
    (component "Crystal:Crystal_HC49-U_Vertical"
      (place Q1 120523 -80645 front 90 (PN "4 MHz"))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical
      (place R11 113411 -101473 front 0 (PN 560R))
      (place R13 179832 -95885 front 180 (PN 560R))
      (place R21 125222 -63373 front 90 (PN 10k))
      (place R24 137541 -63373 front 90 (PN 10k))
      (place R32 179832 -72644 front 180 (PN 4k7))
      (place R34 179832 -81915 front 180 (PN 4k7))
      (place R36 179832 -91059 front 180 (PN 4k7))
      (place R37 115824 -93599 front 180 (PN 4k7))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical::1
      (place R12 113284 -97536 front 0 (PN 560R))
      (place R22 129413 -63373 front 90 (PN 10k))
      (place R23 133477 -63373 front 90 (PN 10k))
      (place R31 179832 -68072 front 180 (PN 4k7))
      (place R33 179832 -77343 front 180 (PN 4k7))
      (place R35 179832 -86487 front 180 (PN 4k7))
      (place R38 115824 -105664 front 180 (PN 4k7))
    )
    (component "Package_TO_SOT_THT:TO-92"
      (place T1 144272 -63119 front 90 (PN BC547))
    )
    (component "Package_TO_SOT_THT:TO-92::1"
      (place T2 151638 -63119 front 90 (PN BC547))
    )
    (component "zx-spectrum:zxs48kbus"
      (place X1 141993 -52718 front 270 (PN ZXS_48k_BUS))
      (place X2 141986 -129794 front 270 (PN ZXS_48k_BUS))
    )
    (component "zx-spectrum:MiniDin6"
      (place J1 105410 -99695 front 90 (PN "Mini-DIN-6"))
    )
    (component Connector_USB:USB_A_Wuerth_614004134726_Horizontal
      (place J2 111887 -113411 front 0 (PN USB_A))
    )
    (component "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (place D2 104902 -80772 front 270 (PN BAT42))
      (place D4 101727 -80772 front 270 (PN BAT42))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::2
      (place C8 151892 -120142 front 180 (PN 100n))
    )
    (component Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::3
      (place C9 113157 -119507 front 0 (PN 100n))
    )
  )
  (library
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal"
      (outline (path signal 50  8670 1250  -1050 1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  1810 1000  1810 -1000))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image MountingHole:MountingHole_2.2mm_M2_Pad_Via
      (outline (path signal 50  2450 0  2373.03 -609.29  2146.95 -1180.3  1785.97 -1677.14
            1312.78 -2068.6  757.092 -2330.09  153.837 -2445.16  -459.084 -2406.6
            -1043.16 -2216.83  -1561.69 -1887.76  -1982.09 -1440.07  -2277.95 -901.905
            -2430.68 -307.066  -2430.68 307.066  -2277.95 901.905  -1982.09 1440.07
            -1561.69 1887.76  -1043.16 2216.83  -459.084 2406.6  153.837 2445.16
            757.092 2330.09  1312.78 2068.6  1785.97 1677.14  2146.95 1180.3
            2373.03 609.29  2450 0))
      (outline (path signal 150  2200 0  2118.42 -593.553  1879.72 -1143.09  1501.62 -1607.84
            1012.14 -1953.35  447.603 -2153.99  -150.133 -2194.87  -736.735 -2072.97
            -1268.7 -1797.33  -1706.57 -1388.39  -2017.87 -876.482  -2179.51 -299.567
            -2179.51 299.567  -2017.87 876.482  -1706.57 1388.39  -1268.7 1797.33
            -736.735 2072.97  -150.133 2194.87  447.603 2153.99  1012.14 1953.35
            1501.62 1607.84  1879.72 1143.09  2118.42 593.553  2200 0))
      (pin Round[A]Pad_700_um 1 1166.73 1166.73)
      (pin Round[A]Pad_700_um 1@1 0 1650)
      (pin Round[A]Pad_700_um 1@2 -1166.73 1166.73)
      (pin Round[A]Pad_700_um 1@3 -1650 0)
      (pin Round[A]Pad_700_um 1@4 -1166.73 -1166.73)
      (pin Round[A]Pad_700_um 1@5 0 -1650)
      (pin Round[A]Pad_700_um 1@6 1166.73 -1166.73)
      (pin Round[A]Pad_700_um 1@7 1650 0)
      (pin Round[A]Pad_4400_um 1@8 0 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 100  4400 0  4321.02 -700.941  4088.05 -1366.73  3712.77 -1963.99
            3213.99 -2462.77  2616.73 -2838.05  1950.94 -3071.02  1250 -3150
            549.059 -3071.02  -116.734 -2838.05  -713.993 -2462.77  -1212.77 -1963.99
            -1588.05 -1366.73  -1821.02 -700.941  -1900 0  -1821.02 700.941
            -1588.05 1366.73  -1212.77 1963.99  -713.993 2462.77  -116.734 2838.05
            549.059 3071.02  1250 3150  1950.94 3071.02  2616.73 2838.05
            3213.99 2462.77  3712.77 1963.99  4088.05 1366.73  4321.02 700.941
            4400 0))
      (outline (path signal 120  4520 0  4438.01 -727.643  4196.17 -1418.8  3806.59 -2038.81
            3288.81 -2556.59  2668.8 -2946.17  1977.64 -3188.01  1250 -3270
            522.357 -3188.01  -168.8 -2946.17  -788.812 -2556.59  -1306.59 -2038.81
            -1696.17 -1418.8  -1938.01 -727.643  -2020 0  -1938.01 727.643
            -1696.17 1418.8  -1306.59 2038.81  -788.812 2556.59  -168.8 2946.17
            522.357 3188.01  1250 3270  1977.64 3188.01  2668.8 2946.17
            3288.81 2556.59  3806.59 2038.81  4196.17 1418.8  4438.01 727.643
            4520 0))
      (outline (path signal 50  4650 0  4570.51 -730.899  4335.76 -1427.62  3956.72 -2057.59
            3451.11 -2591.35  2842.59 -3003.94  2159.6 -3276.07  1434.07 -3395.01
            699.941 -3355.21  -8.47 -3158.52  -658.036 -2814.14  -1218.38 -2338.18
            -1663.31 -1752.88  -1972.02 -1085.62  -2130.07 -367.605  -2130.07 367.605
            -1972.02 1085.62  -1663.31 1752.88  -1218.38 2338.18  -658.036 2814.14
            -8.47 3158.52  699.941 3355.21  1434.07 3395.01  2159.6 3276.07
            2842.59 3003.94  3451.11 2591.35  3956.72 2057.59  4335.76 1427.62
            4570.51 730.899  4650 0))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm
      (outline (path signal 50  3550 1250  -1050 1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  -250 1000  -250 -1000))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W2.0mm_P2.50mm::1
      (outline (path signal 100  -250 1000  -250 -1000))
      (outline (path signal 100  -250 -1000  2750 -1000))
      (outline (path signal 100  2750 -1000  2750 1000))
      (outline (path signal 100  2750 1000  -250 1000))
      (outline (path signal 120  -370 1120  2870 1120))
      (outline (path signal 120  -370 -1120  2870 -1120))
      (outline (path signal 120  -370 1120  -370 1055))
      (outline (path signal 120  -370 -1055  -370 -1120))
      (outline (path signal 120  2870 1120  2870 1055))
      (outline (path signal 120  2870 -1055  2870 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  3550 -1250))
      (outline (path signal 50  3550 -1250  3550 1250))
      (outline (path signal 50  3550 1250  -1050 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::1
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-18_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -21590))
      (outline (path signal 100  6985 -21590  635 -21590))
      (outline (path signal 100  635 -21590  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -21650))
      (outline (path signal 120  1160 -21650  6460 -21650))
      (outline (path signal 120  6460 -21650  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -21850))
      (outline (path signal 50  -1100 -21850  8700 -21850))
      (outline (path signal 50  8700 -21850  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -29500  16300 1550))
      (outline (path signal 50  -1050 -29500  16300 -29500))
      (outline (path signal 50  -1050 1550  -1050 -29500))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 50  -1050 1550  -1050 -29500))
      (outline (path signal 50  -1050 -29500  16300 -29500))
      (outline (path signal 50  16300 -29500  16300 1550))
      (outline (path signal 50  16300 1550  -1050 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm::1"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Crystal:Crystal_HC49-U_Vertical"
      (outline (path signal 100  -685 2325  5565 2325))
      (outline (path signal 100  -685 -2325  5565 -2325))
      (outline (path signal 100  -560 2000  5440 2000))
      (outline (path signal 100  -560 -2000  5440 -2000))
      (outline (path signal 120  -685 2525  5565 2525))
      (outline (path signal 120  -685 -2525  5565 -2525))
      (outline (path signal 50  -3500 2800  -3500 -2800))
      (outline (path signal 50  -3500 -2800  8400 -2800))
      (outline (path signal 50  8400 -2800  8400 2800))
      (outline (path signal 50  8400 2800  -3500 2800))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 4880 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (outline (path signal 120  920 0  840.462 -374.198  615.6 -683.693  284.296 -874.972
            -96.166 -914.96  -460 -796.743  -744.296 -540.762  -899.896 -191.279
            -899.896 191.279  -744.296 540.762  -460 796.743  -96.166 914.96
            284.296 874.972  615.6 683.693  840.462 374.198  920 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  920 0  1540 0))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  -1050 -1050  3490 -1050))
      (outline (path signal 50  3490 -1050  3490 1050))
      (outline (path signal 50  3490 1050  -1050 1050))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 2540 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P2.54mm_Vertical::1
      (outline (path signal 50  3490 1050  -1050 1050))
      (outline (path signal 50  3490 -1050  3490 1050))
      (outline (path signal 50  -1050 -1050  3490 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  920 0  1540 0))
      (outline (path signal 100  0 0  2540 0))
      (outline (path signal 120  920 0  840.462 -374.198  615.6 -683.693  284.296 -874.972
            -96.166 -914.96  -460 -796.743  -744.296 -540.762  -899.896 -191.279
            -899.896 191.279  -744.296 540.762  -460 796.743  -96.166 914.96
            284.296 874.972  615.6 683.693  840.462 374.198  920 0))
      (outline (path signal 100  800 0  720.775 -347.107  498.792 -625.465  178.017 -779.942
            -178.017 -779.942  -498.792 -625.465  -720.775 -347.107  -800 0
            -720.775 347.107  -498.792 625.465  -178.017 779.942  178.017 779.942
            498.792 625.465  720.775 347.107  800 0))
      (pin Oval[A]Pad_1400x1400_um 2 2540 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-92"
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 120  -530 -1850  3070 -1850))
      (pin Rect[A]Pad_1300x1300_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_1300_um (rotate 90) 3 2540 0)
      (pin Round[A]Pad_1300_um (rotate 90) 2 1270 1270)
    )
    (image "Package_TO_SOT_THT:TO-92::1"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Round[A]Pad_1300_um (rotate 90) 2 1270 1270)
      (pin Round[A]Pad_1300_um (rotate 90) 3 2540 0)
      (pin Rect[A]Pad_1300x1300_um (rotate 90) 1 0 0)
    )
    (image "zx-spectrum:zxs48kbus"
      (pin Rect[B]Pad_8000x2000_um A1 -140 32620)
      (pin Rect[B]Pad_8000x2000_um A2 -140 30100)
      (pin Rect[B]Pad_8000x2000_um A3 -140 27580)
      (pin Rect[B]Pad_8000x2000_um A4 -140 25060)
      (pin Rect[B]Pad_8000x2000_um A6 -140 20020)
      (pin Rect[B]Pad_8000x2000_um A7 -140 17500)
      (pin Rect[B]Pad_8000x2000_um A8 -140 14980)
      (pin Rect[B]Pad_8000x2000_um A9 -140 12460)
      (pin Rect[B]Pad_8000x2000_um A10 -140 9940)
      (pin Rect[B]Pad_8000x2000_um A11 -140 7420)
      (pin Rect[B]Pad_8000x2000_um A12 -140 4900)
      (pin Rect[B]Pad_8000x2000_um A13 -120 2380)
      (pin Rect[B]Pad_8000x2000_um A14 -140 -140)
      (pin Rect[B]Pad_8000x2000_um A15 -140 -2660)
      (pin Rect[B]Pad_8000x2000_um A16 -140 -5180)
      (pin Rect[B]Pad_8000x2000_um A17 -140 -7700)
      (pin Rect[B]Pad_8000x2000_um A18 -140 -10220)
      (pin Rect[B]Pad_8000x2000_um A19 -140 -12740)
      (pin Rect[B]Pad_8000x2000_um A20 -140 -15260)
      (pin Rect[B]Pad_8000x2000_um A21 -140 -17780)
      (pin Rect[B]Pad_8000x2000_um A22 -140 -20300)
      (pin Rect[B]Pad_8000x2000_um A23 -140 -22820)
      (pin Rect[B]Pad_8000x2000_um A24 -140 -25340)
      (pin Rect[B]Pad_8000x2000_um A25 -140 -27860)
      (pin Rect[B]Pad_8000x2000_um A26 -140 -30380)
      (pin Rect[B]Pad_8000x2000_um A27 -140 -32900)
      (pin Rect[B]Pad_8000x2000_um A28 -140 -35420)
      (pin Rect[T]Pad_8000x2000_um B1 -140 32620)
      (pin Rect[T]Pad_8000x2000_um B2 -140 30100)
      (pin Rect[T]Pad_8000x2000_um B3 -140 27580)
      (pin Rect[T]Pad_8000x2000_um B4 -140 25060)
      (pin Rect[T]Pad_8000x2000_um B6 -140 20020)
      (pin Rect[T]Pad_8000x2000_um B7 -140 17500)
      (pin Rect[T]Pad_8000x2000_um B8 -140 14980)
      (pin Rect[T]Pad_8000x2000_um B9 -140 12460)
      (pin Rect[T]Pad_8000x2000_um B10 -140 9940)
      (pin Rect[T]Pad_8000x2000_um B11 -140 7420)
      (pin Rect[T]Pad_8000x2000_um B12 -140 4900)
      (pin Rect[T]Pad_8000x2000_um B13 -140 2380)
      (pin Rect[T]Pad_8000x2000_um B14 -140 -140)
      (pin Rect[T]Pad_8000x2000_um B15 -140 -2660)
      (pin Rect[T]Pad_8000x2000_um B16 -140 -5180)
      (pin Rect[T]Pad_8000x2000_um B17 -140 -7700)
      (pin Rect[T]Pad_8000x2000_um B18 -140 -10220)
      (pin Rect[T]Pad_8000x2000_um B19 -140 -12740)
      (pin Rect[T]Pad_8000x2000_um B20 -140 -15260)
      (pin Rect[T]Pad_8000x2000_um B21 -140 -17780)
      (pin Rect[T]Pad_8000x2000_um B22 -140 -20300)
      (pin Rect[T]Pad_8000x2000_um B23 -140 -22820)
      (pin Rect[T]Pad_8000x2000_um B24 -140 -25340)
      (pin Rect[T]Pad_8000x2000_um B25 -140 -27860)
      (pin Rect[T]Pad_8000x2000_um B26 -140 -30380)
      (pin Rect[T]Pad_8000x2000_um B27 -140 -32900)
      (pin Rect[T]Pad_8000x2000_um B28 -140 -35420)
    )
    (image "zx-spectrum:MiniDin6"
      (outline (path signal 100  -6697 6314  6703 6314))
      (outline (path signal 100  6403 -6486  -6997 -6486))
      (outline (path signal 100  7003 6014  7003 -6486))
      (outline (path signal 100  -6997 -6486  -6997 6014))
      (outline (path signal 100  7003 -6486  6403 -6486))
      (outline (path signal 152.4  -6985 6350  6985 6350))
      (outline (path signal 152.4  6985 -6477  -6985 -6477))
      (outline (path signal 152.4  6985 6350  6985 2921))
      (outline (path signal 152.4  6985 -2413  6985 -6477))
      (outline (path signal 152.4  -6985 2921  -6985 6350))
      (outline (path signal 152.4  -6985 -6477  -6985 -2413))
      (pin Round[A]Pad_4000_um 8 6803 206)
      (pin Round[A]Pad_4000_um 9 3 1514)
      (pin Round[A]Pad_4000_um 7 -6797 206)
      (pin Round[A]Pad_1500_um 2 1397 -2286)
      (pin Round[A]Pad_1500_um 6 3303 -4775.2)
      (pin Round[A]Pad_1500_um 4 3303 -2286)
      (pin Round[A]Pad_1500_um 5 -3302 -4775.2)
      (pin Round[A]Pad_1500_um 3 -3302 -2286)
      (pin Round[A]Pad_1500_um 1 -1397 -2286)
    )
    (image Connector_USB:USB_A_Wuerth_614004134726_Horizontal
      (outline (path signal 120  -12430 3650  -1980 3650))
      (outline (path signal 120  -12430 3650  -12430 -3650))
      (outline (path signal 120  -12430 -3650  -1980 -3650))
      (outline (path signal 120  520 3650  5020 3650))
      (outline (path signal 120  520 -3650  5020 -3650))
      (outline (path signal 50  -12830 4300  7850 4300))
      (outline (path signal 50  7850 4300  7850 -4300))
      (outline (path signal 50  7850 -4300  -12830 -4300))
      (outline (path signal 50  -12830 -4300  -12830 4300))
      (outline (path signal 100  -12330 3550  6970 3550))
      (outline (path signal 100  6970 3550  6970 -3550))
      (outline (path signal 100  6970 -3550  -12330 -3550))
      (outline (path signal 100  -12330 -3550  -12330 3550))
      (outline (path signal 100  -500 -3550  0 -1250))
      (outline (path signal 100  0 -1250  500 -3550))
      (outline (path signal 120  7070 1500  7070 -1500))
      (outline (path signal 120  -500 -4030  500 -4030))
      (pin Round[A]Pad_1600_um 4 6000 0)
      (pin Round[A]Pad_1600_um 3 4000 0)
      (pin Round[A]Pad_1600_um 2 2000 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_2150_um 5 -730 -2720)
      (pin Round[A]Pad_2150_um 5@1 6270 -2720)
      (pin Round[A]Pad_2150_um 5@2 6270 2720)
      (pin Round[A]Pad_2150_um 5@3 -730 2720)
    )
    (image "Diode_THT:D_DO-35_SOD27_P7.62mm_Horizontal::1"
      (outline (path signal 100  1810 1000  1810 -1000))
      (outline (path signal 100  1810 -1000  5810 -1000))
      (outline (path signal 100  5810 -1000  5810 1000))
      (outline (path signal 100  5810 1000  1810 1000))
      (outline (path signal 100  0 0  1810 0))
      (outline (path signal 100  7620 0  5810 0))
      (outline (path signal 100  2410 1000  2410 -1000))
      (outline (path signal 100  2510 1000  2510 -1000))
      (outline (path signal 100  2310 1000  2310 -1000))
      (outline (path signal 120  1690 1120  1690 -1120))
      (outline (path signal 120  1690 -1120  5930 -1120))
      (outline (path signal 120  5930 -1120  5930 1120))
      (outline (path signal 120  5930 1120  1690 1120))
      (outline (path signal 120  1040 0  1690 0))
      (outline (path signal 120  6580 0  5930 0))
      (outline (path signal 120  2410 1120  2410 -1120))
      (outline (path signal 120  2530 1120  2530 -1120))
      (outline (path signal 120  2290 1120  2290 -1120))
      (outline (path signal 50  -1050 1250  -1050 -1250))
      (outline (path signal 50  -1050 -1250  8670 -1250))
      (outline (path signal 50  8670 -1250  8670 1250))
      (outline (path signal 50  8670 1250  -1050 1250))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::2
      (outline (path signal 50  6050 1200  -1050 1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  350 950  350 -950))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D4.3mm_W1.9mm_P5.00mm::3
      (outline (path signal 100  350 950  350 -950))
      (outline (path signal 100  350 -950  4650 -950))
      (outline (path signal 100  4650 -950  4650 950))
      (outline (path signal 100  4650 950  350 950))
      (outline (path signal 120  230 1070  4770 1070))
      (outline (path signal 120  230 -1070  4770 -1070))
      (outline (path signal 120  230 1070  230 1055))
      (outline (path signal 120  230 -1055  230 -1070))
      (outline (path signal 120  4770 1070  4770 1055))
      (outline (path signal 120  4770 -1055  4770 -1070))
      (outline (path signal 50  -1050 1200  -1050 -1200))
      (outline (path signal 50  -1050 -1200  6050 -1200))
      (outline (path signal 50  6050 -1200  6050 1200))
      (outline (path signal 50  6050 1200  -1050 1200))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_2150_um
      (shape (circle F.Cu 2150))
      (shape (circle B.Cu 2150))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Round[A]Pad_4400_um
      (shape (circle F.Cu 4400))
      (shape (circle B.Cu 4400))
      (attach off)
    )
    (padstack Round[A]Pad_700_um
      (shape (circle F.Cu 700))
      (shape (circle B.Cu 700))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_8000x2000_um
      (shape (rect B.Cu -4000 -1000 4000 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_8000x2000_um
      (shape (rect F.Cu -4000 -1000 4000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 C4-1 C5-1 IC1-4 IC1-14 IC2-24 IC3-24 IC4-11 IC4-20 IC5-14 IC6-14
        IC7-14 R31-1 R32-1 R33-1 R34-1 R35-1 R36-1 R37-1 R38-1 X1-A3 X2-A3 J1-4 J2-1
        C8-1 C9-1)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 C6-2 C7-2 IC1-5 IC2-12 IC2-10 IC2-18 IC2-13 IC3-13
        IC3-18 IC3-10 IC3-12 IC4-17 IC4-18 IC4-10 IC5-7 IC6-7 IC7-7 R24-2 T1-3 T2-3
        X1-A6 X1-A7 X1-A14 X2-A6 X2-A7 X2-A14 J1-3 J2-4 J2-5 J2-5@1 J2-5@2 J2-5@3
        C8-2 C9-2)
    )
    (net /DATA
      (pins C2-1 IC6-12 R12-1 R37-2 J1-1 J2-2)
    )
    (net /CLK_K
      (pins C3-1 IC6-10 R11-1 R38-2 J1-5 J2-3)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 IC1-16 Q1-2)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 IC1-15 Q1-1)
    )
    (net "Net-(D1-Pad2)"
      (pins D3-2 R21-2 R22-2 T1-2 D1-2)
    )
    (net /BUS8
      (pins IC1-13 IC3-17 D1-1 D2-1)
    )
    (net "Net-(D2-Pad2)"
      (pins R23-2 T2-2 D2-2 D4-2)
    )
    (net /BUS1
      (pins D3-1 IC1-6 IC2-14 IC3-14)
    )
    (net /BUS2
      (pins IC1-7 IC2-15 IC3-15 D4-1)
    )
    (net /CK
      (pins IC1-1 IC6-11)
    )
    (net /BUS5
      (pins IC1-10 IC2-6 IC3-6)
    )
    (net /DT
      (pins IC1-2 IC6-13)
    )
    (net /BUS6
      (pins IC1-11 IC2-8 IC3-8)
    )
    (net "Net-(IC1-Pad3)"
      (pins IC1-3 R13-2)
    )
    (net /BUS7
      (pins IC1-12 IC2-17 R21-1 R22-1 R23-1 R24-1)
    )
    (net /BUS3
      (pins IC1-8 IC2-16 IC3-16)
    )
    (net "Net-(IC1-Pad17)"
      (pins IC1-17 R11-2)
    )
    (net /BUS4
      (pins IC1-9 IC2-4 IC3-4)
    )
    (net "Net-(IC1-Pad18)"
      (pins IC1-18 R12-2)
    )
    (net /L3
      (pins IC2-23 IC3-23 IC5-11)
    )
    (net "Net-(IC2-Pad11)"
      (pins IC2-11)
    )
    (net /L4
      (pins IC2-22 IC3-22 IC6-2)
    )
    (net /L5
      (pins IC2-21 IC3-21 IC6-4)
    )
    (net /XD3
      (pins IC2-9 IC4-7 R33-2)
    )
    (net /L6
      (pins IC2-20 IC3-20 IC6-6)
    )
    (net /L7
      (pins IC2-19 IC3-19 IC6-8)
    )
    (net /XD2
      (pins IC2-7 IC4-4 R32-2)
    )
    (net /XD1
      (pins IC2-5 IC4-3 R31-2)
    )
    (net /L0
      (pins IC2-3 IC3-3 IC5-3)
    )
    (net /L1
      (pins IC2-2 IC3-2 IC5-6)
    )
    (net /L2
      (pins IC2-1 IC3-1 IC5-8)
    )
    (net /XD4
      (pins IC3-5 IC4-8 R34-2)
    )
    (net /XD5
      (pins IC3-7 IC4-13 R35-2)
    )
    (net /XD6
      (pins IC3-9 IC4-14 R36-2)
    )
    (net "Net-(IC3-Pad11)"
      (pins IC3-11)
    )
    (net /LATCH
      (pins IC4-1 IC7-6)
    )
    (net /D0
      (pins IC4-2 X1-B6 X2-B6)
    )
    (net /D4
      (pins IC4-12 X1-B12 X2-B12)
    )
    (net /D1
      (pins IC4-5 X1-B7 X2-B7)
    )
    (net /D7
      (pins IC4-15 X1-B3 X2-B3)
    )
    (net /D2
      (pins IC4-6 X1-B8 X2-B8)
    )
    (net "Net-(IC4-Pad16)"
      (pins IC4-16)
    )
    (net /D3
      (pins IC4-9 X1-B11 X2-B11)
    )
    (net "Net-(IC4-Pad19)"
      (pins IC4-19)
    )
    (net /A8
      (pins IC5-1 IC5-2 X1-B26 X2-B26)
    )
    (net /A10
      (pins IC5-9 IC5-10 X1-B27 X2-B27)
    )
    (net /A9
      (pins IC5-4 IC5-5 X1-A27 X2-A27)
    )
    (net /A11
      (pins IC5-12 IC5-13 X1-A28 X2-A28)
    )
    (net /A14
      (pins IC6-5 X1-A1 X2-A1)
    )
    (net /A13
      (pins IC6-3 X1-B2 X2-B2)
    )
    (net /A15
      (pins IC6-9 X1-B1 X2-B1)
    )
    (net /A12
      (pins IC6-1 X1-A2 X2-A2)
    )
    (net /A0
      (pins IC7-1 X1-A9 X2-A9)
    )
    (net "Net-(IC7-Pad12)"
      (pins IC7-8 IC7-12)
    )
    (net /~IORQ
      (pins IC7-2 X1-B17 X2-B17)
    )
    (net "Net-(IC7-Pad3)"
      (pins IC7-9 IC7-3 IC7-4)
    )
    (net /A2
      (pins IC7-10 X1-A11 X2-A11)
    )
    (net /PIC
      (pins IC7-11 R13-1)
    )
    (net /~RD
      (pins IC7-5 X1-B18 X2-B18)
    )
    (net /~WR
      (pins IC7-13 X1-B19 X2-B19)
    )
    (net /~RESET
      (pins T1-1 X1-A20 X2-A20)
    )
    (net /~NMI
      (pins T2-1 X1-B14 X2-B14)
    )
    (net +9V
      (pins X1-A4 X2-A4)
    )
    (net /~CLK
      (pins X1-A8 X2-A8)
    )
    (net /A1
      (pins X1-A10 X2-A10)
    )
    (net /A3
      (pins X1-A12 X2-A12)
    )
    (net /~IORQULA
      (pins X1-A13 X2-A13)
    )
    (net /VIDEO
      (pins X1-A15 X2-A15)
    )
    (net /~Y
      (pins X1-A16 X2-A16)
    )
    (net /V
      (pins X1-A17 X2-A17)
    )
    (net /U
      (pins X1-A18 X2-A18)
    )
    (net /~BUSRQ
      (pins X1-A19 X2-A19)
    )
    (net /A7
      (pins X1-A21 X2-A21)
    )
    (net /A6
      (pins X1-A22 X2-A22)
    )
    (net /A5
      (pins X1-A23 X2-A23)
    )
    (net /A4
      (pins X1-A24 X2-A24)
    )
    (net /~ROMCS
      (pins X1-A25 X2-A25)
    )
    (net /~BUSACK
      (pins X1-A26 X2-A26)
    )
    (net /NC1
      (pins X1-B4 X2-B4)
    )
    (net /D6
      (pins X1-B9 X2-B9)
    )
    (net /D5
      (pins X1-B10 X2-B10)
    )
    (net /~INT
      (pins X1-B13 X2-B13)
    )
    (net /~HALT
      (pins X1-B15 X2-B15)
    )
    (net /~MREQ
      (pins X1-B16 X2-B16)
    )
    (net -5V
      (pins X1-B20 X2-B20)
    )
    (net /~WAIT
      (pins X1-B21 X2-B21)
    )
    (net +12V
      (pins X1-B22 X2-B22)
    )
    (net +12VA
      (pins X1-B23 X2-B23)
    )
    (net /~M1
      (pins X1-B24 X2-B24)
    )
    (net /~RFSH
      (pins X1-B25 X2-B25)
    )
    (net /NC2
      (pins X1-B28 X2-B28)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3
      /A4 /A5 /A6 /A7 /A8 /A9 /BUS1 /BUS2 /BUS3 /BUS4 /BUS5 /BUS6 /BUS7 /BUS8
      /CK /CLK_K /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /DATA /DT /L0 /L1 /L2 /L3
      /L4 /L5 /L6 /L7 /LATCH /NC1 /NC2 /PIC /U /V /VIDEO /XD1 /XD2 /XD3 /XD4
      /XD5 /XD6 /~BUSACK /~BUSRQ /~CLK /~HALT /~INT /~IORQ /~IORQULA /~M1
      /~MREQ /~NMI /~RD /~RESET /~RFSH /~ROMCS /~WAIT /~WR /~Y "Net-(C6-Pad1)"
      "Net-(C7-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad2)" "Net-(IC1-Pad17)" "Net-(IC1-Pad18)"
      "Net-(IC1-Pad3)" "Net-(IC2-Pad11)" "Net-(IC3-Pad11)" "Net-(IC4-Pad16)"
      "Net-(IC4-Pad19)" "Net-(IC7-Pad12)" "Net-(IC7-Pad3)" "Net-(J1-Pad2)"
      "Net-(J1-Pad6)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power +12V +12VA +9V -5V GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
