Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 29 15:24:00 2026
| Host         : Brett_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file spatial_audio_top_timing_summary_routed.rpt -pb spatial_audio_top_timing_summary_routed.pb -rpx spatial_audio_top_timing_summary_routed.rpx -warn_on_violation
| Design       : spatial_audio_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 192 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.742        0.000                      0                  566        0.026        0.000                      0                  566        3.000        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_audio    {0.000 22.144}     44.289          22.579          
  clkfbout_clk_wiz_audio    {0.000 30.000}     60.000          16.667          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_audio_1  {0.000 22.144}     44.289          22.579          
  clkfbout_clk_wiz_audio_1  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_audio         34.742        0.000                      0                  566        0.212        0.000                      0                  566       21.644        0.000                       0                   194  
  clkfbout_clk_wiz_audio                                                                                                                                                     40.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_audio_1       34.749        0.000                      0                  566        0.212        0.000                      0                  566       21.644        0.000                       0                   194  
  clkfbout_clk_wiz_audio_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_audio_1  clk_out1_clk_wiz_audio         34.742        0.000                      0                  566        0.026        0.000                      0                  566  
clk_out1_clk_wiz_audio    clk_out1_clk_wiz_audio_1       34.742        0.000                      0                  566        0.026        0.000                      0                  566  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_audio
  To Clock:  clk_out1_clk_wiz_audio

Setup :            0  Failing Endpoints,  Worst Slack       34.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.766ns (13.039%)  route 5.109ns (86.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.258     2.648    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.208     4.980    fir_left/douta[2]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.766ns (13.638%)  route 4.851ns (86.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.236     2.625    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.973     4.722    fir_left/douta[6]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.106ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.642ns (11.649%)  route 4.869ns (88.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.753     2.376    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.116     4.616    fir_left/douta[5]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 35.106    

Slack (MET) :             35.151ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.766ns (14.015%)  route 4.700ns (85.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.046     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.011     4.571    fir_left/douta[3]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 35.151    

Slack (MET) :             35.199ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.642ns (11.850%)  route 4.776ns (88.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.761     2.384    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.508 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.015     4.523    fir_left/douta[0]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                 35.199    

Slack (MET) :             35.433ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.766ns (14.777%)  route 4.418ns (85.223%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.763     2.153    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.277 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.012     4.289    fir_left/douta[4]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 35.433    

Slack (MET) :             35.440ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.766ns (14.796%)  route 4.411ns (85.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.998     2.388    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.512 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.771     4.282    fir_left/douta[1]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 35.440    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.766ns (14.810%)  route 4.406ns (85.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.047     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.717     4.278    fir_left/douta[8]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.545ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.766ns (15.103%)  route 4.306ns (84.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.597     1.986    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.110 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.067     4.177    fir_left/douta[7]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 35.545    

Slack (MET) :             36.062ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.006ns (22.589%)  route 3.447ns (77.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.675    -0.865    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     0.017 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           2.482     2.499    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][15]
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     2.623 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           0.965     3.588    fir_left/douta[15]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.487    43.373    
                         clock uncertainty           -0.187    43.186    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536    39.650    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.650    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                 36.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.314    i2s/tx_latched_l_reg[23]_0[11]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.047    -0.526    i2s/tx_latched_l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X13Y95         FDRE                                         r  fir_right/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fir_right/audio_out_reg[4]/Q
                         net (fo=1, routed)           0.164    -0.284    i2s/D[4]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.076    -0.497    i2s/tx_latched_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.430%)  route 0.155ns (48.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[13]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/tx_latched_l_reg[23]_0[13]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.502    i2s/tx_latched_l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_right/audio_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[12]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[12]
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.017    -0.558    i2s/tx_latched_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y99         FDRE                                         r  fir_right/audio_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[19]
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.017    -0.558    i2s/tx_latched_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.537%)  route 0.161ns (49.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[14]/Q
                         net (fo=1, routed)           0.161    -0.264    i2s/tx_latched_l_reg[23]_0[14]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.066    -0.506    i2s/tx_latched_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.621%)  route 0.148ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.568    -0.596    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y81          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.148    -0.285    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.835    -0.838    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.532    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X12Y95         FDRE                                         r  fir_right/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fir_right/audio_out_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.253    i2s/D[3]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.071    -0.502    i2s/tx_latched_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_left/audio_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.252    i2s/tx_latched_l_reg[23]_0[15]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.502    i2s/tx_latched_l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y98         FDRE                                         r  fir_right/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_right/audio_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/D[0]
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.052    -0.520    i2s/tx_latched_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_audio
Waveform(ns):       { 0.000 22.144 }
Period(ns):         44.289
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.289      40.405     DSP48_X0Y38      fir_left/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.289      40.405     DSP48_X0Y39      fir_right/accumulator_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         44.289      41.345     RAMB18_X0Y38     fir_right/audio_history_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         44.289      41.345     RAMB18_X0Y38     fir_right/audio_history_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y13     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y13     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y12     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y12     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         44.289      41.713     RAMB18_X0Y28     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         44.289      41.713     RAMB18_X0Y28     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.289      169.071    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y87      addr_gen/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X12Y100    fir_left/audio_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X12Y100    fir_left/audio_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y81      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y90      addr_gen/bram_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y90      addr_gen/bram_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y89      addr_gen/bram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y89      addr_gen/bram_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_audio
  To Clock:  clkfbout_clk_wiz_audio

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_audio
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_audio_1
  To Clock:  clk_out1_clk_wiz_audio_1

Setup :            0  Failing Endpoints,  Worst Slack       34.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.749ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.766ns (13.039%)  route 5.109ns (86.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.258     2.648    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.208     4.980    fir_left/douta[2]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 34.749    

Slack (MET) :             35.007ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.766ns (13.638%)  route 4.851ns (86.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.236     2.625    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.973     4.722    fir_left/douta[6]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 35.007    

Slack (MET) :             35.112ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.642ns (11.649%)  route 4.869ns (88.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.753     2.376    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.116     4.616    fir_left/douta[5]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 35.112    

Slack (MET) :             35.158ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.766ns (14.015%)  route 4.700ns (85.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.046     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.011     4.571    fir_left/douta[3]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 35.158    

Slack (MET) :             35.206ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.642ns (11.850%)  route 4.776ns (88.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.761     2.384    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.508 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.015     4.523    fir_left/douta[0]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                 35.206    

Slack (MET) :             35.440ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.766ns (14.777%)  route 4.418ns (85.223%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.763     2.153    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.277 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.012     4.289    fir_left/douta[4]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 35.440    

Slack (MET) :             35.446ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.766ns (14.796%)  route 4.411ns (85.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.998     2.388    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.512 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.771     4.282    fir_left/douta[1]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 35.446    

Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.766ns (14.810%)  route 4.406ns (85.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.047     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.717     4.278    fir_left/douta[8]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.551ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.766ns (15.103%)  route 4.306ns (84.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.597     1.986    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.110 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.067     4.177    fir_left/douta[7]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.180    43.265    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536    39.729    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.729    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 35.551    

Slack (MET) :             36.068ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.006ns (22.589%)  route 3.447ns (77.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.353ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.675    -0.865    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     0.017 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           2.482     2.499    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][15]
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     2.623 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           0.965     3.588    fir_left/douta[15]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.487    43.373    
                         clock uncertainty           -0.180    43.193    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536    39.657    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.657    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                 36.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.314    i2s/tx_latched_l_reg[23]_0[11]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.047    -0.526    i2s/tx_latched_l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X13Y95         FDRE                                         r  fir_right/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fir_right/audio_out_reg[4]/Q
                         net (fo=1, routed)           0.164    -0.284    i2s/D[4]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.076    -0.497    i2s/tx_latched_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.430%)  route 0.155ns (48.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[13]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/tx_latched_l_reg[23]_0[13]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.502    i2s/tx_latched_l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_right/audio_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[12]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[12]
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.017    -0.558    i2s/tx_latched_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y99         FDRE                                         r  fir_right/audio_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[19]
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.017    -0.558    i2s/tx_latched_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.537%)  route 0.161ns (49.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[14]/Q
                         net (fo=1, routed)           0.161    -0.264    i2s/tx_latched_l_reg[23]_0[14]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.066    -0.506    i2s/tx_latched_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.621%)  route 0.148ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.568    -0.596    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y81          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.148    -0.285    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.835    -0.838    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.532    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X12Y95         FDRE                                         r  fir_right/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fir_right/audio_out_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.253    i2s/D[3]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.071    -0.502    i2s/tx_latched_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_left/audio_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.252    i2s/tx_latched_l_reg[23]_0[15]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.502    i2s/tx_latched_l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y98         FDRE                                         r  fir_right/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_right/audio_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/D[0]
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.052    -0.520    i2s/tx_latched_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_audio_1
Waveform(ns):       { 0.000 22.144 }
Period(ns):         44.289
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.289      40.405     DSP48_X0Y38      fir_left/accumulator_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         44.289      40.405     DSP48_X0Y39      fir_right/accumulator_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         44.289      41.345     RAMB18_X0Y38     fir_right/audio_history_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         44.289      41.345     RAMB18_X0Y38     fir_right/audio_history_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y13     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y13     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y12     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         44.289      41.713     RAMB36_X0Y12     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         44.289      41.713     RAMB18_X0Y28     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         44.289      41.713     RAMB18_X0Y28     rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.289      169.071    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y87      addr_gen/state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X12Y100    fir_left/audio_out_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X12Y100    fir_left/audio_out_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y79      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y81      rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y90      addr_gen/bram_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y90      addr_gen/bram_addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X8Y89      addr_gen/bram_addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y89      addr_gen/bram_addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X9Y88      addr_gen/bram_addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_audio_1
  To Clock:  clkfbout_clk_wiz_audio_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_audio_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_audio_1
  To Clock:  clk_out1_clk_wiz_audio

Setup :            0  Failing Endpoints,  Worst Slack       34.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.766ns (13.039%)  route 5.109ns (86.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.258     2.648    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.208     4.980    fir_left/douta[2]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.766ns (13.638%)  route 4.851ns (86.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.236     2.625    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.973     4.722    fir_left/douta[6]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.106ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.642ns (11.649%)  route 4.869ns (88.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.753     2.376    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.116     4.616    fir_left/douta[5]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 35.106    

Slack (MET) :             35.151ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.766ns (14.015%)  route 4.700ns (85.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.046     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.011     4.571    fir_left/douta[3]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 35.151    

Slack (MET) :             35.199ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.642ns (11.850%)  route 4.776ns (88.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.761     2.384    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.508 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.015     4.523    fir_left/douta[0]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                 35.199    

Slack (MET) :             35.433ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.766ns (14.777%)  route 4.418ns (85.223%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.763     2.153    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.277 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.012     4.289    fir_left/douta[4]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 35.433    

Slack (MET) :             35.440ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.766ns (14.796%)  route 4.411ns (85.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.998     2.388    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.512 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.771     4.282    fir_left/douta[1]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 35.440    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.766ns (14.810%)  route 4.406ns (85.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.047     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.717     4.278    fir_left/douta[8]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.545ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.766ns (15.103%)  route 4.306ns (84.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.597     1.986    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.110 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.067     4.177    fir_left/douta[7]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 35.545    

Slack (MET) :             36.062ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio rise@44.289ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.006ns (22.589%)  route 3.447ns (77.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.675    -0.865    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     0.017 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           2.482     2.499    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][15]
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     2.623 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           0.965     3.588    fir_left/douta[15]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.487    43.373    
                         clock uncertainty           -0.187    43.186    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536    39.650    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.650    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                 36.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.314    i2s/tx_latched_l_reg[23]_0[11]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.187    -0.387    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.047    -0.340    i2s/tx_latched_l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X13Y95         FDRE                                         r  fir_right/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fir_right/audio_out_reg[4]/Q
                         net (fo=1, routed)           0.164    -0.284    i2s/D[4]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.187    -0.387    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.076    -0.311    i2s/tx_latched_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.430%)  route 0.155ns (48.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[13]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/tx_latched_l_reg[23]_0[13]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.316    i2s/tx_latched_l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_right/audio_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[12]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[12]
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.187    -0.389    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.017    -0.372    i2s/tx_latched_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y99         FDRE                                         r  fir_right/audio_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[19]
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.187    -0.389    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.017    -0.372    i2s/tx_latched_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.537%)  route 0.161ns (49.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[14]/Q
                         net (fo=1, routed)           0.161    -0.264    i2s/tx_latched_l_reg[23]_0[14]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.066    -0.320    i2s/tx_latched_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.621%)  route 0.148ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.568    -0.596    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y81          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.148    -0.285    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.835    -0.838    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.187    -0.398    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.346    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X12Y95         FDRE                                         r  fir_right/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fir_right/audio_out_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.253    i2s/D[3]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.187    -0.387    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.071    -0.316    i2s/tx_latched_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_left/audio_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.252    i2s/tx_latched_l_reg[23]_0[15]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.316    i2s/tx_latched_l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio rise@0.000ns - clk_out1_clk_wiz_audio_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y98         FDRE                                         r  fir_right/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_right/audio_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/D[0]
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.052    -0.334    i2s/tx_latched_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_audio
  To Clock:  clk_out1_clk_wiz_audio_1

Setup :            0  Failing Endpoints,  Worst Slack       34.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.742ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 0.766ns (13.039%)  route 5.109ns (86.961%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.258     2.648    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.772 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           2.208     4.980    fir_left/douta[2]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 34.742    

Slack (MET) :             35.000ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 0.766ns (13.638%)  route 4.851ns (86.362%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.236     2.625    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.749 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.973     4.722    fir_left/douta[6]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                 35.000    

Slack (MET) :             35.106ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.642ns (11.649%)  route 4.869ns (88.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.753     2.376    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.500 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           2.116     4.616    fir_left/douta[5]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                 35.106    

Slack (MET) :             35.151ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.766ns (14.015%)  route 4.700ns (85.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.046     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           2.011     4.571    fir_left/douta[3]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 35.151    

Slack (MET) :             35.199ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.642ns (11.850%)  route 4.776ns (88.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 f  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          2.761     2.384    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     2.508 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           2.015     4.523    fir_left/douta[0]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.523    
  -------------------------------------------------------------------
                         slack                                 35.199    

Slack (MET) :             35.433ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 0.766ns (14.777%)  route 4.418ns (85.223%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.763     2.153    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.277 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           2.012     4.289    fir_left/douta[4]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                 35.433    

Slack (MET) :             35.440ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 0.766ns (14.796%)  route 4.411ns (85.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.998     2.388    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.512 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.771     4.282    fir_left/douta[1]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 35.440    

Slack (MET) :             35.444ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.766ns (14.810%)  route 4.406ns (85.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          2.047     2.436    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     2.560 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           1.717     4.278    fir_left/douta[8]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 35.444    

Slack (MET) :             35.545ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.766ns (15.103%)  route 4.306ns (84.897%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.645    -0.895    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X12Y91         FDRE                                         r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=17, routed)          0.643     0.266    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[3]
    SLICE_X15Y90         LUT4 (Prop_lut4_I1_O)        0.124     0.390 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=16, routed)          1.597     1.986    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.124     2.110 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.067     4.177    fir_left/douta[7]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.559    43.445    
                         clock uncertainty           -0.187    43.258    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536    39.722    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.722    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                 35.545    

Slack (MET) :             36.062ns  (required time - arrival time)
  Source:                 rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            fir_left/accumulator_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_out1_clk_wiz_audio_1 rise@44.289ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.006ns (22.589%)  route 3.447ns (77.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 42.885 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.675    -0.865    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y36         RAMB18E1                                     r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882     0.017 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[15]
                         net (fo=1, routed)           2.482     2.499    rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][15]
    SLICE_X12Y90         LUT6 (Prop_lut6_I4_O)        0.124     2.623 r  rom_l/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=3, routed)           0.965     3.588    fir_left/douta[15]
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         1.617    42.885    fir_left/clk_out1
    DSP48_X0Y38          DSP48E1                                      r  fir_left/accumulator_reg/CLK
                         clock pessimism              0.487    43.373    
                         clock uncertainty           -0.187    43.186    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.536    39.650    fir_left/accumulator_reg
  -------------------------------------------------------------------
                         required time                         39.650    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                 36.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.771%)  route 0.110ns (40.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.314    i2s/tx_latched_l_reg[23]_0[11]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_l_reg[11]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.187    -0.387    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.047    -0.340    i2s/tx_latched_l_reg[11]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X13Y95         FDRE                                         r  fir_right/audio_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  fir_right/audio_out_reg[4]/Q
                         net (fo=1, routed)           0.164    -0.284    i2s/D[4]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[4]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.187    -0.387    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.076    -0.311    i2s/tx_latched_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.430%)  route 0.155ns (48.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[13]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/tx_latched_l_reg[23]_0[13]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[13]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.316    i2s/tx_latched_l_reg[13]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_right/audio_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[12]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[12]
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y97         FDRE                                         r  i2s/tx_latched_r_reg[12]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.187    -0.389    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.017    -0.372    i2s/tx_latched_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y99         FDRE                                         r  fir_right/audio_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  fir_right/audio_out_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.321    i2s/D[19]
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X13Y99         FDRE                                         r  i2s/tx_latched_r_reg[19]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.187    -0.389    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.017    -0.372    i2s/tx_latched_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.537%)  route 0.161ns (49.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X12Y97         FDRE                                         r  fir_left/audio_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[14]/Q
                         net (fo=1, routed)           0.161    -0.264    i2s/tx_latched_l_reg[23]_0[14]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[14]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.066    -0.320    i2s/tx_latched_l_reg[14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.621%)  route 0.148ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.568    -0.596    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y81          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.148    -0.285    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.835    -0.838    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X8Y79          FDRE                                         r  rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.187    -0.398    
    SLICE_X8Y79          FDRE (Hold_fdre_C_D)         0.052    -0.346    rom_r/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.575    -0.589    fir_right/clk_out1
    SLICE_X12Y95         FDRE                                         r  fir_right/audio_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  fir_right/audio_out_reg[3]/Q
                         net (fo=1, routed)           0.172    -0.253    i2s/D[3]
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.846    -0.827    i2s/clk_out1
    SLICE_X13Y96         FDRE                                         r  i2s/tx_latched_r_reg[3]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.187    -0.387    
    SLICE_X13Y96         FDRE (Hold_fdre_C_D)         0.071    -0.316    i2s/tx_latched_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fir_left/audio_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_l_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.789%)  route 0.172ns (51.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_left/clk_out1
    SLICE_X14Y97         FDRE                                         r  fir_left/audio_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_left/audio_out_reg[15]/Q
                         net (fo=1, routed)           0.172    -0.252    i2s/tx_latched_l_reg[23]_0[15]
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X15Y98         FDRE                                         r  i2s/tx_latched_l_reg[15]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.070    -0.316    i2s/tx_latched_l_reg[15]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 fir_right/audio_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s/tx_latched_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_audio_1  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_out1_clk_wiz_audio_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_audio_1 rise@0.000ns - clk_out1_clk_wiz_audio rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.367ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_audio rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.576    -0.588    fir_right/clk_out1
    SLICE_X12Y98         FDRE                                         r  fir_right/audio_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  fir_right/audio_out_reg[0]/Q
                         net (fo=1, routed)           0.155    -0.269    i2s/D[0]
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_audio_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_audio
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_clk_wiz_audio
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=192, routed)         0.847    -0.826    i2s/clk_out1
    SLICE_X14Y98         FDRE                                         r  i2s/tx_latched_r_reg[0]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.187    -0.386    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.052    -0.334    i2s/tx_latched_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.064    





