0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/mips.sv,,logical,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_5/new/shifter.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/top.sv,,shifter,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_4/new/logical.sv,,fulladder,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/addsub.sv,,adder,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/addsub.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/comparator.sv,,addsub,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/comparator.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/controller.sv,,comparator,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/new/ALU.sv,1582140254,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/new/adder.sv,,ALU,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/ram.sv,1585965250,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/register_file.sv,,ram_module,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/register_file.sv,1582826745,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/rom.sv,,register_file,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/rom.sv,1582998239,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sim_5/new/shifter.sv,,rom_module,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/controller.sv,1585942376,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/datapath.sv,,controller,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/datapath.sv,1585969296,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/imports/Lab2a.srcs/sources_1/imports/new/fulladder.sv,,datapath,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/mips.sv,1585949322,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/imports/sources_1/new/ram.sv,,mips,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/tester_full.sv,1585965903,systemVerilog,,,,mips_tester_full;selfcheck,,,,,,,,
C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/top.sv,1585966553,systemVerilog,,C:/Users/Bryce/Desktop/COMP541/Lab8/Lab8.srcs/sources_1/new/tester_full.sv,,top,,,,,,,,
