=====
SETUP
1.106
11.580
12.686
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0
6.017
6.400
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s
7.250
7.795
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s
7.795
7.845
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s
7.845
7.895
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s
7.895
7.945
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s
7.945
7.995
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s
7.995
8.291
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1
8.919
9.702
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n989_s1
10.084
10.651
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n989_s0
10.651
10.801
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n997_s0
11.012
11.580
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_7_s0
11.580
=====
SETUP
1.134
11.555
12.689
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0
5.993
6.360
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n378_s6
8.034
8.323
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1
8.725
9.270
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1
9.270
9.320
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n881_s1
9.320
9.370
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n880_s1
9.370
9.666
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s1
10.086
10.654
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n988_s0
10.654
10.804
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n996_s0
10.976
11.555
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_8_s0
11.555
=====
SETUP
1.138
11.419
12.557
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0
5.987
6.369
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.419
=====
SETUP
1.192
11.365
12.557
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_9_s0
6.011
6.394
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.365
=====
SETUP
1.216
11.470
12.686
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0
6.017
6.400
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s
7.250
7.795
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s
7.795
8.091
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1
8.621
9.216
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0
9.216
9.266
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1
9.266
9.316
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s1
9.316
9.612
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n990_s1
10.032
10.580
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n990_s0
10.580
10.730
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n998_s0
10.902
11.470
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_6_s0
11.470
=====
SETUP
1.268
11.418
12.686
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0
5.993
6.360
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n474_s8
8.071
8.528
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n532_s0
8.689
9.234
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n531_s0
9.234
9.284
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n530_s0
9.284
9.528
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s1
10.120
10.699
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n997_s0
10.850
11.418
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_7_s0
11.418
=====
SETUP
1.380
11.174
12.554
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_4_s0
5.987
6.369
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.174
=====
SETUP
1.385
11.169
12.554
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_8_s0
5.996
6.379
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.169
=====
SETUP
1.413
11.273
12.686
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0
5.993
6.360
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n475_s5
7.329
7.903
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n534_s
8.078
8.623
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n533_s
8.623
8.919
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n992_s2
9.451
10.025
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n992_s0
10.025
10.175
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n1000_s0
10.705
11.273
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_4_s0
11.273
=====
SETUP
1.433
11.120
12.554
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0
5.987
6.354
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.120
=====
SETUP
1.433
11.120
12.554
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_6_s0
5.987
6.354
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.120
=====
SETUP
1.436
11.120
12.557
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0
5.987
6.354
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.120
=====
SETUP
1.436
11.120
12.557
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_7_s0
5.987
6.354
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.120
=====
SETUP
1.449
11.242
12.692
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0
6.017
6.400
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s
7.250
7.795
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s
7.795
7.845
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s
7.845
7.895
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s
7.895
7.945
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n882_s
7.945
7.995
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s
7.995
8.291
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n881_s1
8.919
9.514
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n880_s1
9.514
9.810
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s1
9.982
10.241
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n988_s0
10.241
10.457
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n996_s0
10.664
11.242
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_8_s0
11.242
=====
SETUP
1.482
11.072
12.554
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0
5.987
6.354
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.072
=====
SETUP
1.485
11.072
12.557
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/tmds_5_s0
5.987
6.354
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
11.072
=====
SETUP
1.496
11.184
12.680
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_6_s0
5.993
6.360
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n378_s6
8.034
8.323
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n883_s1
8.725
9.270
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n882_s1
9.270
9.566
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n990_s1
9.986
10.534
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n990_s0
10.534
10.684
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n998_s0
10.895
11.184
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_6_s0
11.184
=====
SETUP
1.553
11.132
12.686
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0
6.017
6.400
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s
7.250
7.795
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s
7.795
8.091
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1
8.621
9.216
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0
9.216
9.512
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n992_s1
10.102
10.421
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n992_s0
10.421
10.637
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n1000_s0
10.844
11.132
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_4_s0
11.132
=====
SETUP
1.574
10.976
12.550
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_4_s0
6.004
6.372
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
10.976
=====
SETUP
1.610
11.076
12.686
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_1_s0
6.017
6.400
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n886_s
7.250
7.795
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s
7.795
8.091
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n885_s1
8.621
9.216
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n884_s0
9.216
9.266
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n883_s1
9.266
9.510
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n991_s1
9.891
10.465
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n991_s0
10.465
10.615
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/n999_s0
10.787
11.076
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/cnt_q_5_s0
11.076
=====
SETUP
1.627
10.926
12.553
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0
6.004
6.387
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
10.926
=====
SETUP
1.627
10.926
12.553
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0
6.004
6.387
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
10.926
=====
SETUP
1.723
10.973
12.695
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/data_reg_5_s0
5.993
6.360
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n474_s8
8.071
8.528
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n652_s0
8.710
9.333
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n991_s2
9.753
10.331
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n991_s0
10.331
10.481
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/n999_s0
10.654
10.973
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/cnt_q_5_s0
10.973
=====
SETUP
1.759
10.791
12.550
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_5_s0
6.004
6.372
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
10.791
=====
SETUP
1.768
10.782
12.550
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_enc_inst/tmds_6_s0
6.004
6.372
dvi_tx_top_inst0/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0
10.782
=====
HOLD
0.374
4.983
4.609
test_gen0/video_timing_ctrl_inst0/v_pos_13_s0
4.608
4.784
test_gen0/video_timing_ctrl_inst0/n34_s2
4.792
4.983
test_gen0/video_timing_ctrl_inst0/v_pos_13_s0
4.983
=====
HOLD
0.374
4.983
4.609
test_gen0/video_timing_ctrl_inst0/h_pos_2_s0
4.608
4.784
test_gen0/video_timing_ctrl_inst0/n74_s2
4.792
4.983
test_gen0/video_timing_ctrl_inst0/h_pos_2_s0
4.983
=====
HOLD
0.374
4.968
4.594
test_gen0/video_timing_ctrl_inst0/h_pos_4_s0
4.593
4.769
test_gen0/video_timing_ctrl_inst0/n72_s2
4.777
4.968
test_gen0/video_timing_ctrl_inst0/h_pos_4_s0
4.968
=====
HOLD
0.374
4.968
4.594
test_gen0/video_timing_ctrl_inst0/h_pos_5_s0
4.593
4.769
test_gen0/video_timing_ctrl_inst0/n71_s2
4.777
4.968
test_gen0/video_timing_ctrl_inst0/h_pos_5_s0
4.968
=====
HOLD
0.378
4.992
4.614
test_gen0/video_timing_ctrl_inst0/v_pos_6_s0
4.613
4.789
test_gen0/video_timing_ctrl_inst0/n41_s2
4.801
4.992
test_gen0/video_timing_ctrl_inst0/v_pos_6_s0
4.992
=====
HOLD
0.378
4.977
4.599
test_gen0/video_timing_ctrl_inst0/h_pos_10_s0
4.598
4.774
test_gen0/video_timing_ctrl_inst0/n66_s2
4.786
4.977
test_gen0/video_timing_ctrl_inst0/h_pos_10_s0
4.977
=====
HOLD
0.378
4.977
4.599
test_gen0/video_timing_ctrl_inst0/h_pos_11_s0
4.598
4.774
test_gen0/video_timing_ctrl_inst0/n51_s5
4.786
4.977
test_gen0/video_timing_ctrl_inst0/h_pos_11_s0
4.977
=====
HOLD
0.381
4.986
4.604
test_gen0/video_timing_ctrl_inst0/h_pos_0_s0
4.603
4.779
test_gen0/video_timing_ctrl_inst0/n76_s4
4.794
4.986
test_gen0/video_timing_ctrl_inst0/h_pos_0_s0
4.986
=====
HOLD
0.444
5.043
4.599
test_gen0/video_timing_ctrl_inst0/h_pos_9_s0
4.598
4.774
test_gen0/video_timing_ctrl_inst0/n53_s3
4.786
5.043
test_gen0/video_timing_ctrl_inst0/h_pos_9_s0
5.043
=====
HOLD
0.456
5.066
4.609
test_gen0/video_timing_ctrl_inst0/v_pos_12_s0
4.608
4.784
test_gen0/video_timing_ctrl_inst0/n35_s2
4.874
5.066
test_gen0/video_timing_ctrl_inst0/v_pos_12_s0
5.066
=====
HOLD
0.460
5.064
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_1_s0
4.603
4.779
test_gen0/video_timing_ctrl_inst0/n44_s4
4.873
5.064
test_gen0/video_timing_ctrl_inst0/v_pos_3_s0
5.064
=====
HOLD
0.468
5.067
4.599
test_gen0/video_timing_ctrl_inst0/h_pos_6_s0
4.598
4.774
test_gen0/video_timing_ctrl_inst0/n56_s3
4.876
5.067
test_gen0/video_timing_ctrl_inst0/h_pos_6_s0
5.067
=====
HOLD
0.468
5.067
4.599
test_gen0/video_timing_ctrl_inst0/h_pos_6_s0
4.598
4.774
test_gen0/video_timing_ctrl_inst0/n55_s3
4.876
5.067
test_gen0/video_timing_ctrl_inst0/h_pos_7_s0
5.067
=====
HOLD
0.476
5.081
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_8_s0
4.603
4.779
test_gen0/video_timing_ctrl_inst0/n39_s2
4.889
5.081
test_gen0/video_timing_ctrl_inst0/v_pos_8_s0
5.081
=====
HOLD
0.476
5.081
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_8_s0
4.603
4.779
test_gen0/video_timing_ctrl_inst0/n38_s2
4.889
5.081
test_gen0/video_timing_ctrl_inst0/v_pos_9_s0
5.081
=====
HOLD
0.491
5.096
4.604
test_gen0/video_timing_ctrl_inst0/h_pos_10_s0
4.598
4.778
test_gen0/dvi_data_1_s
4.904
5.096
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/data_reg_5_s0
5.096
=====
HOLD
0.492
5.102
4.609
test_gen0/video_timing_ctrl_inst0/h_pos_0_s0
4.603
4.783
test_gen0/video_timing_ctrl_inst0/n75_s2
4.911
5.102
test_gen0/video_timing_ctrl_inst0/h_pos_1_s0
5.102
=====
HOLD
0.496
5.101
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_4_s0
4.603
4.779
test_gen0/video_timing_ctrl_inst0/n43_s2
4.791
5.101
test_gen0/video_timing_ctrl_inst0/v_pos_4_s0
5.101
=====
HOLD
0.500
5.104
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_10_s0
4.603
4.779
test_gen0/video_timing_ctrl_inst0/n37_s2
4.794
5.104
test_gen0/video_timing_ctrl_inst0/v_pos_10_s0
5.104
=====
HOLD
0.519
5.123
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_6_s0
4.613
4.793
test_gen0/video_timing_ctrl_inst0/dvi_vsync_s
4.932
5.123
dvi_tx_top_inst0/gen_enc[0].dvi_tx_tmds_enc_inst/ctrl_reg_1_s0
5.123
=====
HOLD
0.532
5.112
4.579
u_Reset_Sync/reset_cnt_2_s0
4.603
4.779
u_Reset_Sync/n10_s
4.787
5.112
u_Reset_Sync/reset_cnt_2_s0
5.112
=====
HOLD
0.538
5.137
4.599
test_gen0/video_timing_ctrl_inst0/h_pos_7_s0
4.598
4.774
test_gen0/video_timing_ctrl_inst0/n54_s3
4.879
5.137
test_gen0/video_timing_ctrl_inst0/h_pos_8_s0
5.137
=====
HOLD
0.551
5.166
4.614
dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/cnt_q_8_s0
4.608
4.788
dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_9_s2
4.908
5.166
dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_9_s0
5.166
=====
HOLD
0.561
5.161
4.599
dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/data_reg_6_s0
4.593
4.773
dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/q_out_0_s1
4.903
5.161
dvi_tx_top_inst0/gen_enc[1].dvi_tx_tmds_enc_inst/tmds_5_s0
5.161
=====
HOLD
0.569
5.173
4.604
test_gen0/video_timing_ctrl_inst0/v_pos_5_s0
4.608
4.788
test_gen0/video_timing_ctrl_inst0/n40_s5
4.916
5.173
test_gen0/video_timing_ctrl_inst0/v_pos_7_s1
5.173
