// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gen4_gen4,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.772000,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=11046,HLS_SYN_LUT=2568,HLS_VERSION=2021_2}" *)

module gen4 (
        ap_local_block,
        ap_local_deadlock,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        valid,
        set,
        p_idxs,
        data_out_0,
        data_out_0_ap_vld,
        data_out_1,
        data_out_1_ap_vld,
        data_out_2,
        data_out_2_ap_vld,
        data_out_3,
        data_out_3_ap_vld,
        orbit_out_0,
        orbit_out_0_ap_vld,
        orbit_out_1,
        orbit_out_1_ap_vld,
        orbit_out_2,
        orbit_out_2_ap_vld,
        orbit_out_3,
        orbit_out_3_ap_vld,
        start_out_0,
        start_out_0_ap_vld,
        start_out_1,
        start_out_1_ap_vld,
        start_out_2,
        start_out_2_ap_vld,
        start_out_3,
        start_out_3_ap_vld,
        end_out_0,
        end_out_0_ap_vld,
        end_out_1,
        end_out_1_ap_vld,
        end_out_2,
        end_out_2_ap_vld,
        end_out_3,
        end_out_3_ap_vld,
        valid_out_0,
        valid_out_0_ap_vld,
        valid_out_1,
        valid_out_1_ap_vld,
        valid_out_2,
        valid_out_2_ap_vld,
        valid_out_3,
        valid_out_3_ap_vld,
        CLOCK_RATIO_MINUS_ONE
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

output   ap_local_block;
output   ap_local_deadlock;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   valid;
input   set;
input  [63:0] p_idxs;
output  [63:0] data_out_0;
output   data_out_0_ap_vld;
output  [63:0] data_out_1;
output   data_out_1_ap_vld;
output  [63:0] data_out_2;
output   data_out_2_ap_vld;
output  [63:0] data_out_3;
output   data_out_3_ap_vld;
output   orbit_out_0;
output   orbit_out_0_ap_vld;
output   orbit_out_1;
output   orbit_out_1_ap_vld;
output   orbit_out_2;
output   orbit_out_2_ap_vld;
output   orbit_out_3;
output   orbit_out_3_ap_vld;
output   start_out_0;
output   start_out_0_ap_vld;
output   start_out_1;
output   start_out_1_ap_vld;
output   start_out_2;
output   start_out_2_ap_vld;
output   start_out_3;
output   start_out_3_ap_vld;
output   end_out_0;
output   end_out_0_ap_vld;
output   end_out_1;
output   end_out_1_ap_vld;
output   end_out_2;
output   end_out_2_ap_vld;
output   end_out_3;
output   end_out_3_ap_vld;
output   valid_out_0;
output   valid_out_0_ap_vld;
output   valid_out_1;
output   valid_out_1_ap_vld;
output   valid_out_2;
output   valid_out_2_ap_vld;
output   valid_out_3;
output   valid_out_3_ap_vld;
input  [3:0] CLOCK_RATIO_MINUS_ONE;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_out_0_ap_vld;
reg data_out_1_ap_vld;
reg data_out_2_ap_vld;
reg data_out_3_ap_vld;
reg orbit_out_0_ap_vld;
reg orbit_out_1_ap_vld;
reg orbit_out_2_ap_vld;
reg orbit_out_3_ap_vld;
reg start_out_0_ap_vld;
reg start_out_1_ap_vld;
reg start_out_2_ap_vld;
reg start_out_3_ap_vld;
reg end_out_0_ap_vld;
reg end_out_1_ap_vld;
reg end_out_2_ap_vld;
reg end_out_3_ap_vld;
reg valid_out_0_ap_vld;
reg valid_out_1_ap_vld;
reg valid_out_2_ap_vld;
reg valid_out_3_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
reg   [6:0] npuppi_V;
reg   [7:0] irow_V;
reg   [0:0] running;
reg   [10:0] NLUT_V_address0;
reg    NLUT_V_ce0;
wire   [10:0] NLUT_V_q0;
reg   [9:0] rptr;
reg   [7:0] nremaining_V;
reg   [9:0] wptr;
wire   [63:0] grp_gen_puppi_fu_761_ap_return;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] and_ln125_reg_1231;
reg   [0:0] and_ln125_reg_1231_pp0_iter9_reg;
reg   [0:0] running_load_reg_1243;
reg   [0:0] running_load_reg_1243_pp0_iter9_reg;
reg   [0:0] icmp_ln1064_reg_1247;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_1294;
reg   [0:0] icmp_ln1072_reg_1294_pp0_iter9_reg;
wire   [0:0] and_ln125_fu_798_p2;
reg   [0:0] and_ln125_reg_1231_pp0_iter1_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter2_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter3_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter4_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter5_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter6_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter7_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter8_reg;
reg   [0:0] and_ln125_reg_1231_pp0_iter10_reg;
wire   [33:0] trunc_ln125_fu_804_p1;
reg   [33:0] trunc_ln125_reg_1235;
reg   [33:0] trunc_ln125_reg_1235_pp0_iter1_reg;
reg   [33:0] trunc_ln125_reg_1235_pp0_iter2_reg;
reg   [33:0] trunc_ln125_reg_1235_pp0_iter3_reg;
reg   [33:0] trunc_ln125_reg_1235_pp0_iter4_reg;
reg   [33:0] trunc_ln125_reg_1235_pp0_iter5_reg;
wire   [0:0] running_load_load_fu_812_p1;
reg   [0:0] running_load_reg_1243_pp0_iter1_reg;
reg   [0:0] running_load_reg_1243_pp0_iter2_reg;
reg   [0:0] running_load_reg_1243_pp0_iter3_reg;
reg   [0:0] running_load_reg_1243_pp0_iter4_reg;
reg   [0:0] running_load_reg_1243_pp0_iter5_reg;
reg   [0:0] running_load_reg_1243_pp0_iter6_reg;
reg   [0:0] running_load_reg_1243_pp0_iter7_reg;
reg   [0:0] running_load_reg_1243_pp0_iter8_reg;
reg   [0:0] running_load_reg_1243_pp0_iter10_reg;
wire   [0:0] icmp_ln1064_fu_816_p2;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter3_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter4_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter5_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter6_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter7_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter8_reg;
reg   [0:0] icmp_ln1064_reg_1247_pp0_iter10_reg;
wire   [0:0] icmp_ln1064_1_fu_830_p2;
reg   [0:0] icmp_ln1064_1_reg_1251;
reg   [0:0] icmp_ln1064_1_reg_1251_pp0_iter1_reg;
reg   [0:0] icmp_ln1064_1_reg_1251_pp0_iter2_reg;
reg   [0:0] icmp_ln1064_1_reg_1251_pp0_iter3_reg;
reg   [0:0] icmp_ln1064_1_reg_1251_pp0_iter4_reg;
wire   [0:0] icmp_ln1068_fu_854_p2;
reg   [0:0] icmp_ln1068_reg_1255;
reg   [0:0] icmp_ln1068_reg_1255_pp0_iter1_reg;
reg   [0:0] icmp_ln1068_reg_1255_pp0_iter2_reg;
reg   [0:0] icmp_ln1068_reg_1255_pp0_iter3_reg;
reg   [0:0] icmp_ln1068_reg_1255_pp0_iter4_reg;
wire   [0:0] cmp_i_i131_fu_887_p2;
reg   [0:0] cmp_i_i131_reg_1264;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter1_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter2_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter3_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter4_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter5_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter6_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter7_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter8_reg;
reg   [0:0] cmp_i_i131_reg_1264_pp0_iter9_reg;
wire   [6:0] N_5_fu_960_p2;
reg   [6:0] N_5_reg_1284;
wire   [6:0] N_4_fu_986_p2;
reg   [6:0] N_4_reg_1289;
wire   [0:0] icmp_ln1072_fu_1014_p2;
reg   [0:0] icmp_ln1072_reg_1294_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_1294_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_1294_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_1294_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_fu_1020_p2;
reg   [0:0] icmp_ln1076_reg_1300;
reg   [0:0] icmp_ln1076_reg_1300_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_reg_1300_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_reg_1300_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_reg_1300_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_reg_1300_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_1_fu_1036_p2;
reg   [0:0] icmp_ln1072_1_reg_1305;
reg   [0:0] icmp_ln1072_1_reg_1305_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_1_reg_1305_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_1_reg_1305_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_1_reg_1305_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_1_reg_1305_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_1_fu_1052_p2;
reg   [0:0] icmp_ln1076_1_reg_1311;
reg   [0:0] icmp_ln1076_1_reg_1311_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_1_reg_1311_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_1_reg_1311_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_1_reg_1311_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_1_reg_1311_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_2_fu_1058_p2;
reg   [0:0] icmp_ln1072_2_reg_1316;
reg   [0:0] icmp_ln1072_2_reg_1316_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_2_reg_1316_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_2_reg_1316_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_2_reg_1316_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_2_reg_1316_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_2_fu_1064_p2;
reg   [0:0] icmp_ln1076_2_reg_1322;
reg   [0:0] icmp_ln1076_2_reg_1322_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_2_reg_1322_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_2_reg_1322_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_2_reg_1322_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_2_reg_1322_pp0_iter10_reg;
wire   [0:0] icmp_ln1072_3_fu_1080_p2;
reg   [0:0] icmp_ln1072_3_reg_1327;
reg   [0:0] icmp_ln1072_3_reg_1327_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_3_reg_1327_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_3_reg_1327_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_3_reg_1327_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_3_reg_1327_pp0_iter10_reg;
wire   [0:0] icmp_ln1076_3_fu_1096_p2;
reg   [0:0] icmp_ln1076_3_reg_1333;
reg   [0:0] icmp_ln1076_3_reg_1333_pp0_iter6_reg;
reg   [0:0] icmp_ln1076_3_reg_1333_pp0_iter7_reg;
reg   [0:0] icmp_ln1076_3_reg_1333_pp0_iter8_reg;
reg   [0:0] icmp_ln1076_3_reg_1333_pp0_iter9_reg;
reg   [0:0] icmp_ln1076_3_reg_1333_pp0_iter10_reg;
wire   [0:0] icmp_ln1084_fu_1133_p2;
reg   [0:0] icmp_ln1084_reg_1338;
reg   [0:0] icmp_ln1084_reg_1338_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_reg_1338_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_reg_1338_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_reg_1338_pp0_iter9_reg;
wire   [0:0] icmp_ln1084_3_fu_1139_p2;
reg   [0:0] icmp_ln1084_3_reg_1343;
reg   [0:0] icmp_ln1084_3_reg_1343_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_3_reg_1343_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_3_reg_1343_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_3_reg_1343_pp0_iter9_reg;
wire   [0:0] icmp_ln1084_4_fu_1145_p2;
reg   [0:0] icmp_ln1084_4_reg_1348;
reg   [0:0] icmp_ln1084_4_reg_1348_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_4_reg_1348_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_4_reg_1348_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_4_reg_1348_pp0_iter9_reg;
wire   [0:0] icmp_ln1084_5_fu_1161_p2;
reg   [0:0] icmp_ln1084_5_reg_1353;
reg   [0:0] icmp_ln1084_5_reg_1353_pp0_iter6_reg;
reg   [0:0] icmp_ln1084_5_reg_1353_pp0_iter7_reg;
reg   [0:0] icmp_ln1084_5_reg_1353_pp0_iter8_reg;
reg   [0:0] icmp_ln1084_5_reg_1353_pp0_iter9_reg;
wire   [63:0] grp_gen_puppi_fu_768_ap_return;
wire   [63:0] grp_gen_puppi_fu_775_ap_return;
wire   [63:0] grp_gen_puppi_fu_782_ap_return;
wire    grp_gen_puppi_fu_761_ap_start;
wire    grp_gen_puppi_fu_761_ap_done;
wire    grp_gen_puppi_fu_761_ap_idle;
wire    grp_gen_puppi_fu_761_ap_ready;
wire    grp_gen_puppi_fu_768_ap_start;
wire    grp_gen_puppi_fu_768_ap_done;
wire    grp_gen_puppi_fu_768_ap_idle;
wire    grp_gen_puppi_fu_768_ap_ready;
wire    grp_gen_puppi_fu_775_ap_start;
wire    grp_gen_puppi_fu_775_ap_done;
wire    grp_gen_puppi_fu_775_ap_idle;
wire    grp_gen_puppi_fu_775_ap_ready;
wire    grp_gen_puppi_fu_782_ap_start;
wire    grp_gen_puppi_fu_782_ap_done;
wire    grp_gen_puppi_fu_782_ap_idle;
wire    grp_gen_puppi_fu_782_ap_ready;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp50_0_reg_345;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp50_1_reg_356;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp50_2_reg_367;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367;
wire   [63:0] ap_phi_reg_pp0_iter0_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter1_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter2_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter3_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter4_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter5_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter7_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter8_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter9_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter10_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378;
reg   [63:0] ap_phi_mux_data_out_0_new_0_phi_fu_392_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_389;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389;
reg   [0:0] ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399;
reg   [0:0] ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410;
reg   [0:0] ap_phi_mux_start_out_0_new_0_phi_fu_424_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420;
reg   [0:0] ap_phi_mux_end_out_0_new_0_phi_fu_435_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_432;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432;
wire   [0:0] and_ln157_fu_1192_p2;
reg   [63:0] ap_phi_mux_data_out_1_new_0_phi_fu_444_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_441;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441;
reg   [0:0] ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451;
reg   [0:0] ap_phi_mux_end_out_1_new_0_phi_fu_465_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_462;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462;
wire   [0:0] and_ln157_1_fu_1197_p2;
reg   [63:0] ap_phi_mux_data_out_2_new_0_phi_fu_474_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_471;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471;
reg   [0:0] ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481;
reg   [0:0] ap_phi_mux_end_out_2_new_0_phi_fu_495_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492;
wire   [0:0] and_ln157_2_fu_1202_p2;
reg   [63:0] ap_phi_mux_data_out_3_new_0_phi_fu_504_p4;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_501;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501;
reg   [0:0] ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511;
reg   [0:0] ap_phi_mux_end_out_3_new_0_phi_fu_525_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_522;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522;
wire   [0:0] and_ln157_3_fu_1207_p2;
reg   [63:0] ap_phi_mux_data_out_0_new_2_phi_fu_535_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_531;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531;
reg   [0:0] ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547;
reg   [0:0] ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563;
reg   [0:0] ap_phi_mux_start_out_0_new_2_phi_fu_586_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582;
reg   [0:0] ap_phi_mux_end_out_0_new_2_phi_fu_605_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_601;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601;
reg   [63:0] ap_phi_mux_data_out_1_new_2_phi_fu_621_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_617;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617;
reg   [0:0] ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633;
reg   [0:0] ap_phi_mux_end_out_1_new_2_phi_fu_653_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649;
reg   [63:0] ap_phi_mux_data_out_2_new_2_phi_fu_669_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_665;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665;
reg   [0:0] ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681;
reg   [0:0] ap_phi_mux_end_out_2_new_2_phi_fu_701_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_697;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697;
reg   [63:0] ap_phi_mux_data_out_3_new_2_phi_fu_717_p6;
wire   [63:0] ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_713;
reg   [63:0] ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713;
reg   [0:0] ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729;
reg   [0:0] ap_phi_mux_end_out_3_new_2_phi_fu_749_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_745;
reg   [0:0] ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745;
reg    grp_gen_puppi_fu_761_ap_start_reg;
reg    ap_predicate_op162_call_state7_state6;
reg    ap_predicate_op166_call_state7_state6;
wire    ap_block_pp0_stage0;
reg    grp_gen_puppi_fu_768_ap_start_reg;
reg    ap_predicate_op163_call_state7_state6;
reg    grp_gen_puppi_fu_775_ap_start_reg;
reg    ap_predicate_op164_call_state7_state6;
reg    grp_gen_puppi_fu_782_ap_start_reg;
reg    ap_predicate_op165_call_state7_state6;
wire   [63:0] zext_ln587_1_fu_876_p1;
wire   [63:0] zext_ln587_fu_927_p1;
wire   [7:0] add_ln885_fu_836_p2;
wire   [9:0] add_ln885_1_fu_860_p2;
wire   [7:0] select_ln159_fu_1114_p3;
wire   [7:0] select_ln146_fu_1173_p3;
wire   [9:0] add_ln885_2_fu_899_p2;
wire   [0:0] valid_read_read_fu_172_p2;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] and_ln125_fu_798_p0;
wire   [0:0] and_ln125_fu_798_p1;
wire   [10:0] trunc_ln674_1_fu_872_p1;
wire   [10:0] trunc_ln674_fu_923_p1;
wire   [17:0] N_2_fu_940_p1;
wire  signed [17:0] grp_fu_1212_p2;
wire   [17:0] tmp_6_fu_949_p1;
wire   [0:0] tmp_6_fu_949_p3;
wire   [6:0] zext_ln415_1_fu_956_p1;
wire   [6:0] N_2_fu_940_p4;
wire   [17:0] N_fu_966_p1;
wire  signed [17:0] grp_fu_1220_p2;
wire   [17:0] tmp_fu_975_p1;
wire   [0:0] tmp_fu_975_p3;
wire   [6:0] zext_ln415_fu_982_p1;
wire   [6:0] N_fu_966_p4;
wire   [8:0] nremaining_V_load_cast_fu_1004_p1;
wire   [8:0] ret_fu_1008_p2;
wire   [6:0] tmp_2_fu_1026_p4;
wire   [7:0] tmp_3_fu_1042_p4;
wire   [5:0] tmp_4_fu_1070_p4;
wire   [6:0] tmp_5_fu_1086_p4;
wire   [0:0] icmp_ln1084_6_fu_1102_p2;
wire   [7:0] add_ln229_1_fu_1108_p2;
wire   [3:0] tmp_1_fu_1151_p4;
wire   [7:0] zext_ln1064_fu_996_p1;
wire   [7:0] add_ln229_fu_1167_p2;
wire   [10:0] grp_fu_1212_p0;
wire   [6:0] grp_fu_1212_p1;
wire   [10:0] grp_fu_1220_p0;
wire   [6:0] grp_fu_1220_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [17:0] grp_fu_1212_p00;
wire   [17:0] grp_fu_1220_p00;
reg    ap_condition_302;
reg    ap_condition_1072;
reg    ap_condition_230;
reg    ap_condition_227;
reg    ap_condition_457;
reg    ap_condition_462;
reg    ap_condition_467;
reg    ap_condition_536;
reg    ap_condition_553;
reg    ap_condition_570;
reg    ap_condition_587;
reg    ap_condition_1089;
reg    ap_condition_292;
reg    ap_condition_307;
reg    ap_condition_502;
reg    ap_condition_1079;
reg    ap_condition_1442;
reg    ap_condition_1098;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 npuppi_V = 7'd0;
#0 irow_V = 8'd0;
#0 running = 1'd0;
#0 rptr = 10'd0;
#0 nremaining_V = 8'd0;
#0 wptr = 10'd0;
#0 grp_gen_puppi_fu_761_ap_start_reg = 1'b0;
#0 grp_gen_puppi_fu_768_ap_start_reg = 1'b0;
#0 grp_gen_puppi_fu_775_ap_start_reg = 1'b0;
#0 grp_gen_puppi_fu_782_ap_start_reg = 1'b0;
end

gen4_NLUT_V_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 2047 ),
    .AddressWidth( 11 ))
NLUT_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(NLUT_V_address0),
    .ce0(NLUT_V_ce0),
    .q0(NLUT_V_q0)
);

gen4_gen_puppi grp_gen_puppi_fu_761(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_761_ap_start),
    .ap_done(grp_gen_puppi_fu_761_ap_done),
    .ap_idle(grp_gen_puppi_fu_761_ap_idle),
    .ap_ready(grp_gen_puppi_fu_761_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln125_reg_1235_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_761_ap_return)
);

gen4_gen_puppi grp_gen_puppi_fu_768(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_768_ap_start),
    .ap_done(grp_gen_puppi_fu_768_ap_done),
    .ap_idle(grp_gen_puppi_fu_768_ap_idle),
    .ap_ready(grp_gen_puppi_fu_768_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln125_reg_1235_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_768_ap_return)
);

gen4_gen_puppi grp_gen_puppi_fu_775(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_775_ap_start),
    .ap_done(grp_gen_puppi_fu_775_ap_done),
    .ap_idle(grp_gen_puppi_fu_775_ap_idle),
    .ap_ready(grp_gen_puppi_fu_775_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln125_reg_1235_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_775_ap_return)
);

gen4_gen_puppi grp_gen_puppi_fu_782(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_gen_puppi_fu_782_ap_start),
    .ap_done(grp_gen_puppi_fu_782_ap_done),
    .ap_idle(grp_gen_puppi_fu_782_ap_idle),
    .ap_ready(grp_gen_puppi_fu_782_ap_ready),
    .ap_ce(1'b1),
    .rnd(trunc_ln125_reg_1235_pp0_iter5_reg),
    .ap_return(grp_gen_puppi_fu_782_ap_return)
);

gen4_mul_mul_11ns_7ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
mul_mul_11ns_7ns_18_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1212_p0),
    .din1(grp_fu_1212_p1),
    .ce(1'b1),
    .dout(grp_fu_1212_p2)
);

gen4_mul_mul_11ns_7ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
mul_mul_11ns_7ns_18_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1220_p0),
    .din1(grp_fu_1220_p1),
    .ce(1'b1),
    .dout(grp_fu_1220_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_761_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_predicate_op166_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_predicate_op162_call_state7_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
            grp_gen_puppi_fu_761_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_761_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_761_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_768_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op163_call_state7_state6 == 1'b1))) begin
            grp_gen_puppi_fu_768_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_768_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_768_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_775_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op164_call_state7_state6 == 1'b1))) begin
            grp_gen_puppi_fu_775_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_775_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_775_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_gen_puppi_fu_782_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_op165_call_state7_state6 == 1'b1))) begin
            grp_gen_puppi_fu_782_ap_start_reg <= 1'b1;
        end else if ((grp_gen_puppi_fu_782_ap_ready == 1'b1)) begin
            grp_gen_puppi_fu_782_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389 <= grp_gen_puppi_fu_761_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_389;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441 <= grp_gen_puppi_fu_761_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_441;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471 <= grp_gen_puppi_fu_761_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_471;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501 <= grp_gen_puppi_fu_761_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432 <= icmp_ln1084_reg_1338_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_432;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462 <= icmp_ln1084_3_reg_1343_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_462;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492 <= icmp_ln1084_4_reg_1348_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_492;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522 <= icmp_ln1084_5_reg_1353_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_522;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410 <= cmp_i_i131_reg_1264_pp0_iter9_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_410;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_227)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345 <= grp_gen_puppi_fu_761_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter10_ref_tmp50_0_reg_345;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_457)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356 <= grp_gen_puppi_fu_768_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter10_ref_tmp50_1_reg_356;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_462)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367 <= grp_gen_puppi_fu_775_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter10_ref_tmp50_2_reg_367;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_467)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378 <= grp_gen_puppi_fu_782_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter10_ref_tmp50_3_reg_378;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_420;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_399;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_451;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_481;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        if ((1'b1 == ap_condition_230)) begin
            ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_511;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_531;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_617;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_665;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713 <= 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_713;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_601;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_649;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_697;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_745;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_563;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_582;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_547;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_633;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_681;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)))) begin
        ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_536)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter5_ref_tmp50_0_reg_345;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_553)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter5_ref_tmp50_1_reg_356;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_570)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter5_ref_tmp50_2_reg_367;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'b1 == ap_condition_587)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378 <= 64'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter5_ref_tmp50_3_reg_378;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'd1 == and_ln125_fu_798_p2)) begin
            irow_V <= 8'd0;
        end else if ((1'b1 == ap_condition_307)) begin
            irow_V <= 8'd1;
        end else if ((1'b1 == ap_condition_292)) begin
            irow_V <= 8'd0;
        end else if ((1'b1 == ap_condition_1089)) begin
            irow_V <= add_ln885_fu_836_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if ((1'd1 == and_ln125_reg_1231_pp0_iter4_reg)) begin
            npuppi_V <= N_4_reg_1289;
        end else if ((1'b1 == ap_condition_1079)) begin
            npuppi_V <= N_5_reg_1284;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1442)) begin
        if ((icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd1)) begin
            nremaining_V <= select_ln146_fu_1173_p3;
        end else if ((icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0)) begin
            nremaining_V <= select_ln159_fu_1114_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        if ((1'd1 == and_ln125_fu_798_p2)) begin
            running <= 1'd1;
        end else if ((1'b1 == ap_condition_1098)) begin
            running <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln125_reg_1231_pp0_iter3_reg))) begin
        N_4_reg_1289 <= N_4_fu_986_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1068_reg_1255_pp0_iter3_reg == 1'd0) & (icmp_ln1064_1_reg_1251_pp0_iter3_reg == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter3_reg == 1'd0) & (running_load_reg_1243_pp0_iter3_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter3_reg))) begin
        N_5_reg_1284 <= N_5_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln125_reg_1231 <= and_ln125_fu_798_p2;
        and_ln125_reg_1231_pp0_iter1_reg <= and_ln125_reg_1231;
        cmp_i_i131_reg_1264_pp0_iter1_reg <= cmp_i_i131_reg_1264;
        icmp_ln1064_1_reg_1251_pp0_iter1_reg <= icmp_ln1064_1_reg_1251;
        icmp_ln1064_reg_1247_pp0_iter1_reg <= icmp_ln1064_reg_1247;
        icmp_ln1068_reg_1255_pp0_iter1_reg <= icmp_ln1068_reg_1255;
        running_load_reg_1243 <= running;
        running_load_reg_1243_pp0_iter1_reg <= running_load_reg_1243;
        trunc_ln125_reg_1235 <= trunc_ln125_fu_804_p1;
        trunc_ln125_reg_1235_pp0_iter1_reg <= trunc_ln125_reg_1235;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln125_reg_1231_pp0_iter10_reg <= and_ln125_reg_1231_pp0_iter9_reg;
        and_ln125_reg_1231_pp0_iter2_reg <= and_ln125_reg_1231_pp0_iter1_reg;
        and_ln125_reg_1231_pp0_iter3_reg <= and_ln125_reg_1231_pp0_iter2_reg;
        and_ln125_reg_1231_pp0_iter4_reg <= and_ln125_reg_1231_pp0_iter3_reg;
        and_ln125_reg_1231_pp0_iter5_reg <= and_ln125_reg_1231_pp0_iter4_reg;
        and_ln125_reg_1231_pp0_iter6_reg <= and_ln125_reg_1231_pp0_iter5_reg;
        and_ln125_reg_1231_pp0_iter7_reg <= and_ln125_reg_1231_pp0_iter6_reg;
        and_ln125_reg_1231_pp0_iter8_reg <= and_ln125_reg_1231_pp0_iter7_reg;
        and_ln125_reg_1231_pp0_iter9_reg <= and_ln125_reg_1231_pp0_iter8_reg;
        cmp_i_i131_reg_1264_pp0_iter2_reg <= cmp_i_i131_reg_1264_pp0_iter1_reg;
        cmp_i_i131_reg_1264_pp0_iter3_reg <= cmp_i_i131_reg_1264_pp0_iter2_reg;
        cmp_i_i131_reg_1264_pp0_iter4_reg <= cmp_i_i131_reg_1264_pp0_iter3_reg;
        cmp_i_i131_reg_1264_pp0_iter5_reg <= cmp_i_i131_reg_1264_pp0_iter4_reg;
        cmp_i_i131_reg_1264_pp0_iter6_reg <= cmp_i_i131_reg_1264_pp0_iter5_reg;
        cmp_i_i131_reg_1264_pp0_iter7_reg <= cmp_i_i131_reg_1264_pp0_iter6_reg;
        cmp_i_i131_reg_1264_pp0_iter8_reg <= cmp_i_i131_reg_1264_pp0_iter7_reg;
        cmp_i_i131_reg_1264_pp0_iter9_reg <= cmp_i_i131_reg_1264_pp0_iter8_reg;
        icmp_ln1064_1_reg_1251_pp0_iter2_reg <= icmp_ln1064_1_reg_1251_pp0_iter1_reg;
        icmp_ln1064_1_reg_1251_pp0_iter3_reg <= icmp_ln1064_1_reg_1251_pp0_iter2_reg;
        icmp_ln1064_1_reg_1251_pp0_iter4_reg <= icmp_ln1064_1_reg_1251_pp0_iter3_reg;
        icmp_ln1064_reg_1247_pp0_iter10_reg <= icmp_ln1064_reg_1247_pp0_iter9_reg;
        icmp_ln1064_reg_1247_pp0_iter2_reg <= icmp_ln1064_reg_1247_pp0_iter1_reg;
        icmp_ln1064_reg_1247_pp0_iter3_reg <= icmp_ln1064_reg_1247_pp0_iter2_reg;
        icmp_ln1064_reg_1247_pp0_iter4_reg <= icmp_ln1064_reg_1247_pp0_iter3_reg;
        icmp_ln1064_reg_1247_pp0_iter5_reg <= icmp_ln1064_reg_1247_pp0_iter4_reg;
        icmp_ln1064_reg_1247_pp0_iter6_reg <= icmp_ln1064_reg_1247_pp0_iter5_reg;
        icmp_ln1064_reg_1247_pp0_iter7_reg <= icmp_ln1064_reg_1247_pp0_iter6_reg;
        icmp_ln1064_reg_1247_pp0_iter8_reg <= icmp_ln1064_reg_1247_pp0_iter7_reg;
        icmp_ln1064_reg_1247_pp0_iter9_reg <= icmp_ln1064_reg_1247_pp0_iter8_reg;
        icmp_ln1068_reg_1255_pp0_iter2_reg <= icmp_ln1068_reg_1255_pp0_iter1_reg;
        icmp_ln1068_reg_1255_pp0_iter3_reg <= icmp_ln1068_reg_1255_pp0_iter2_reg;
        icmp_ln1068_reg_1255_pp0_iter4_reg <= icmp_ln1068_reg_1255_pp0_iter3_reg;
        icmp_ln1072_1_reg_1305_pp0_iter10_reg <= icmp_ln1072_1_reg_1305_pp0_iter9_reg;
        icmp_ln1072_1_reg_1305_pp0_iter6_reg <= icmp_ln1072_1_reg_1305;
        icmp_ln1072_1_reg_1305_pp0_iter7_reg <= icmp_ln1072_1_reg_1305_pp0_iter6_reg;
        icmp_ln1072_1_reg_1305_pp0_iter8_reg <= icmp_ln1072_1_reg_1305_pp0_iter7_reg;
        icmp_ln1072_1_reg_1305_pp0_iter9_reg <= icmp_ln1072_1_reg_1305_pp0_iter8_reg;
        icmp_ln1072_2_reg_1316_pp0_iter10_reg <= icmp_ln1072_2_reg_1316_pp0_iter9_reg;
        icmp_ln1072_2_reg_1316_pp0_iter6_reg <= icmp_ln1072_2_reg_1316;
        icmp_ln1072_2_reg_1316_pp0_iter7_reg <= icmp_ln1072_2_reg_1316_pp0_iter6_reg;
        icmp_ln1072_2_reg_1316_pp0_iter8_reg <= icmp_ln1072_2_reg_1316_pp0_iter7_reg;
        icmp_ln1072_2_reg_1316_pp0_iter9_reg <= icmp_ln1072_2_reg_1316_pp0_iter8_reg;
        icmp_ln1072_3_reg_1327_pp0_iter10_reg <= icmp_ln1072_3_reg_1327_pp0_iter9_reg;
        icmp_ln1072_3_reg_1327_pp0_iter6_reg <= icmp_ln1072_3_reg_1327;
        icmp_ln1072_3_reg_1327_pp0_iter7_reg <= icmp_ln1072_3_reg_1327_pp0_iter6_reg;
        icmp_ln1072_3_reg_1327_pp0_iter8_reg <= icmp_ln1072_3_reg_1327_pp0_iter7_reg;
        icmp_ln1072_3_reg_1327_pp0_iter9_reg <= icmp_ln1072_3_reg_1327_pp0_iter8_reg;
        icmp_ln1072_reg_1294_pp0_iter10_reg <= icmp_ln1072_reg_1294_pp0_iter9_reg;
        icmp_ln1072_reg_1294_pp0_iter6_reg <= icmp_ln1072_reg_1294;
        icmp_ln1072_reg_1294_pp0_iter7_reg <= icmp_ln1072_reg_1294_pp0_iter6_reg;
        icmp_ln1072_reg_1294_pp0_iter8_reg <= icmp_ln1072_reg_1294_pp0_iter7_reg;
        icmp_ln1072_reg_1294_pp0_iter9_reg <= icmp_ln1072_reg_1294_pp0_iter8_reg;
        icmp_ln1076_1_reg_1311_pp0_iter10_reg <= icmp_ln1076_1_reg_1311_pp0_iter9_reg;
        icmp_ln1076_1_reg_1311_pp0_iter6_reg <= icmp_ln1076_1_reg_1311;
        icmp_ln1076_1_reg_1311_pp0_iter7_reg <= icmp_ln1076_1_reg_1311_pp0_iter6_reg;
        icmp_ln1076_1_reg_1311_pp0_iter8_reg <= icmp_ln1076_1_reg_1311_pp0_iter7_reg;
        icmp_ln1076_1_reg_1311_pp0_iter9_reg <= icmp_ln1076_1_reg_1311_pp0_iter8_reg;
        icmp_ln1076_2_reg_1322_pp0_iter10_reg <= icmp_ln1076_2_reg_1322_pp0_iter9_reg;
        icmp_ln1076_2_reg_1322_pp0_iter6_reg <= icmp_ln1076_2_reg_1322;
        icmp_ln1076_2_reg_1322_pp0_iter7_reg <= icmp_ln1076_2_reg_1322_pp0_iter6_reg;
        icmp_ln1076_2_reg_1322_pp0_iter8_reg <= icmp_ln1076_2_reg_1322_pp0_iter7_reg;
        icmp_ln1076_2_reg_1322_pp0_iter9_reg <= icmp_ln1076_2_reg_1322_pp0_iter8_reg;
        icmp_ln1076_3_reg_1333_pp0_iter10_reg <= icmp_ln1076_3_reg_1333_pp0_iter9_reg;
        icmp_ln1076_3_reg_1333_pp0_iter6_reg <= icmp_ln1076_3_reg_1333;
        icmp_ln1076_3_reg_1333_pp0_iter7_reg <= icmp_ln1076_3_reg_1333_pp0_iter6_reg;
        icmp_ln1076_3_reg_1333_pp0_iter8_reg <= icmp_ln1076_3_reg_1333_pp0_iter7_reg;
        icmp_ln1076_3_reg_1333_pp0_iter9_reg <= icmp_ln1076_3_reg_1333_pp0_iter8_reg;
        icmp_ln1076_reg_1300_pp0_iter10_reg <= icmp_ln1076_reg_1300_pp0_iter9_reg;
        icmp_ln1076_reg_1300_pp0_iter6_reg <= icmp_ln1076_reg_1300;
        icmp_ln1076_reg_1300_pp0_iter7_reg <= icmp_ln1076_reg_1300_pp0_iter6_reg;
        icmp_ln1076_reg_1300_pp0_iter8_reg <= icmp_ln1076_reg_1300_pp0_iter7_reg;
        icmp_ln1076_reg_1300_pp0_iter9_reg <= icmp_ln1076_reg_1300_pp0_iter8_reg;
        icmp_ln1084_3_reg_1343_pp0_iter6_reg <= icmp_ln1084_3_reg_1343;
        icmp_ln1084_3_reg_1343_pp0_iter7_reg <= icmp_ln1084_3_reg_1343_pp0_iter6_reg;
        icmp_ln1084_3_reg_1343_pp0_iter8_reg <= icmp_ln1084_3_reg_1343_pp0_iter7_reg;
        icmp_ln1084_3_reg_1343_pp0_iter9_reg <= icmp_ln1084_3_reg_1343_pp0_iter8_reg;
        icmp_ln1084_4_reg_1348_pp0_iter6_reg <= icmp_ln1084_4_reg_1348;
        icmp_ln1084_4_reg_1348_pp0_iter7_reg <= icmp_ln1084_4_reg_1348_pp0_iter6_reg;
        icmp_ln1084_4_reg_1348_pp0_iter8_reg <= icmp_ln1084_4_reg_1348_pp0_iter7_reg;
        icmp_ln1084_4_reg_1348_pp0_iter9_reg <= icmp_ln1084_4_reg_1348_pp0_iter8_reg;
        icmp_ln1084_5_reg_1353_pp0_iter6_reg <= icmp_ln1084_5_reg_1353;
        icmp_ln1084_5_reg_1353_pp0_iter7_reg <= icmp_ln1084_5_reg_1353_pp0_iter6_reg;
        icmp_ln1084_5_reg_1353_pp0_iter8_reg <= icmp_ln1084_5_reg_1353_pp0_iter7_reg;
        icmp_ln1084_5_reg_1353_pp0_iter9_reg <= icmp_ln1084_5_reg_1353_pp0_iter8_reg;
        icmp_ln1084_reg_1338_pp0_iter6_reg <= icmp_ln1084_reg_1338;
        icmp_ln1084_reg_1338_pp0_iter7_reg <= icmp_ln1084_reg_1338_pp0_iter6_reg;
        icmp_ln1084_reg_1338_pp0_iter8_reg <= icmp_ln1084_reg_1338_pp0_iter7_reg;
        icmp_ln1084_reg_1338_pp0_iter9_reg <= icmp_ln1084_reg_1338_pp0_iter8_reg;
        running_load_reg_1243_pp0_iter10_reg <= running_load_reg_1243_pp0_iter9_reg;
        running_load_reg_1243_pp0_iter2_reg <= running_load_reg_1243_pp0_iter1_reg;
        running_load_reg_1243_pp0_iter3_reg <= running_load_reg_1243_pp0_iter2_reg;
        running_load_reg_1243_pp0_iter4_reg <= running_load_reg_1243_pp0_iter3_reg;
        running_load_reg_1243_pp0_iter5_reg <= running_load_reg_1243_pp0_iter4_reg;
        running_load_reg_1243_pp0_iter6_reg <= running_load_reg_1243_pp0_iter5_reg;
        running_load_reg_1243_pp0_iter7_reg <= running_load_reg_1243_pp0_iter6_reg;
        running_load_reg_1243_pp0_iter8_reg <= running_load_reg_1243_pp0_iter7_reg;
        running_load_reg_1243_pp0_iter9_reg <= running_load_reg_1243_pp0_iter8_reg;
        trunc_ln125_reg_1235_pp0_iter2_reg <= trunc_ln125_reg_1235_pp0_iter1_reg;
        trunc_ln125_reg_1235_pp0_iter3_reg <= trunc_ln125_reg_1235_pp0_iter2_reg;
        trunc_ln125_reg_1235_pp0_iter4_reg <= trunc_ln125_reg_1235_pp0_iter3_reg;
        trunc_ln125_reg_1235_pp0_iter5_reg <= trunc_ln125_reg_1235_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter10_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter9_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter10_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter9_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter10_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter9_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter10_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter9_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter1_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter1_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter0_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter1_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter0_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter1_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter0_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_511;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter2_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter1_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter2_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter1_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter2_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter1_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter2_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter1_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter3_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter2_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter3_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter2_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter3_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter2_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter3_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter2_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter4_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter3_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter4_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter3_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter4_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter3_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter4_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter3_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter5_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter4_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter5_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter4_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter5_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter4_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter5_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter4_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter7_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter7_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter7_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter7_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter8_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter7_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter8_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter7_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter8_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter7_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter8_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter7_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_389;
        ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_531;
        ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_441;
        ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_617;
        ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_471;
        ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_665;
        ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_501;
        ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_713;
        ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_432;
        ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_601;
        ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_462;
        ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_649;
        ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_492;
        ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_697;
        ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_522;
        ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_745;
        ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_410;
        ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_563;
        ap_phi_reg_pp0_iter9_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter8_ref_tmp50_0_reg_345;
        ap_phi_reg_pp0_iter9_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter8_ref_tmp50_1_reg_356;
        ap_phi_reg_pp0_iter9_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter8_ref_tmp50_2_reg_367;
        ap_phi_reg_pp0_iter9_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter8_ref_tmp50_3_reg_378;
        ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_420;
        ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_582;
        ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_399;
        ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_547;
        ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_451;
        ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_633;
        ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_481;
        ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_681;
        ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_511;
        ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_fu_816_p2 == 1'd1) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2))) begin
        cmp_i_i131_reg_1264 <= cmp_i_i131_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2))) begin
        icmp_ln1064_1_reg_1251 <= icmp_ln1064_1_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2))) begin
        icmp_ln1064_reg_1247 <= icmp_ln1064_fu_816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1064_1_fu_830_p2 == 1'd1) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2))) begin
        icmp_ln1068_reg_1255 <= icmp_ln1068_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg))) begin
        icmp_ln1072_1_reg_1305 <= icmp_ln1072_1_fu_1036_p2;
        icmp_ln1072_2_reg_1316 <= icmp_ln1072_2_fu_1058_p2;
        icmp_ln1072_3_reg_1327 <= icmp_ln1072_3_fu_1080_p2;
        icmp_ln1072_reg_1294 <= icmp_ln1072_fu_1014_p2;
        icmp_ln1076_1_reg_1311 <= icmp_ln1076_1_fu_1052_p2;
        icmp_ln1076_2_reg_1322 <= icmp_ln1076_2_fu_1064_p2;
        icmp_ln1076_3_reg_1333 <= icmp_ln1076_3_fu_1096_p2;
        icmp_ln1076_reg_1300 <= icmp_ln1076_fu_1020_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd1) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg))) begin
        icmp_ln1084_3_reg_1343 <= icmp_ln1084_3_fu_1139_p2;
        icmp_ln1084_4_reg_1348 <= icmp_ln1084_4_fu_1145_p2;
        icmp_ln1084_5_reg_1353 <= icmp_ln1084_5_fu_1161_p2;
        icmp_ln1084_reg_1338 <= icmp_ln1084_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1068_fu_854_p2 == 1'd0) & (icmp_ln1064_1_fu_830_p2 == 1'd1) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2))) begin
        rptr <= add_ln885_1_fu_860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (running_load_load_fu_812_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2) & (valid_read_read_fu_172_p2 == 1'd1))) begin
        wptr <= add_ln885_2_fu_899_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1072)) begin
        if ((1'd1 == and_ln125_fu_798_p2)) begin
            NLUT_V_address0 = zext_ln587_fu_927_p1;
        end else if ((1'b1 == ap_condition_302)) begin
            NLUT_V_address0 = zext_ln587_1_fu_876_p1;
        end else begin
            NLUT_V_address0 = 'bx;
        end
    end else begin
        NLUT_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd1 == and_ln125_fu_798_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1068_fu_854_p2 == 1'd0) & (icmp_ln1064_1_fu_830_p2 == 1'd1) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'd0 == and_ln125_fu_798_p2)))) begin
        NLUT_V_ce0 = 1'b1;
    end else begin
        NLUT_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_0_new_0_phi_fu_392_p4 = ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345;
    end else begin
        ap_phi_mux_data_out_0_new_0_phi_fu_392_p4 = ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_0_new_2_phi_fu_535_p6 = ap_phi_mux_data_out_0_new_0_phi_fu_392_p4;
    end else begin
        ap_phi_mux_data_out_0_new_2_phi_fu_535_p6 = ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_1_new_0_phi_fu_444_p4 = ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356;
    end else begin
        ap_phi_mux_data_out_1_new_0_phi_fu_444_p4 = ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_1_new_2_phi_fu_621_p6 = ap_phi_mux_data_out_1_new_0_phi_fu_444_p4;
    end else begin
        ap_phi_mux_data_out_1_new_2_phi_fu_621_p6 = ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_2_new_0_phi_fu_474_p4 = ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367;
    end else begin
        ap_phi_mux_data_out_2_new_0_phi_fu_474_p4 = ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_2_new_2_phi_fu_669_p6 = ap_phi_mux_data_out_2_new_0_phi_fu_474_p4;
    end else begin
        ap_phi_mux_data_out_2_new_2_phi_fu_669_p6 = ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_3_new_0_phi_fu_504_p4 = ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378;
    end else begin
        ap_phi_mux_data_out_3_new_0_phi_fu_504_p4 = ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_data_out_3_new_2_phi_fu_717_p6 = ap_phi_mux_data_out_3_new_0_phi_fu_504_p4;
    end else begin
        ap_phi_mux_data_out_3_new_2_phi_fu_717_p6 = ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_0_new_0_phi_fu_435_p4 = and_ln157_fu_1192_p2;
    end else begin
        ap_phi_mux_end_out_0_new_0_phi_fu_435_p4 = ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_0_new_2_phi_fu_605_p6 = ap_phi_mux_end_out_0_new_0_phi_fu_435_p4;
    end else begin
        ap_phi_mux_end_out_0_new_2_phi_fu_605_p6 = ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_1_new_0_phi_fu_465_p4 = and_ln157_1_fu_1197_p2;
    end else begin
        ap_phi_mux_end_out_1_new_0_phi_fu_465_p4 = ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_1_new_2_phi_fu_653_p6 = ap_phi_mux_end_out_1_new_0_phi_fu_465_p4;
    end else begin
        ap_phi_mux_end_out_1_new_2_phi_fu_653_p6 = ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_2_new_0_phi_fu_495_p4 = and_ln157_2_fu_1202_p2;
    end else begin
        ap_phi_mux_end_out_2_new_0_phi_fu_495_p4 = ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_2_new_2_phi_fu_701_p6 = ap_phi_mux_end_out_2_new_0_phi_fu_495_p4;
    end else begin
        ap_phi_mux_end_out_2_new_2_phi_fu_701_p6 = ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_3_new_0_phi_fu_525_p4 = and_ln157_3_fu_1207_p2;
    end else begin
        ap_phi_mux_end_out_3_new_0_phi_fu_525_p4 = ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_end_out_3_new_2_phi_fu_749_p6 = ap_phi_mux_end_out_3_new_0_phi_fu_525_p4;
    end else begin
        ap_phi_mux_end_out_3_new_2_phi_fu_749_p6 = ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4 = 1'd0;
    end else begin
        ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4 = ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6 = ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4;
    end else begin
        ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6 = ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_start_out_0_new_0_phi_fu_424_p4 = 1'd0;
    end else begin
        ap_phi_mux_start_out_0_new_0_phi_fu_424_p4 = ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_start_out_0_new_2_phi_fu_586_p6 = ap_phi_mux_start_out_0_new_0_phi_fu_424_p4;
    end else begin
        ap_phi_mux_start_out_0_new_2_phi_fu_586_p6 = ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4 = icmp_ln1072_reg_1294_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4 = ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6 = ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4;
    end else begin
        ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6 = ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4 = icmp_ln1072_1_reg_1305_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4 = ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6 = ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4;
    end else begin
        ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6 = ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4 = icmp_ln1072_2_reg_1316_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4 = ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6 = ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4;
    end else begin
        ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6 = ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_1247_pp0_iter10_reg == 1'd0) & (running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4 = icmp_ln1072_3_reg_1327_pp0_iter10_reg;
    end else begin
        ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4 = ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511;
    end
end

always @ (*) begin
    if (((running_load_reg_1243_pp0_iter10_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter10_reg))) begin
        ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6 = ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4;
    end else begin
        ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6 = ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_0_ap_vld = 1'b1;
    end else begin
        data_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_1_ap_vld = 1'b1;
    end else begin
        data_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_2_ap_vld = 1'b1;
    end else begin
        data_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        data_out_3_ap_vld = 1'b1;
    end else begin
        data_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_0_ap_vld = 1'b1;
    end else begin
        end_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_1_ap_vld = 1'b1;
    end else begin
        end_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_2_ap_vld = 1'b1;
    end else begin
        end_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        end_out_3_ap_vld = 1'b1;
    end else begin
        end_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_0_ap_vld = 1'b1;
    end else begin
        orbit_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_1_ap_vld = 1'b1;
    end else begin
        orbit_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_2_ap_vld = 1'b1;
    end else begin
        orbit_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        orbit_out_3_ap_vld = 1'b1;
    end else begin
        orbit_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_0_ap_vld = 1'b1;
    end else begin
        start_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_1_ap_vld = 1'b1;
    end else begin
        start_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_2_ap_vld = 1'b1;
    end else begin
        start_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        start_out_3_ap_vld = 1'b1;
    end else begin
        start_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_0_ap_vld = 1'b1;
    end else begin
        valid_out_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_1_ap_vld = 1'b1;
    end else begin
        valid_out_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_2_ap_vld = 1'b1;
    end else begin
        valid_out_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        valid_out_3_ap_vld = 1'b1;
    end else begin
        valid_out_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign N_2_fu_940_p1 = grp_fu_1212_p2;

assign N_2_fu_940_p4 = {{N_2_fu_940_p1[17:11]}};

assign N_4_fu_986_p2 = (zext_ln415_fu_982_p1 + N_fu_966_p4);

assign N_5_fu_960_p2 = (zext_ln415_1_fu_956_p1 + N_2_fu_940_p4);

assign N_fu_966_p1 = grp_fu_1220_p2;

assign N_fu_966_p4 = {{N_fu_966_p1[17:11]}};

assign add_ln229_1_fu_1108_p2 = ($signed(nremaining_V) + $signed(8'd252));

assign add_ln229_fu_1167_p2 = ($signed(zext_ln1064_fu_996_p1) + $signed(8'd252));

assign add_ln885_1_fu_860_p2 = (rptr + 10'd1);

assign add_ln885_2_fu_899_p2 = (wptr + 10'd1);

assign add_ln885_fu_836_p2 = (irow_V + 8'd1);

assign and_ln125_fu_798_p0 = valid;

assign and_ln125_fu_798_p1 = set;

assign and_ln125_fu_798_p2 = (and_ln125_fu_798_p1 & and_ln125_fu_798_p0);

assign and_ln157_1_fu_1197_p2 = (icmp_ln1076_1_reg_1311_pp0_iter10_reg & icmp_ln1072_1_reg_1305_pp0_iter10_reg);

assign and_ln157_2_fu_1202_p2 = (icmp_ln1076_2_reg_1322_pp0_iter10_reg & icmp_ln1072_2_reg_1316_pp0_iter10_reg);

assign and_ln157_3_fu_1207_p2 = (icmp_ln1076_3_reg_1333_pp0_iter10_reg & icmp_ln1072_3_reg_1327_pp0_iter10_reg);

assign and_ln157_fu_1192_p2 = (icmp_ln1076_reg_1300_pp0_iter10_reg & icmp_ln1072_reg_1294_pp0_iter10_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1072 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_1079 = ((icmp_ln1068_reg_1255_pp0_iter4_reg == 1'd0) & (icmp_ln1064_1_reg_1251_pp0_iter4_reg == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_1089 = ((icmp_ln1064_1_fu_830_p2 == 1'd0) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2));
end

always @ (*) begin
    ap_condition_1098 = ((icmp_ln1068_fu_854_p2 == 1'd1) & (icmp_ln1064_1_fu_830_p2 == 1'd1) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2));
end

always @ (*) begin
    ap_condition_1442 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_227 = ((icmp_ln1072_reg_1294_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter9_reg == 1'd0) & (running_load_reg_1243_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_230 = ((icmp_ln1064_reg_1247_pp0_iter9_reg == 1'd1) & (running_load_reg_1243_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_292 = ((icmp_ln1064_1_fu_830_p2 == 1'd1) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2));
end

always @ (*) begin
    ap_condition_302 = ((icmp_ln1068_fu_854_p2 == 1'd0) & (icmp_ln1064_1_fu_830_p2 == 1'd1) & (icmp_ln1064_fu_816_p2 == 1'd0) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2));
end

always @ (*) begin
    ap_condition_307 = ((icmp_ln1064_fu_816_p2 == 1'd1) & (running_load_load_fu_812_p1 == 1'd1) & (1'd0 == and_ln125_fu_798_p2));
end

always @ (*) begin
    ap_condition_457 = ((icmp_ln1072_1_reg_1305_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter9_reg == 1'd0) & (running_load_reg_1243_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_462 = ((icmp_ln1072_2_reg_1316_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter9_reg == 1'd0) & (running_load_reg_1243_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_467 = ((icmp_ln1072_3_reg_1327_pp0_iter9_reg == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter9_reg == 1'd0) & (running_load_reg_1243_pp0_iter9_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter9_reg));
end

always @ (*) begin
    ap_condition_502 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_536 = ((icmp_ln1072_fu_1014_p2 == 1'd0) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_553 = ((icmp_ln1072_1_fu_1036_p2 == 1'd0) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_570 = ((icmp_ln1072_2_fu_1058_p2 == 1'd0) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_condition_587 = ((icmp_ln1072_3_fu_1080_p2 == 1'd0) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'b0;

assign ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_389 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_531 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_441 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_617 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_471 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_501 = 'bx;

assign ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_713 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_462 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_649 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_492 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_697 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_522 = 'bx;

assign ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_410 = 'bx;

assign ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp50_0_reg_345 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp50_1_reg_356 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp50_2_reg_367 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp50_3_reg_378 = 'bx;

assign ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_420 = 'bx;

assign ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_582 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_399 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_547 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_451 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_633 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_681 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_729 = 'bx;

always @ (*) begin
    ap_predicate_op162_call_state7_state6 = ((icmp_ln1072_fu_1014_p2 == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op163_call_state7_state6 = ((icmp_ln1072_1_fu_1036_p2 == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op164_call_state7_state6 = ((icmp_ln1072_2_fu_1058_p2 == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op165_call_state7_state6 = ((icmp_ln1072_3_fu_1080_p2 == 1'd1) & (icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd0) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

always @ (*) begin
    ap_predicate_op166_call_state7_state6 = ((icmp_ln1064_reg_1247_pp0_iter4_reg == 1'd1) & (running_load_reg_1243_pp0_iter4_reg == 1'd1) & (1'd0 == and_ln125_reg_1231_pp0_iter4_reg));
end

assign cmp_i_i131_fu_887_p2 = ((rptr == 10'd0) ? 1'b1 : 1'b0);

assign data_out_0 = ap_phi_mux_data_out_0_new_2_phi_fu_535_p6;

assign data_out_1 = ap_phi_mux_data_out_1_new_2_phi_fu_621_p6;

assign data_out_2 = ap_phi_mux_data_out_2_new_2_phi_fu_669_p6;

assign data_out_3 = ap_phi_mux_data_out_3_new_2_phi_fu_717_p6;

assign end_out_0 = ap_phi_mux_end_out_0_new_2_phi_fu_605_p6;

assign end_out_1 = ap_phi_mux_end_out_1_new_2_phi_fu_653_p6;

assign end_out_2 = ap_phi_mux_end_out_2_new_2_phi_fu_701_p6;

assign end_out_3 = ap_phi_mux_end_out_3_new_2_phi_fu_749_p6;

assign grp_fu_1212_p0 = grp_fu_1212_p00;

assign grp_fu_1212_p00 = NLUT_V_q0;

assign grp_fu_1212_p1 = 18'd114;

assign grp_fu_1220_p0 = grp_fu_1220_p00;

assign grp_fu_1220_p00 = NLUT_V_q0;

assign grp_fu_1220_p1 = 18'd114;

assign grp_gen_puppi_fu_761_ap_start = grp_gen_puppi_fu_761_ap_start_reg;

assign grp_gen_puppi_fu_768_ap_start = grp_gen_puppi_fu_768_ap_start_reg;

assign grp_gen_puppi_fu_775_ap_start = grp_gen_puppi_fu_775_ap_start_reg;

assign grp_gen_puppi_fu_782_ap_start = grp_gen_puppi_fu_782_ap_start_reg;

assign icmp_ln1064_1_fu_830_p2 = ((irow_V == 8'd53) ? 1'b1 : 1'b0);

assign icmp_ln1064_fu_816_p2 = ((irow_V == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1068_fu_854_p2 = ((rptr == wptr) ? 1'b1 : 1'b0);

assign icmp_ln1072_1_fu_1036_p2 = ((tmp_2_fu_1026_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_2_fu_1058_p2 = ((nremaining_V > 8'd2) ? 1'b1 : 1'b0);

assign icmp_ln1072_3_fu_1080_p2 = ((tmp_4_fu_1070_p4 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln1072_fu_1014_p2 = ((nremaining_V != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1076_1_fu_1052_p2 = (($signed(tmp_3_fu_1042_p4) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1076_2_fu_1064_p2 = (($signed(ret_fu_1008_p2) < $signed(9'd3)) ? 1'b1 : 1'b0);

assign icmp_ln1076_3_fu_1096_p2 = (($signed(tmp_5_fu_1086_p4) < $signed(7'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1076_fu_1020_p2 = (($signed(ret_fu_1008_p2) < $signed(9'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1084_3_fu_1139_p2 = ((npuppi_V < 7'd6) ? 1'b1 : 1'b0);

assign icmp_ln1084_4_fu_1145_p2 = ((npuppi_V < 7'd7) ? 1'b1 : 1'b0);

assign icmp_ln1084_5_fu_1161_p2 = ((tmp_1_fu_1151_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln1084_6_fu_1102_p2 = ((nremaining_V < 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln1084_fu_1133_p2 = ((npuppi_V < 7'd5) ? 1'b1 : 1'b0);

assign nremaining_V_load_cast_fu_1004_p1 = nremaining_V;

assign orbit_out_0 = ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6;

assign orbit_out_1 = ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6;

assign orbit_out_2 = ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6;

assign orbit_out_3 = ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6;

assign ret_fu_1008_p2 = ($signed(nremaining_V_load_cast_fu_1004_p1) + $signed(9'd508));

assign running_load_load_fu_812_p1 = running;

assign select_ln146_fu_1173_p3 = ((icmp_ln1084_fu_1133_p2[0:0] == 1'b1) ? 8'd0 : add_ln229_fu_1167_p2);

assign select_ln159_fu_1114_p3 = ((icmp_ln1084_6_fu_1102_p2[0:0] == 1'b1) ? 8'd0 : add_ln229_1_fu_1108_p2);

assign start_out_0 = ap_phi_mux_start_out_0_new_2_phi_fu_586_p6;

assign start_out_1 = ap_phi_mux_start_out_0_new_2_phi_fu_586_p6;

assign start_out_2 = ap_phi_mux_start_out_0_new_2_phi_fu_586_p6;

assign start_out_3 = ap_phi_mux_start_out_0_new_2_phi_fu_586_p6;

assign tmp_1_fu_1151_p4 = {{npuppi_V[6:3]}};

assign tmp_2_fu_1026_p4 = {{nremaining_V[7:1]}};

assign tmp_3_fu_1042_p4 = {{ret_fu_1008_p2[8:1]}};

assign tmp_4_fu_1070_p4 = {{nremaining_V[7:2]}};

assign tmp_5_fu_1086_p4 = {{ret_fu_1008_p2[8:2]}};

assign tmp_6_fu_949_p1 = grp_fu_1212_p2;

assign tmp_6_fu_949_p3 = tmp_6_fu_949_p1[32'd10];

assign tmp_fu_975_p1 = grp_fu_1220_p2;

assign tmp_fu_975_p3 = tmp_fu_975_p1[32'd10];

assign trunc_ln125_fu_804_p1 = p_idxs[33:0];

assign trunc_ln674_1_fu_872_p1 = p_idxs[10:0];

assign trunc_ln674_fu_923_p1 = p_idxs[10:0];

assign valid_out_0 = ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6;

assign valid_out_1 = ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6;

assign valid_out_2 = ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6;

assign valid_out_3 = ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6;

assign valid_read_read_fu_172_p2 = valid;

assign zext_ln1064_fu_996_p1 = npuppi_V;

assign zext_ln415_1_fu_956_p1 = tmp_6_fu_949_p3;

assign zext_ln415_fu_982_p1 = tmp_fu_975_p3;

assign zext_ln587_1_fu_876_p1 = trunc_ln674_1_fu_872_p1;

assign zext_ln587_fu_927_p1 = trunc_ln674_fu_923_p1;

endmodule //gen4
