// Seed: 1843881846
module module_0;
  id_1(
      id_2,
      1'b0,
      id_3#(
          .id_4(-1),
          .id_3(-1),
          .id_2(1))
  );
  assign id_2 = 1 - 1;
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    input wire id_4,
    input uwire id_5,
    output supply1 id_6
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0
);
  tri0 id_2 = -1;
  module_0 modCall_1 ();
endmodule
