
---------- Begin Simulation Statistics ----------
final_tick                               1317867522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57284                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703228                       # Number of bytes of host memory used
host_op_rate                                    57453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21419.26                       # Real time elapsed on the host
host_tick_rate                               61527213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1226981426                       # Number of instructions simulated
sim_ops                                    1230606820                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.317868                       # Number of seconds simulated
sim_ticks                                1317867522000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.983873                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              151558102                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           176263405                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12884176                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        238233823                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23438668                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23627437                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          188769                       # Number of indirect misses.
system.cpu0.branchPred.lookups              304121102                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900422                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811478                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8300078                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274856376                       # Number of branches committed
system.cpu0.commit.bw_lim_events             45404811                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441429                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      119768853                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132097080                       # Number of instructions committed
system.cpu0.commit.committedOps            1133911090                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2056042475                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.551502                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.426630                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1561802767     75.96%     75.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    281232882     13.68%     89.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     72299398      3.52%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     57667236      2.80%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24305479      1.18%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7780770      0.38%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3130474      0.15%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2418658      0.12%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     45404811      2.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2056042475                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23206204                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097762483                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345501176                       # Number of loads committed
system.cpu0.commit.membars                    3625375                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625381      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630111749     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557797      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347312646     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141443845     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1133911090                       # Class of committed instruction
system.cpu0.commit.refs                     488756519                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132097080                       # Number of Instructions Simulated
system.cpu0.committedOps                   1133911090                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.324362                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.324362                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            479057010                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4590834                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           149203516                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1273996622                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               703827095                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                876413334                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8314639                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15309433                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9233980                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  304121102                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                224302606                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1352814040                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4560831                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1301405416                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1103                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25797698                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115574                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         711131818                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         174996770                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.494567                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2076846058                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627500                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878251                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1141540081     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               697104446     33.57%     88.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147015311      7.08%     95.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68384444      3.29%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11613357      0.56%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8470167      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  903252      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1811699      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3301      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2076846058                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       83                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      36                       # number of floating regfile writes
system.cpu0.idleCycles                      554556933                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8407924                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               288520241                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.469611                       # Inst execution rate
system.cpu0.iew.exec_refs                   554142764                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161450993                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              353034563                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            393329158                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816586                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3732524                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           164517713                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1253652093                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            392691771                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8916605                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1235735570                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1408310                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             27952948                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8314639                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             31762886                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       557296                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34033231                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11090                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16014                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7406070                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47827982                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21262359                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16014                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       920222                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7487702                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                552020495                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1221752786                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831615                       # average fanout of values written-back
system.cpu0.iew.wb_producers                459068738                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.464297                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1221847287                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1524492223                       # number of integer regfile reads
system.cpu0.int_regfile_writes              781629475                       # number of integer regfile writes
system.cpu0.ipc                              0.430226                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.430226                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3627016      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            673064671     54.08%     54.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8566952      0.69%     55.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860622      0.23%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             13      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           396354781     31.84%     87.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160178070     12.87%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1244652176                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     68                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                132                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           64                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                78                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5569536                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004475                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 962695     17.29%     17.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 12306      0.22%     17.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 853254     15.32%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3344177     60.04%     92.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               397100      7.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1246594628                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4572021967                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1221752722                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1373408107                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1248209279                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1244652176                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442814                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      119740918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           302154                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1385                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31446854                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2076846058                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.599299                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.864200                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1204946414     58.02%     58.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          595071674     28.65%     86.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          217272744     10.46%     97.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37085449      1.79%     98.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14268062      0.69%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3732767      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3538496      0.17%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             632008      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             298444      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2076846058                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.472999                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         27136745                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10177660                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           393329158                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          164517713                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1519                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2631402991                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5007487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              400768179                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724648357                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13458367                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               714983467                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              37023687                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                44504                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1565146415                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1268053141                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          816596269                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                873510475                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28071949                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8314639                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79130717                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91947844                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               83                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1565146332                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        138581                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4783                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 36187704                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4771                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3264298497                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2528192598                       # The number of ROB writes
system.cpu0.timesIdled                       22432609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1473                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.819901                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13116227                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15648106                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2498910                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21459197                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1320908                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1594258                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          273350                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25598305                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23216                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1412356                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17164069                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4233464                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       26092776                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94884346                       # Number of instructions committed
system.cpu1.commit.committedOps              96695730                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    449405650                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.215164                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.991036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    414061149     92.14%     92.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16675738      3.71%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6115678      1.36%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3509784      0.78%     97.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2295274      0.51%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1336695      0.30%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       718075      0.16%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       459793      0.10%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4233464      0.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    449405650                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2257478                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92271075                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24469663                       # Number of loads committed
system.cpu1.commit.membars                    3622535                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622535      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56325940     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26280867     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9320808      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96695730                       # Class of committed instruction
system.cpu1.commit.refs                      35601687                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94884346                       # Number of Instructions Simulated
system.cpu1.committedOps                     96695730                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.803432                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.803432                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            368904643                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1093739                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12143461                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             130304145                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21126716                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57756998                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1412896                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3196256                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4550118                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25598305                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19037501                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    427513669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               249679                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     146883238                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4998900                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056165                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23738241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14437135                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.322275                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         453751371                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.332177                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.822215                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               361904296     79.76%     79.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57487517     12.67%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21991998      4.85%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6238267      1.37%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1581820      0.35%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3073108      0.68%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474129      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     229      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           453751371                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2019135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1477010                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20114402                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.234323                       # Inst execution rate
system.cpu1.iew.exec_refs                    37743337                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11455826                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              312306346                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30658159                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2713025                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1180021                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14500625                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          122772974                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26287511                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1168907                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106797313                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2156488                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6947358                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1412896                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11611752                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1220787                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        13831                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          599                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1359                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6188496                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3368601                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           599                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       184967                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1292043                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62220749                       # num instructions consuming a value
system.cpu1.iew.wb_count                    106223445                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813182                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50596800                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.233063                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     106261491                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               136391396                       # number of integer regfile reads
system.cpu1.int_regfile_writes               74033258                       # number of integer regfile writes
system.cpu1.ipc                              0.208184                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.208184                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622636      3.36%      3.36% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             65191675     60.38%     63.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383161      0.35%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762629      0.71%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28324833     26.23%     91.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9681274      8.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107966220                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3334921                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030889                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 407423     12.22%     12.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11469      0.34%     12.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 712989     21.38%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1958177     58.72%     92.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               244859      7.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107678489                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         673199707                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    106223433                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        148850767                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 114634900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107966220                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8138074                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       26077243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           181003                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2703780                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17916782                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    453751371                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.237941                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.704253                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          386156965     85.10%     85.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44817216      9.88%     94.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13749384      3.03%     98.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3361972      0.74%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4163257      0.92%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             575644      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             537233      0.12%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             307926      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              81774      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      453751371                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.236887                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16282829                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3908029                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30658159                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14500625                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       455770506                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2179948238                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              336025094                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67700622                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10346031                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24703005                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4221448                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45448                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            161574044                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             126633846                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           88246675                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57391325                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18592406                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1412896                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             34188216                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20546053                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       161574032                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30835                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21743154                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   567960419                       # The number of ROB reads
system.cpu1.rob.rob_writes                  249932916                       # The number of ROB writes
system.cpu1.timesIdled                         191871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         23396606                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20283029                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            47498982                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              74114                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3580019                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25036627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49992953                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2026590                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       165161                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62689014                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     12236228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    125360720                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12401389                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21906217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3836850                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21119383                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              372                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3128660                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3128660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21906217                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1190                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75027828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75027828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1847790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1847790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25036718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25036718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25036718                       # Request fanout histogram
system.membus.respLayer1.occupancy       129531829599                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         70505758669                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    417291083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   508147525.744977                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     16302500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1149661500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1315363775500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2503746500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    197448268                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       197448268                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    197448268                       # number of overall hits
system.cpu0.icache.overall_hits::total      197448268                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     26854338                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      26854338                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     26854338                       # number of overall misses
system.cpu0.icache.overall_misses::total     26854338                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 583021679998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 583021679998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 583021679998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 583021679998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    224302606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    224302606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    224302606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    224302606                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119724                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119724                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119724                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119724                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21710.521406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21710.521406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21710.521406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21710.521406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2895                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.913793                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     24983633                       # number of writebacks
system.cpu0.icache.writebacks::total         24983633                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1870669                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1870669                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1870669                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1870669                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     24983669                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     24983669                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     24983669                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     24983669                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 538921786999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 538921786999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 538921786999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 538921786999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111384                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111384                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111384                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111384                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21570.962496                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21570.962496                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21570.962496                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21570.962496                       # average overall mshr miss latency
system.cpu0.icache.replacements              24983633                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    197448268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      197448268                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     26854338                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     26854338                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 583021679998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 583021679998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    224302606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    224302606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119724                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119724                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21710.521406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21710.521406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1870669                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1870669                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     24983669                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     24983669                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 538921786999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 538921786999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21570.962496                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21570.962496                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          222431823                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         24983636                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.903101                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        473588880                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       473588880                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    426166833                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       426166833                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    426166833                       # number of overall hits
system.cpu0.dcache.overall_hits::total      426166833                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65229160                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65229160                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65229160                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65229160                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1999048438905                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1999048438905                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1999048438905                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1999048438905                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    491395993                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    491395993                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    491395993                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    491395993                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132743                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132743                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132743                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132743                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30646.545792                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30646.545792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30646.545792                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30646.545792                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     21815660                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        85156                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           970686                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            992                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.474477                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.842742                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35145848                       # number of writebacks
system.cpu0.dcache.writebacks::total         35145848                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30836723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30836723                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30836723                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30836723                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34392437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34392437                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34392437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34392437                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 826438773442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 826438773442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 826438773442                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 826438773442                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.069989                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069989                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.069989                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069989                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 24029.665983                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24029.665983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 24029.665983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24029.665983                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35145848                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    312004433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      312004433                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37950793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37950793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1196335301000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1196335301000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    349955226                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    349955226                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108445                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31523.328142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31523.328142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13031764                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13031764                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24919029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24919029                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 588750619500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 588750619500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23626.547387                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23626.547387                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114162400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114162400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     27278367                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     27278367                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 802713137905                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 802713137905                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141440767                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141440767                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.192861                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.192861                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29426.729903                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29426.729903                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     17804959                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     17804959                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9473408                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9473408                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 237688153942                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 237688153942                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066978                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066978                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25090.036652                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25090.036652                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1048                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1048                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7608500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7608500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.332698                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.332698                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7260.019084                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7260.019084                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003175                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        55700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55700                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2926                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2926                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       765500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       765500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.054604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.054604                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4529.585799                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4529.585799                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       596500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       596500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.054604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.054604                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3529.585799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3529.585799                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049104                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049104                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762374                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762374                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65843997999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65843997999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811478                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420857                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420857                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86367.056063                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86367.056063                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762374                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762374                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65081623999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65081623999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420857                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420857                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85367.056063                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85367.056063                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990879                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          462376081                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35154513                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.152681                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990879                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1021581977                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1021581977                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21771683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29803531                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              201754                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              415520                       # number of demand (read+write) hits
system.l2.demand_hits::total                 52192488                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21771683                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29803531                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             201754                       # number of overall hits
system.l2.overall_hits::.cpu1.data             415520                       # number of overall hits
system.l2.overall_hits::total                52192488                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3211981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5340069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5737                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1913438                       # number of demand (read+write) misses
system.l2.demand_misses::total               10471225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3211981                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5340069                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5737                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1913438                       # number of overall misses
system.l2.overall_misses::total              10471225                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 268152687999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 501446579111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    511985997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 217129973422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     987241226529                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 268152687999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 501446579111                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    511985997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 217129973422                       # number of overall miss cycles
system.l2.overall_miss_latency::total    987241226529                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        24983664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35143600                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          207491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2328958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62663713                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       24983664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35143600                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         207491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2328958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62663713                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.128563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.151950                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.027649                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.821585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167102                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.128563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.151950                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.027649                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.821585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167102                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83485.141412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93902.640417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89242.809308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113476.356915                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94281.349749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83485.141412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93902.640417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89242.809308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113476.356915                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94281.349749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1009540                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     32860                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.722459                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14482419                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3836851                       # number of writebacks
system.l2.writebacks::total                   3836851                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         398108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         123531                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              521773                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        398108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        123531                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             521773                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3211871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4941961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1789907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9949452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3211871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4941961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1789907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16149956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         26099408                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 236027860000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 425585992231                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    453689497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 188386102327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 850453644055                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 236027860000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 425585992231                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    453689497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 188386102327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1400307396823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2250761040878                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.128559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.140622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.027534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.128559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.140622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.027534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.416500                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73486.095799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86116.825331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79413.530019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105249.100834                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85477.435748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73486.095799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86116.825331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79413.530019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105249.100834                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86706.576589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86238.011256                       # average overall mshr miss latency
system.l2.replacements                       36131632                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12151770                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12151770                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12151770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12151770                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     50231703                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         50231703                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     50231703                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     50231703                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16149956                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16149956                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1400307396823                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1400307396823                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86706.576589                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86706.576589                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       517500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       517500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.898876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6468.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5564.516129                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1606500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       265000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1871500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.898876                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20081.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20384.615385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20123.655914                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8197744                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154733                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8352477                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2031697                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1265896                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3297593                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 195946283909                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 138312267387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  334258551296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10229441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1420629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11650070                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.198613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.283053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96444.639092                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109260.371616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101364.404672                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       127437                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        46520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           173957                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1904260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1219376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3123636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 165995919130                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 121037166995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 287033086125                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.186155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.858335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.268122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87170.827056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99261.562467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91890.696011                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21771683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        201754                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21973437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3211981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3217718                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 268152687999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    511985997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 268664673996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     24983664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       207491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25191155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.128563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.027649                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.127732                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83485.141412                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89242.809308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83495.406992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           134                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3211871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3217584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 236027860000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    453689497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 236481549497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.128559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.027534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.127727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73486.095799                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79413.530019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73496.620289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21605787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       260787                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21866574                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3308372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       647542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3955914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 305500295202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  78817706035                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 384318001237                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24914159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       908329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25822488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.132791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153196                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92341.579243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121718.291686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97150.241698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       270671                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        77011                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       347682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3037701                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       570531                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3608232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 259590073101                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  67348935332                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 326939008433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.121927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.628111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85456.097589                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118046.057676                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90609.198198                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          209                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               231                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1385                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          197                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1582                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     24664454                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3373975                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     28038429                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1594                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          219                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868883                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.899543                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.872587                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17808.270036                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17126.776650                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17723.406448                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          352                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          396                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1033                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          153                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1186                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20739932                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3144485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23884417                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.648055                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.698630                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.654164                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20077.378509                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20552.189542                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20138.631535                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999936                       # Cycle average of tags in use
system.l2.tags.total_refs                   139610956                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  36132255                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.863887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.077959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.664837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.486309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.428627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.312316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.026013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.163849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.379880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1036525239                       # Number of tag accesses
system.l2.tags.data_accesses               1036525239                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     205559744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     316673920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        365696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     114685248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    964947520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1602232128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    205559744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       365696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     205925440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245558400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245558400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3211871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4948030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1791957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15077305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25034877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3836850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3836850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        155979065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        240292681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           277491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87023351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    732203734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1215776321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    155979065                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       277491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        156256556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186330110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186330110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186330110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       155979065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       240292681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          277491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87023351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    732203734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1402106431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3482848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3211870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4556760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1755359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14970311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009168000250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212585                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212586                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41715049                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3283864                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25034877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3836850                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25034877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3836850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 534863                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                354002                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            927302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            924669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            974263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1110015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2946797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4085117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1213387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1212168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1140631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1127889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1147965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1487041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1618694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1325100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           931243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2327733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            158814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            188361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            183428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            191882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            216077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            265722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            303178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            265494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            262055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           261627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           265023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           175866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           165525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           164141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 906933507435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               122500070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1366308769935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37017.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55767.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 19798033                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2263159                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25034877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3836850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7126778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2950485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1986748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1591285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1328568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1292542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1260740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1213579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1070143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  852352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 772631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1289845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 628638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 343275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 281983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 233456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 170909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  92843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 179795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 195691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 204080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 209403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 212971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 222395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 221500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 219436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 214420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 208919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  10130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  11338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5921645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.432806                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.581296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.449015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2382265     40.23%     40.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1340461     22.64%     62.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       400150      6.76%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       298950      5.05%     74.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       458920      7.75%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       191742      3.24%     85.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       114329      1.93%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        89785      1.52%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       645043     10.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5921645                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.247542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    824.730565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       212585    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212586                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.383141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.356896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.977158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           178139     83.80%     83.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5008      2.36%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18961      8.92%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6255      2.94%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2514      1.18%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1015      0.48%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              385      0.18%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              195      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               80      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212585                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1568000896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34231232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               222901248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1602232128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245558400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1189.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1215.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1317867485000                       # Total gap between requests
system.mem_ctrls.avgGap                      45645.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    205559680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    291632640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       365696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112342976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    958099904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    222901248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 155979016.531223088503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 221291317.322561651468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 277490.714275300270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 85246031.277489811182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 727007751.542419433594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169137826.282966852188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3211871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4948030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1791957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15077305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3836850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 103712931784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 224926058274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    213592464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 114092286347                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 923363901066                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31944408189998                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32290.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45457.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37380.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63669.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61241.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8325685.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          16146910080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8582263470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         79298953440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9470933100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104030893200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     570710044440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25463196480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       813703194210                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.439295                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  60680096414                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44006300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1213181125586                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26133699480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13890371715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         95631146520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8709423840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104030893200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     578940598200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18532203840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       845868336795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.846257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41858868323                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44006300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1232002353677                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13620417718.750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59719186662.649811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     95.00%     95.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       163000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 427900849000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   228234104500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1089633417500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18827735                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18827735                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18827735                       # number of overall hits
system.cpu1.icache.overall_hits::total       18827735                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       209766                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        209766                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       209766                       # number of overall misses
system.cpu1.icache.overall_misses::total       209766                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3334392500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3334392500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3334392500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3334392500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19037501                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19037501                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19037501                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19037501                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.011019                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011019                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.011019                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011019                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15895.771955                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15895.771955                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15895.771955                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15895.771955                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       207459                       # number of writebacks
system.cpu1.icache.writebacks::total           207459                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2275                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2275                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2275                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       207491                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       207491                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       207491                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       207491                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3081979000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3081979000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3081979000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3081979000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010899                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010899                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010899                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010899                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14853.555094                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14853.555094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14853.555094                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14853.555094                       # average overall mshr miss latency
system.cpu1.icache.replacements                207459                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18827735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18827735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       209766                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       209766                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3334392500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3334392500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19037501                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19037501                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.011019                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011019                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15895.771955                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15895.771955                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2275                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       207491                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       207491                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3081979000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3081979000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010899                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010899                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14853.555094                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14853.555094                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991496                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18980535                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           207459                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            91.490535                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348906000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991496                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38282493                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38282493                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27619713                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27619713                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27619713                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27619713                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6658914                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6658914                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6658914                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6658914                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 701985416575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 701985416575                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 701985416575                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 701985416575                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34278627                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34278627                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34278627                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34278627                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194258                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194258                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194258                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194258                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105420.405876                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105420.405876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105420.405876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105420.405876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1800100                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       288583                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            27963                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2003                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.374352                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   144.075387                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2328491                       # number of writebacks
system.cpu1.dcache.writebacks::total          2328491                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5032920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5032920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5032920                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5032920                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1625994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1625994                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1625994                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1625994                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 163222149406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 163222149406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 163222149406                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 163222149406                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047435                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047435                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047435                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047435                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100382.996128                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100382.996128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100382.996128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100382.996128                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2328491                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21165691                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21165691                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3792570                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3792570                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 369502923500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 369502923500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24958261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24958261                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151957                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97428.109040                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97428.109040                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2883925                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2883925                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       908645                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       908645                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  83585263000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  83585263000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036407                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91988.909860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91988.909860                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6454022                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6454022                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2866344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2866344                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 332482493075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 332482493075                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9320366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9320366                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.307536                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.307536                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115995.321244                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115995.321244                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2148995                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2148995                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       717349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       717349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  79636886406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  79636886406                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.076966                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.076966                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111015.539725                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111015.539725                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6773000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6773000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334038                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334038                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42867.088608                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42867.088608                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004228                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004228                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       540000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       540000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.245033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.245033                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4864.864865                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4864.864865                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          111                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       429000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       429000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.245033                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.245033                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3864.864865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3864.864865                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099147                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099147                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712057                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712057                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63991797000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63991797000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393140                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393140                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89868.924819                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89868.924819                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712057                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712057                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  63279740000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  63279740000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393140                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393140                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88868.924819                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88868.924819                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.122814                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           31054217                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2337926                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.282806                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348917500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.122814                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941338                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74519469                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74519469                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1317867522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          51014399                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15988621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     50513652                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32294781                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         27305857                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             373                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            653                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11667448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11667447                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25191160                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25823240                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1813                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     74950965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    105446122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       622441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6995850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             188015378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3197906944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4498524544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26556800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298076800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8021065088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63456177                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246719680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        126127380                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.115845                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.324105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              111681312     88.55%     88.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14280907     11.32%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 165161      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          126127380                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       125351021973                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52734739891                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37710107848                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3508313498                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         311321330                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13508                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2282487568500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730672                       # Number of bytes of host memory used
host_op_rate                                   114208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14281.03                       # Real time elapsed on the host
host_tick_rate                               67545529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1622679252                       # Number of instructions simulated
sim_ops                                    1631009688                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.964620                       # Number of seconds simulated
sim_ticks                                964620046500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.114562                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24602353                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27001560                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3980861                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         51803031                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            948472                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1185909                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          237437                       # Number of indirect misses.
system.cpu0.branchPred.lookups               57402180                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       142983                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        196232                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3351881                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  31921547                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11156074                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        4884783                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       82925708                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           184009302                       # Number of instructions committed
system.cpu0.commit.committedOps             186271989                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1183330754                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.157413                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.911663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1124989527     95.07%     95.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25383655      2.15%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6072430      0.51%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10061122      0.85%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2239978      0.19%     98.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1087052      0.09%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1470068      0.12%     98.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       870848      0.07%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11156074      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1183330754                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     22303                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1833322                       # Number of function calls committed.
system.cpu0.commit.int_insts                180853564                       # Number of committed integer instructions.
system.cpu0.commit.loads                     62368684                       # Number of loads committed
system.cpu0.commit.membars                    3462663                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3467778      1.86%      1.86% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       106095433     56.96%     58.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2216939      1.19%     60.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1046285      0.56%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3410      0.00%     60.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         10231      0.01%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1705      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1739      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       62561452     33.59%     94.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10861799      5.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3464      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1738      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        186271989                       # Class of committed instruction
system.cpu0.commit.refs                      73428453                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  184009302                       # Number of Instructions Simulated
system.cpu0.committedOps                    186271989                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.088030                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.088030                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1000897687                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               637305                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19996407                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             287942910                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                93805155                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 88275549                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3390034                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1464446                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10048181                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   57402180                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17899647                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1087009024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               822780                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         5208                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     346531253                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4504                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        19741                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8044378                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038570                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         105355940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25550825                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.232841                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1196416606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.292828                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.838847                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1002635547     83.80%     83.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               120694068     10.09%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25683885      2.15%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                21384402      1.79%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21583231      1.80%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2357012      0.20%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268381      0.02%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   79075      0.01%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1731005      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1196416606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    19319                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   13977                       # number of floating regfile writes
system.cpu0.idleCycles                      291856082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3576731                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                37676629                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.174084                       # Inst execution rate
system.cpu0.iew.exec_refs                   120006723                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11774063                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25447523                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             95123292                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1973033                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           707188                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            12695074                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          267052420                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            108232660                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2090580                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259084625                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                258489                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            332316435                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3390034                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            332177555                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5197772                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          360520                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4074                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4524                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          519                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32754608                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1635316                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4524                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1495178                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2081553                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                193225462                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230885978                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.777275                       # average fanout of values written-back
system.cpu0.iew.wb_producers                150189251                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.155137                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231611566                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               334895525                       # number of integer regfile reads
system.cpu0.int_regfile_writes              181319086                       # number of integer regfile writes
system.cpu0.ipc                              0.123640                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123640                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3507377      1.34%      1.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            132142483     50.60%     51.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3200984      1.23%     53.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1046711      0.40%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 38      0.00%     53.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3410      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              10231      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             81      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1705      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1739      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109595009     41.96%     95.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11659681      4.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3866      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1889      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             261175204                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  22980                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              45957                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        22655                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             23769                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3989050                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015273                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 928154     23.27%     23.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  4241      0.11%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2879724     72.19%     95.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               176910      4.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               15      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             261633897                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1723629099                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230863323                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        347811981                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 260631385                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                261175204                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6421035                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80780515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           918991                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1536252                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     46281894                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1196416606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.218298                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.734674                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1057000205     88.35%     88.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           75138968      6.28%     94.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33344984      2.79%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14295768      1.19%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10480892      0.88%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3424463      0.29%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2023435      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             390657      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             317234      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1196416606                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.175489                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5723299                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          850384                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            95123292                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           12695074                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  61462                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17101                       # number of misc regfile writes
system.cpu0.numCycles                      1488272688                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   440967679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              367027274                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            142210420                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4877325                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               100558519                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             256334028                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               451003                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            362750130                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             273356743                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          214394204                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 90661170                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4816888                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3390034                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            264705960                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72183852                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            19383                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       362730747                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     370073649                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1776369                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54428436                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1808589                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1441059324                       # The number of ROB reads
system.cpu0.rob.rob_writes                  551489532                       # The number of ROB writes
system.cpu0.timesIdled                        3522057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35744                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.912875                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26615317                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30274652                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4320816                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         56212503                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1530786                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1849690                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          318904                       # Number of indirect misses.
system.cpu1.branchPred.lookups               63096183                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       240484                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        184746                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3665220                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  37381221                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12137433                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5265510                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       84543787                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           211688524                       # Number of instructions committed
system.cpu1.commit.committedOps             214130879                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1260558309                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169870                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.931257                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1190333200     94.43%     94.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31604119      2.51%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8461726      0.67%     97.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11122259      0.88%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2929419      0.23%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1328294      0.11%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1715092      0.14%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       926767      0.07%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12137433      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1260558309                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    101916                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2812901                       # Number of function calls committed.
system.cpu1.commit.int_insts                208206578                       # Number of committed integer instructions.
system.cpu1.commit.loads                     68495954                       # Number of loads committed
system.cpu1.commit.membars                    3717488                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3740996      1.75%      1.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       123864222     57.85%     59.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2419690      1.13%     60.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1192323      0.56%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.28% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15672      0.01%     61.29% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         47016      0.02%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7836      0.00%     61.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7836      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.32% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       68664996     32.07%     93.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14146736      6.61%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15704      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7852      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        214130879                       # Class of committed instruction
system.cpu1.commit.refs                      82835288                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  211688524                       # Number of Instructions Simulated
system.cpu1.committedOps                    214130879                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.947636                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.947636                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1029061790                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               665907                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22081631                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             318358952                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               127887007                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                103079547                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3728305                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1401120                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10340546                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   63096183                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21783337                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1126163373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1053326                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         2856                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     377571941                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                4219                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        21063                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8774598                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037503                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         143518385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28146103                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224421                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1274097195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.299453                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.849234                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1062694803     83.41%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               131920503     10.35%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                28844186      2.26%     96.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22678984      1.78%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                22655179      1.78%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2741021      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  397672      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  143724      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 2021123      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1274097195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    86561                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   62906                       # number of floating regfile writes
system.cpu1.idleCycles                      408326119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3889931                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                43167679                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.171263                       # Inst execution rate
system.cpu1.iew.exec_refs                   130408923                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  15091014                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25781307                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101884655                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2113921                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           898876                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            16060566                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          296508523                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            115317909                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2333848                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            288137493                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                273369                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            333969652                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3728305                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            333840316                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5294469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          759435                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6696                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4931                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          478                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33388701                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1721232                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4931                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1686814                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2203117                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                207856993                       # num instructions consuming a value
system.cpu1.iew.wb_count                    259138963                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777175                       # average fanout of values written-back
system.cpu1.iew.wb_producers                161541313                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.154027                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     259913795                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               372850004                       # number of integer regfile reads
system.cpu1.int_regfile_writes              201076655                       # number of integer regfile writes
system.cpu1.ipc                              0.125824                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.125824                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3805341      1.31%      1.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            150244571     51.72%     53.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3373104      1.16%     54.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1194407      0.41%     54.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 14      0.00%     54.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15672      0.01%     54.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              47016      0.02%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             79      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7836      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7836      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           116747790     40.19%     94.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           15003716      5.17%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16010      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7949      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             290471341                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 102420                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             204835                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       102181                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            103012                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4354007                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014989                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 993457     22.82%     22.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  8154      0.19%     23.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     32      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3092138     71.02%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               260218      5.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                8      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             290917587                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1860129180                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    259036782                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        378786518                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 289669646                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                290471341                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6838877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       82377644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           940131                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1573367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     47689948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1274097195                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227982                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.745105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1116987649     87.67%     87.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           86401320      6.78%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           37061792      2.91%     97.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15518800      1.22%     98.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11379349      0.89%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3778065      0.30%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2167910      0.17%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             443624      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             358686      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1274097195                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.172651                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6122512                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          946695                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101884655                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           16060566                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 177983                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 78360                       # number of misc regfile writes
system.cpu1.numCycles                      1682423314                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   246732401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              369228271                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            161628102                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5011607                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               134980119                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             252977866                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               462465                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            402015778                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             303348214                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          235448044                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                105410615                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4986895                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3728305                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            261754870                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                73819942                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            86602                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       401929176                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     398995015                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1904676                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 56267860                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1938094                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1546522775                       # The number of ROB reads
system.cpu1.rob.rob_writes                  610893598                       # The number of ROB writes
system.cpu1.timesIdled                        4994749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         35726742                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2028588                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            39005320                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1317252                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     60390606                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     118747403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3560416                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2485869                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38263125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     32902036                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76658282                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       35387905                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           57294467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7536129                       # Transaction distribution
system.membus.trans_dist::WritebackClean          141                       # Transaction distribution
system.membus.trans_dist::CleanEvict         50847668                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145627                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          84148                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2822608                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2817313                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      57294467                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         16603                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    178859171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              178859171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4329475200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4329475200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           184367                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          60363453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                60363453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            60363453                       # Request fanout histogram
system.membus.respLayer1.occupancy       313396111889                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             32.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        163108239837                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   964620046500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   964620046500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23674                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11837                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18627165.498015                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   60610576.696103                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11837    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1441143000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11837                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   744130288500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 220489758000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     14427484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14427484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     14427484                       # number of overall hits
system.cpu0.icache.overall_hits::total       14427484                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3472155                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3472155                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3472155                       # number of overall misses
system.cpu0.icache.overall_misses::total      3472155                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 226982411951                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 226982411951                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 226982411951                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 226982411951                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17899639                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17899639                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17899639                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17899639                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.193979                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.193979                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.193979                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.193979                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65372.200248                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65372.200248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65372.200248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65372.200248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       170045                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2724                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.424743                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3221660                       # number of writebacks
system.cpu0.icache.writebacks::total          3221660                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       248782                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       248782                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       248782                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       248782                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3223373                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3223373                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3223373                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3223373                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 209115585457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 209115585457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 209115585457                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 209115585457                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.180080                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.180080                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.180080                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.180080                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64874.771073                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64874.771073                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64874.771073                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64874.771073                       # average overall mshr miss latency
system.cpu0.icache.replacements               3221660                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     14427484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14427484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3472155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3472155                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 226982411951                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 226982411951                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17899639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17899639                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.193979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.193979                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65372.200248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65372.200248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       248782                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       248782                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3223373                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3223373                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 209115585457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 209115585457                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.180080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.180080                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64874.771073                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64874.771073                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.988964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17650970                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3223405                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.475877                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.988964                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999655                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999655                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         39022651                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        39022651                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     63238430                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        63238430                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     63238430                       # number of overall hits
system.cpu0.dcache.overall_hits::total       63238430                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     30568225                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      30568225                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     30568225                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30568225                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2723989359261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2723989359261                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2723989359261                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2723989359261                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     93806655                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     93806655                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     93806655                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     93806655                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.325864                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.325864                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.325864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.325864                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89111.793677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89111.793677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89111.793677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89111.793677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    372303117                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       204381                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5771996                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2682                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.501624                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.204698                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14615381                       # number of writebacks
system.cpu0.dcache.writebacks::total         14615381                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15805833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15805833                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15805833                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15805833                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14762392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14762392                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14762392                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14762392                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1475666490450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1475666490450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1475666490450                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1475666490450                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.157370                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.157370                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.157370                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.157370                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 99961.204827                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99961.204827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 99961.204827                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99961.204827                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14615351                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     57241943                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57241943                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     26886203                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     26886203                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2436830706000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2436830706000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     84128146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     84128146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.319586                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.319586                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90634.988734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90634.988734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13738203                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13738203                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13148000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13148000                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1327597090500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1327597090500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156285                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156285                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100973.310808                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100973.310808                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5996487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5996487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3682022                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3682022                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 287158653261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 287158653261                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9678509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9678509                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.380433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.380433                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77989.390954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77989.390954                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2067630                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2067630                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1614392                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1614392                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 148069399950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 148069399950                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.166802                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.166802                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91718.368246                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91718.368246                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1156593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1156593                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        63901                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        63901                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2933833000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2933833000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1220494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1220494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.052357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.052357                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45912.160999                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45912.160999                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        43206                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        43206                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20695                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20695                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    624243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    624243000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.016956                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016956                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 30163.952646                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30163.952646                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1139596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1139596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        44860                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        44860                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    393428000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    393428000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1184456                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1184456                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037874                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037874                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8770.129291                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8770.129291                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        44582                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        44582                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    348870000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    348870000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7825.355525                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7825.355525                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       543000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       543000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       519000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       519000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       131326                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         131326                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        64906                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        64906                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1164246909                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1164246909                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       196232                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       196232                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.330762                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.330762                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 17937.431193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 17937.431193                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        64899                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        64899                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1099112409                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1099112409                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.330726                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.330726                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 16935.737207                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 16935.737207                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.847877                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           80589503                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14761949                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.459273                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.847877                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995246                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        207577591                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       207577591                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1238244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1449083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1855852                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1776478                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6319657                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1238244                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1449083                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1855852                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1776478                       # number of overall hits
system.l2.overall_hits::total                 6319657                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1984635                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13143140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2858105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13667191                       # number of demand (read+write) misses
system.l2.demand_misses::total               31653071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1984635                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13143140                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2858105                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13667191                       # number of overall misses
system.l2.overall_misses::total              31653071                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 190379555982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1432684905183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 263479400978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1481298840688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3367842702831                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 190379555982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1432684905183                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 263479400978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1481298840688                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3367842702831                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3222879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14592223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4713957                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15443669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37972728                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3222879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14592223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4713957                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15443669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37972728                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.615796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.900695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.606307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833574                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.615796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.900695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.606307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833574                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 95926.735134                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109006.288085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92186.746455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108383.561822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106398.608300                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 95926.735134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109006.288085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92186.746455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108383.561822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106398.608300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             185747                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6019                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.860110                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  28254090                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7536094                       # number of writebacks
system.l2.writebacks::total                   7536094                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          18858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         558843                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          28612                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         615543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1221856                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         18858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        558843                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         28612                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        615543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1221856                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1965777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     12584297                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2829493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13051648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30431215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1965777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     12584297                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2829493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13051648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     32040984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         62472199                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 169551800539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1268395069463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 233419382534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1309130772884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2980497025420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 169551800539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1268395069463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 233419382534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1309130772884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2545957335092                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5526454360512                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.609944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.862398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.600237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.845113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.801397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.609944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.862398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.600237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.845113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.645186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 86251.797909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100791.889246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82495.126347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100303.867595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97942.097462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 86251.797909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100791.889246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82495.126347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100303.867595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79459.399096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88462.619357                       # average overall mshr miss latency
system.l2.replacements                       90084145                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8383961                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8383961                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           34                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             34                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8383995                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8383995                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           34                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           34                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     26947154                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         26947154                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          141                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            141                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     26947295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     26947295                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          141                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          141                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     32040984                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       32040984                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2545957335092                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2545957335092                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79459.399096                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79459.399096                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            6969                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1348                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8317                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         23465                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14208                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              37673                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     71223000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     64371500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    135594500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        30434                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            45990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.771013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.913345                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.819156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3035.286597                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4530.651745                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3599.248799                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          140                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          139                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             279                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23325                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14069                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         37394                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    475656499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    289411992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    765068491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.766413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.904410                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.813090                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20392.561586                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20570.899993                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20459.659063                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4274                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           863                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5880                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6455                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     20350500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     16520000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36870500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        10154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7318                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          17472                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.579082                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.882072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.705987                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3460.969388                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2559.256390                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2989.096068                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          114                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           94                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           208                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5766                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6361                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        12127                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    120612422                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    130346477                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    250958899                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.567855                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.869227                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.694082                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20917.867152                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20491.507153                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20694.227674                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           135742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           202727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                338469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1431305                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1588846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3020151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 143713788948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 155896547947                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  299610336895                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1567047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1791573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3358620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.913377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.886844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.899224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100407.522469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98119.357035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99203.760638                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        97097                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       112880                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           209977                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1334208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1475966                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2810174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 123379713474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 133313053479                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 256692766953                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.851415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.836705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92474.122081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90322.577538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91344.082948                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1238244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1855852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3094096                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1984635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2858105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4842740                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 190379555982                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 263479400978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 453858956960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3222879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4713957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7936836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.615796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.606307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.610160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 95926.735134                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92186.746455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93719.455713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        18858                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        28612                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         47470                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1965777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2829493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4795270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 169551800539                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 233419382534                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 402971183073                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.609944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.600237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.604179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 86251.797909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82495.126347                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84035.139434                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1313341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1573751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2887092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11711835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12078345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23790180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1288971116235                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1325402292741                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2614373408976                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13025176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13652096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26677272                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.899169                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.884725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.891777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110057.144439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109733.766732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109892.964617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       461746                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       502663                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       964409                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11250089                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11575682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     22825771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1145015355989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1175817719405                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2320833075394                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.863719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.847905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.855626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101778.337575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101576.539456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101675.999264                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2341                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1739                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4080                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         8200                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         9192                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17392                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     30438998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     26094999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     56533997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        10541                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        10931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         21472                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.777915                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.840911                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.809985                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3712.072927                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2838.881527                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  3250.574805                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          452                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          387                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          839                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7748                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         8805                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        16553                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    150237464                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    171511978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    321749442                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.735035                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.805507                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.770911                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19390.483221                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19478.929926                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19437.530478                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999588                       # Cycle average of tags in use
system.l2.tags.total_refs                   101785743                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  90089078                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.129834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.479413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.118169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.365365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.262393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.586192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    35.188056                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.366866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.021334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.019725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.549813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 677203262                       # Number of tag accesses
system.l2.tags.data_accesses                677203262                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     125812032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     807462336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     181094720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     837707392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1895077440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3847153920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    125812032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    181094720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     306906752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    482312256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       482312256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1965813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       12616599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2829605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13089178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     29610585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            60111780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7536129                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7536129                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130426516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        837078121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        187736841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        868432493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1964584343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3988258314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130426516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    187736841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        318163357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      500002315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            500002315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      500002315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130426516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       837078121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       187736841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       868432493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1964584343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4488260628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7303178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1965726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12284754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2829546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12738599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  29325903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211198750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       453116                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       453115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            94014182                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6878851                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    60111780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7536270                       # Number of write requests accepted
system.mem_ctrls.readBursts                  60111780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7536270                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 967252                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                233092                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1715770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1761952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3099771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1984293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2359710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5619035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6127321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6151685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4908766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5252603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5210682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5553088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2824181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2793631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2027696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1754344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            293814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            336148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            337010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            391811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            411127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            478016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            667190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            531889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            450324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            434091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           670934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           731286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           562073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           416053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           322058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           269346                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2229750078691                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               295722640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3338709978691                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37700.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56450.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 42112742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4620495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              60111780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7536270                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6500760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7465543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6998721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6838929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6382219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5815170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4991764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4097834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3131691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2323794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1653041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1213317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 774473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 446173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 260350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 141660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  71294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  33071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 205534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 346237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 423981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 459787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 473773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 479475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 481281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 483565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 486723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 493082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 476682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 472838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 469110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 466409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 463820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 464326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  38262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19714461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.712316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.563532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.769235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4925360     24.98%     24.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9360775     47.48%     72.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2262384     11.48%     83.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1199294      6.08%     90.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       598525      3.04%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       355646      1.80%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       248106      1.26%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       184137      0.93%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       580234      2.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19714461                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       453115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.528548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.375619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.717524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        301104     66.45%     66.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       100332     22.14%     88.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        32780      7.23%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        11654      2.57%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         4337      0.96%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         1657      0.37%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          737      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          284      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          134      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           53      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           31      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        453115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       453116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117709                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.109861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.529504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           427679     94.39%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6515      1.44%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12371      2.73%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4675      1.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1443      0.32%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              336      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               79      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        453116                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3785249792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                61904128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               467402880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3847153920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            482321280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3924.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       484.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3988.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    30.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  964619993000                       # Total gap between requests
system.mem_ctrls.avgGap                      14259.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    125806464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    786224256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    181090944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    815270336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1876857792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    467402880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130420743.852952882648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 815061079.077418923378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 187732926.199351996183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 845172499.740290284157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1945696441.629984378815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 484546098.431098699570                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1965813                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     12616599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2829605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13089178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     29610585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7536270                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  87729342829                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 745813670329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 115968066450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 767160472961                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1622038426122                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24083937078378                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     44627.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59113.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40983.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58610.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54779.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3195737.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          75642673680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40205049720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        216520435740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        20129207400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     76146520320.007080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     434809585950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4258656960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       867712129770.092041                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        899.537733                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7481451090                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32210880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 924927715410                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          65118577860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34611337365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        205771494180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17993366100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     76146520320.007080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     436068033090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3198912000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       838908240915.092041                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        869.677386                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4682488050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32210880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 927726678450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32746                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16374                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7537352.479541                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47530411.373128                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16374    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1499218000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16374                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   841203437000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 123416609500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16736182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16736182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16736182                       # number of overall hits
system.cpu1.icache.overall_hits::total       16736182                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5047148                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5047148                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5047148                       # number of overall misses
system.cpu1.icache.overall_misses::total      5047148                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 313726868464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 313726868464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 313726868464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 313726868464                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21783330                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21783330                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21783330                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21783330                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.231698                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.231698                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.231698                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.231698                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62159.236952                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62159.236952                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62159.236952                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62159.236952                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       400175                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4197                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.347868                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4712972                       # number of writebacks
system.cpu1.icache.writebacks::total          4712972                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       332770                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       332770                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       332770                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       332770                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4714378                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4714378                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4714378                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4714378                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 291270936474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 291270936474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 291270936474                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 291270936474                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.216421                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.216421                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.216421                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.216421                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61783.534641                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61783.534641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61783.534641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61783.534641                       # average overall mshr miss latency
system.cpu1.icache.replacements               4712972                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16736182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16736182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5047148                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5047148                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 313726868464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 313726868464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21783330                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21783330                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.231698                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.231698                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62159.236952                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62159.236952                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       332770                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       332770                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4714378                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4714378                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 291270936474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 291270936474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.216421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.216421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61783.534641                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61783.534641                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986641                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21505251                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4714410                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.561600                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986641                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999583                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999583                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48281038                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48281038                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     70443768                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        70443768                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     70443768                       # number of overall hits
system.cpu1.dcache.overall_hits::total       70443768                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32519674                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32519674                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32519674                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32519674                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2827606153186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2827606153186                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2827606153186                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2827606153186                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    102963442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    102963442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    102963442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    102963442                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.315837                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.315837                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.315837                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.315837                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86950.630353                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86950.630353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86950.630353                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86950.630353                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    377130562                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       219892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5868433                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2906                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.264270                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.668273                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15510547                       # number of writebacks
system.cpu1.dcache.writebacks::total         15510547                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16905839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16905839                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16905839                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16905839                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15613835                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15613835                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15613835                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15613835                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1527609874729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1527609874729                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1527609874729                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1527609874729                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.151644                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.151644                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.151644                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.151644                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97836.942348                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97836.942348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97836.942348                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97836.942348                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15510538                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     61898664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       61898664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     28189585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     28189585                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2510671673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2510671673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     90088249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     90088249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.312911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.312911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89063.804008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89063.804008                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14423720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14423720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13765865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13765865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1365638949500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1365638949500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152804                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152804                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99204.732104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99204.732104                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8545104                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8545104                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4330089                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4330089                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 316934479686                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 316934479686                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12875193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12875193                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.336313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.336313                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73193.525511                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73193.525511                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2482119                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2482119                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1847970                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1847970                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 161970925229                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 161970925229                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.143529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.143529                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87648.027419                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87648.027419                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1234816                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1234816                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        89444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        89444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   5065099000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5065099000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1324260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1324260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.067543                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.067543                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56628.717410                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56628.717410                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38395                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38395                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        51049                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        51049                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   3280476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3280476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038549                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038549                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64261.327352                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64261.327352                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1231758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1231758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44866                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    375441000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    375441000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1276624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1276624                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.035144                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.035144                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8368.051531                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8368.051531                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44844                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44844                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    330675000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    330675000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.035127                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.035127                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7373.896173                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7373.896173                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       641500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       641500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       563500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       563500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       128233                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         128233                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        56513                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        56513                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    754434972                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    754434972                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       184746                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       184746                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.305896                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.305896                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 13349.759737                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 13349.759737                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          428                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          428                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        56085                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        56085                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    682851972                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    682851972                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.303579                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.303579                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 12175.304841                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 12175.304841                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.846358                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           88831908                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15654103                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.674673                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.846358                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995199                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        227152218                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       227152218                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 964620046500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          34923209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15920089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29676521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        82548093                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         45792944                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          153210                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         89324                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         242534                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          102                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3408997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3408998                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7937750                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26985458                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        21472                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        21472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9667912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     44151457                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14141307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     46753902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114714578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    412450560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1869288256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    603323456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1981070912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4866133184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       136415867                       # Total snoops (count)
system.tol2bus.snoopTraffic                 505328512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        174474067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.239007                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460099                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              135337470     77.57%     77.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1               36609138     20.98%     98.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2490980      1.43%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  36479      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          174474067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76390755560                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22213220030                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4842362849                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       23541777725                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7078632327                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           127542                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
