 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  initial_placed_wirelength_est	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  initial_placed_CPD_est	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  multiclock.blif	  common_--timing_report_detail_netlist	  0.36	  vpr	  67.71 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  69336	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  29.2 MiB	  0.01	  24	  20	  470	  157	  233	  80	  67.7 MiB	  0.00	  0.00	  0.713166	  0.620297	  -3.41517	  -0.620297	  0.545	  0.01	  3.4032e-05	  2.7099e-05	  0.0018333	  0.0014152	  -1	  -1	  -1	  -1	  20	  24	  1	  107788	  107788	  10441.3	  652.579	  0.01	  0.00286806	  0.00236185	  750	  1675	  -1	  26	  3	  10	  10	  347	  239	  0.869227	  0.545	  -4.0122	  -0.869227	  0	  0	  13752.8	  859.551	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00108133	  0.00100256	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  multiclock.blif	  common_--timing_report_detail_aggregated	  0.36	  vpr	  67.71 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  69336	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  29.3 MiB	  0.01	  24	  20	  470	  157	  233	  80	  67.7 MiB	  0.00	  0.00	  0.713166	  0.620297	  -3.41517	  -0.620297	  0.545	  0.01	  2.7147e-05	  2.0763e-05	  0.00147983	  0.00110808	  -1	  -1	  -1	  -1	  20	  24	  1	  107788	  107788	  10441.3	  652.579	  0.01	  0.00257385	  0.00210637	  750	  1675	  -1	  26	  3	  10	  10	  347	  239	  0.869227	  0.545	  -4.0122	  -0.869227	  0	  0	  13752.8	  859.551	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00107764	  0.000986855	 
 k6_frac_N10_frac_chain_mem32K_40nm.xml	  multiclock.blif	  common_--timing_report_detail_detailed	  0.36	  vpr	  67.78 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  2	  5	  0	  0	  success	  v8.0.0-14013-ge1496c441d-dirty	  release VTR_ASSERT_LEVEL=3	  GNU 13.3.0 on Linux-6.8.0-63-generic x86_64	  2025-10-06T15:51:15	  srivatsan-Precision-Tower-5810	  /home/alex/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong_odin	  69404	  5	  3	  11	  14	  2	  9	  10	  4	  4	  16	  clb	  auto	  29.2 MiB	  0.01	  24	  20	  470	  157	  233	  80	  67.8 MiB	  0.00	  0.00	  0.713166	  0.620297	  -3.41517	  -0.620297	  0.545	  0.01	  3.4021e-05	  2.7118e-05	  0.00158936	  0.00120768	  -1	  -1	  -1	  -1	  20	  24	  1	  107788	  107788	  10441.3	  652.579	  0.01	  0.00263803	  0.00216378	  750	  1675	  -1	  26	  3	  10	  10	  347	  239	  0.869227	  0.545	  -4.0122	  -0.869227	  0	  0	  13752.8	  859.551	  0.00	  0.00	  0.00	  -1	  -1	  0.00	  0.00110614	  0.00101242	 
