// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module edgetracing_accel_TopDown_20_6_1024_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        iBuff_0_address0,
        iBuff_0_ce0,
        iBuff_0_we0,
        iBuff_0_d0,
        iBuff_0_q0,
        iBuff_0_address1,
        iBuff_0_ce1,
        iBuff_0_q1,
        iBuff_1_address0,
        iBuff_1_ce0,
        iBuff_1_we0,
        iBuff_1_d0,
        iBuff_1_q0,
        iBuff_1_address1,
        iBuff_1_ce1,
        iBuff_1_q1,
        iBuff_2_address0,
        iBuff_2_ce0,
        iBuff_2_we0,
        iBuff_2_d0,
        iBuff_2_q0,
        iBuff_2_address1,
        iBuff_2_ce1,
        iBuff_2_q1,
        iBuff_3_address0,
        iBuff_3_ce0,
        iBuff_3_we0,
        iBuff_3_d0,
        iBuff_3_q0,
        iBuff_3_address1,
        iBuff_3_ce1,
        iBuff_3_q1,
        iBuff_4_address0,
        iBuff_4_ce0,
        iBuff_4_we0,
        iBuff_4_d0,
        iBuff_4_q0,
        iBuff_4_address1,
        iBuff_4_ce1,
        iBuff_4_q1,
        iBuff_5_address0,
        iBuff_5_ce0,
        iBuff_5_we0,
        iBuff_5_d0,
        iBuff_5_q0,
        iBuff_5_address1,
        iBuff_5_ce1,
        iBuff_5_q1,
        iBuff_6_address0,
        iBuff_6_ce0,
        iBuff_6_we0,
        iBuff_6_d0,
        iBuff_6_q0,
        iBuff_6_address1,
        iBuff_6_ce1,
        iBuff_6_q1,
        iBuff_7_address0,
        iBuff_7_ce0,
        iBuff_7_we0,
        iBuff_7_d0,
        iBuff_7_q0,
        iBuff_7_address1,
        iBuff_7_ce1,
        iBuff_7_q1,
        iBuff_8_address0,
        iBuff_8_ce0,
        iBuff_8_we0,
        iBuff_8_d0,
        iBuff_8_q0,
        iBuff_8_address1,
        iBuff_8_ce1,
        iBuff_8_q1,
        iBuff_9_address0,
        iBuff_9_ce0,
        iBuff_9_we0,
        iBuff_9_d0,
        iBuff_9_q0,
        iBuff_9_address1,
        iBuff_9_ce1,
        iBuff_9_q1,
        iBuff_10_address0,
        iBuff_10_ce0,
        iBuff_10_we0,
        iBuff_10_d0,
        iBuff_10_q0,
        iBuff_10_address1,
        iBuff_10_ce1,
        iBuff_10_q1,
        iBuff_11_address0,
        iBuff_11_ce0,
        iBuff_11_we0,
        iBuff_11_d0,
        iBuff_11_q0,
        iBuff_11_address1,
        iBuff_11_ce1,
        iBuff_11_q1,
        iBuff_12_address0,
        iBuff_12_ce0,
        iBuff_12_we0,
        iBuff_12_d0,
        iBuff_12_q0,
        iBuff_12_address1,
        iBuff_12_ce1,
        iBuff_12_q1,
        iBuff_13_address0,
        iBuff_13_ce0,
        iBuff_13_we0,
        iBuff_13_d0,
        iBuff_13_q0,
        iBuff_13_address1,
        iBuff_13_ce1,
        iBuff_13_q1,
        iBuff_14_address0,
        iBuff_14_ce0,
        iBuff_14_we0,
        iBuff_14_d0,
        iBuff_14_q0,
        iBuff_14_address1,
        iBuff_14_ce1,
        iBuff_14_q1,
        iBuff_15_address0,
        iBuff_15_ce0,
        iBuff_15_we0,
        iBuff_15_d0,
        iBuff_15_q0,
        iBuff_15_address1,
        iBuff_15_ce1,
        iBuff_15_q1,
        iBuff_16_address0,
        iBuff_16_ce0,
        iBuff_16_we0,
        iBuff_16_d0,
        iBuff_16_q0,
        iBuff_16_address1,
        iBuff_16_ce1,
        iBuff_16_q1,
        iBuff_17_address0,
        iBuff_17_ce0,
        iBuff_17_we0,
        iBuff_17_d0,
        iBuff_17_q0,
        iBuff_17_address1,
        iBuff_17_ce1,
        iBuff_17_q1,
        iBuff_18_address0,
        iBuff_18_ce0,
        iBuff_18_we0,
        iBuff_18_d0,
        iBuff_18_q0,
        iBuff_18_address1,
        iBuff_18_ce1,
        iBuff_18_q1,
        iBuff_19_address0,
        iBuff_19_ce0,
        iBuff_19_we0,
        iBuff_19_d0,
        iBuff_19_q0,
        iBuff_19_address1,
        iBuff_19_ce1,
        iBuff_19_q1,
        bramtotal,
        bdrows,
        ram_row_depth,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] iBuff_0_address0;
output   iBuff_0_ce0;
output   iBuff_0_we0;
output  [63:0] iBuff_0_d0;
input  [63:0] iBuff_0_q0;
output  [9:0] iBuff_0_address1;
output   iBuff_0_ce1;
input  [63:0] iBuff_0_q1;
output  [9:0] iBuff_1_address0;
output   iBuff_1_ce0;
output   iBuff_1_we0;
output  [63:0] iBuff_1_d0;
input  [63:0] iBuff_1_q0;
output  [9:0] iBuff_1_address1;
output   iBuff_1_ce1;
input  [63:0] iBuff_1_q1;
output  [9:0] iBuff_2_address0;
output   iBuff_2_ce0;
output   iBuff_2_we0;
output  [63:0] iBuff_2_d0;
input  [63:0] iBuff_2_q0;
output  [9:0] iBuff_2_address1;
output   iBuff_2_ce1;
input  [63:0] iBuff_2_q1;
output  [9:0] iBuff_3_address0;
output   iBuff_3_ce0;
output   iBuff_3_we0;
output  [63:0] iBuff_3_d0;
input  [63:0] iBuff_3_q0;
output  [9:0] iBuff_3_address1;
output   iBuff_3_ce1;
input  [63:0] iBuff_3_q1;
output  [9:0] iBuff_4_address0;
output   iBuff_4_ce0;
output   iBuff_4_we0;
output  [63:0] iBuff_4_d0;
input  [63:0] iBuff_4_q0;
output  [9:0] iBuff_4_address1;
output   iBuff_4_ce1;
input  [63:0] iBuff_4_q1;
output  [9:0] iBuff_5_address0;
output   iBuff_5_ce0;
output   iBuff_5_we0;
output  [63:0] iBuff_5_d0;
input  [63:0] iBuff_5_q0;
output  [9:0] iBuff_5_address1;
output   iBuff_5_ce1;
input  [63:0] iBuff_5_q1;
output  [9:0] iBuff_6_address0;
output   iBuff_6_ce0;
output   iBuff_6_we0;
output  [63:0] iBuff_6_d0;
input  [63:0] iBuff_6_q0;
output  [9:0] iBuff_6_address1;
output   iBuff_6_ce1;
input  [63:0] iBuff_6_q1;
output  [9:0] iBuff_7_address0;
output   iBuff_7_ce0;
output   iBuff_7_we0;
output  [63:0] iBuff_7_d0;
input  [63:0] iBuff_7_q0;
output  [9:0] iBuff_7_address1;
output   iBuff_7_ce1;
input  [63:0] iBuff_7_q1;
output  [9:0] iBuff_8_address0;
output   iBuff_8_ce0;
output   iBuff_8_we0;
output  [63:0] iBuff_8_d0;
input  [63:0] iBuff_8_q0;
output  [9:0] iBuff_8_address1;
output   iBuff_8_ce1;
input  [63:0] iBuff_8_q1;
output  [9:0] iBuff_9_address0;
output   iBuff_9_ce0;
output   iBuff_9_we0;
output  [63:0] iBuff_9_d0;
input  [63:0] iBuff_9_q0;
output  [9:0] iBuff_9_address1;
output   iBuff_9_ce1;
input  [63:0] iBuff_9_q1;
output  [9:0] iBuff_10_address0;
output   iBuff_10_ce0;
output   iBuff_10_we0;
output  [63:0] iBuff_10_d0;
input  [63:0] iBuff_10_q0;
output  [9:0] iBuff_10_address1;
output   iBuff_10_ce1;
input  [63:0] iBuff_10_q1;
output  [9:0] iBuff_11_address0;
output   iBuff_11_ce0;
output   iBuff_11_we0;
output  [63:0] iBuff_11_d0;
input  [63:0] iBuff_11_q0;
output  [9:0] iBuff_11_address1;
output   iBuff_11_ce1;
input  [63:0] iBuff_11_q1;
output  [9:0] iBuff_12_address0;
output   iBuff_12_ce0;
output   iBuff_12_we0;
output  [63:0] iBuff_12_d0;
input  [63:0] iBuff_12_q0;
output  [9:0] iBuff_12_address1;
output   iBuff_12_ce1;
input  [63:0] iBuff_12_q1;
output  [9:0] iBuff_13_address0;
output   iBuff_13_ce0;
output   iBuff_13_we0;
output  [63:0] iBuff_13_d0;
input  [63:0] iBuff_13_q0;
output  [9:0] iBuff_13_address1;
output   iBuff_13_ce1;
input  [63:0] iBuff_13_q1;
output  [9:0] iBuff_14_address0;
output   iBuff_14_ce0;
output   iBuff_14_we0;
output  [63:0] iBuff_14_d0;
input  [63:0] iBuff_14_q0;
output  [9:0] iBuff_14_address1;
output   iBuff_14_ce1;
input  [63:0] iBuff_14_q1;
output  [9:0] iBuff_15_address0;
output   iBuff_15_ce0;
output   iBuff_15_we0;
output  [63:0] iBuff_15_d0;
input  [63:0] iBuff_15_q0;
output  [9:0] iBuff_15_address1;
output   iBuff_15_ce1;
input  [63:0] iBuff_15_q1;
output  [9:0] iBuff_16_address0;
output   iBuff_16_ce0;
output   iBuff_16_we0;
output  [63:0] iBuff_16_d0;
input  [63:0] iBuff_16_q0;
output  [9:0] iBuff_16_address1;
output   iBuff_16_ce1;
input  [63:0] iBuff_16_q1;
output  [9:0] iBuff_17_address0;
output   iBuff_17_ce0;
output   iBuff_17_we0;
output  [63:0] iBuff_17_d0;
input  [63:0] iBuff_17_q0;
output  [9:0] iBuff_17_address1;
output   iBuff_17_ce1;
input  [63:0] iBuff_17_q1;
output  [9:0] iBuff_18_address0;
output   iBuff_18_ce0;
output   iBuff_18_we0;
output  [63:0] iBuff_18_d0;
input  [63:0] iBuff_18_q0;
output  [9:0] iBuff_18_address1;
output   iBuff_18_ce1;
input  [63:0] iBuff_18_q1;
output  [9:0] iBuff_19_address0;
output   iBuff_19_ce0;
output   iBuff_19_we0;
output  [63:0] iBuff_19_d0;
input  [63:0] iBuff_19_q0;
output  [9:0] iBuff_19_address1;
output   iBuff_19_ce1;
input  [63:0] iBuff_19_q1;
input  [4:0] bramtotal;
input  [10:0] bdrows;
input  [5:0] ram_row_depth;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] iBuff_0_address0;
reg iBuff_0_ce0;
reg iBuff_0_we0;
reg iBuff_0_ce1;
reg[9:0] iBuff_1_address0;
reg iBuff_1_ce0;
reg iBuff_1_we0;
reg iBuff_1_ce1;
reg[9:0] iBuff_2_address0;
reg iBuff_2_ce0;
reg iBuff_2_we0;
reg iBuff_2_ce1;
reg[9:0] iBuff_3_address0;
reg iBuff_3_ce0;
reg iBuff_3_we0;
reg iBuff_3_ce1;
reg[9:0] iBuff_4_address0;
reg iBuff_4_ce0;
reg iBuff_4_we0;
reg iBuff_4_ce1;
reg[9:0] iBuff_5_address0;
reg iBuff_5_ce0;
reg iBuff_5_we0;
reg iBuff_5_ce1;
reg[9:0] iBuff_6_address0;
reg iBuff_6_ce0;
reg iBuff_6_we0;
reg iBuff_6_ce1;
reg[9:0] iBuff_7_address0;
reg iBuff_7_ce0;
reg iBuff_7_we0;
reg iBuff_7_ce1;
reg[9:0] iBuff_8_address0;
reg iBuff_8_ce0;
reg iBuff_8_we0;
reg iBuff_8_ce1;
reg[9:0] iBuff_9_address0;
reg iBuff_9_ce0;
reg iBuff_9_we0;
reg iBuff_9_ce1;
reg[9:0] iBuff_10_address0;
reg iBuff_10_ce0;
reg iBuff_10_we0;
reg iBuff_10_ce1;
reg[9:0] iBuff_11_address0;
reg iBuff_11_ce0;
reg iBuff_11_we0;
reg iBuff_11_ce1;
reg[9:0] iBuff_12_address0;
reg iBuff_12_ce0;
reg iBuff_12_we0;
reg iBuff_12_ce1;
reg[9:0] iBuff_13_address0;
reg iBuff_13_ce0;
reg iBuff_13_we0;
reg iBuff_13_ce1;
reg[9:0] iBuff_14_address0;
reg iBuff_14_ce0;
reg iBuff_14_we0;
reg iBuff_14_ce1;
reg[9:0] iBuff_15_address0;
reg iBuff_15_ce0;
reg iBuff_15_we0;
reg iBuff_15_ce1;
reg[9:0] iBuff_16_address0;
reg iBuff_16_ce0;
reg iBuff_16_we0;
reg iBuff_16_ce1;
reg[9:0] iBuff_17_address0;
reg iBuff_17_ce0;
reg iBuff_17_we0;
reg iBuff_17_ce1;
reg[9:0] iBuff_18_address0;
reg iBuff_18_ce0;
reg iBuff_18_we0;
reg iBuff_18_ce1;
reg[9:0] iBuff_19_address0;
reg iBuff_19_ce0;
reg iBuff_19_we0;
reg iBuff_19_ce1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state4;
wire  signed [16:0] grp_fu_617_p2;
reg   [16:0] mul_ln175_reg_666;
wire  signed [17:0] grp_fu_623_p2;
reg   [17:0] mul172_reg_671;
wire   [6:0] tmp216_fu_492_p2;
reg   [6:0] tmp216_reg_776;
reg   [1:0] j_3_reg_781;
wire    ap_CS_fsm_state5;
reg   [63:0] arr1_V_reg_791;
wire    ap_CS_fsm_state6;
wire   [3:0] arr3_V_fu_518_p1;
reg   [3:0] arr3_V_reg_796;
reg   [63:0] arr1_V_60_reg_801;
wire   [3:0] arr3_V_95_fu_522_p1;
reg   [3:0] arr3_V_95_reg_806;
reg   [63:0] arr1_V_61_reg_811;
wire   [3:0] arr3_V_96_fu_526_p1;
reg   [3:0] arr3_V_96_reg_816;
reg   [63:0] arr1_V_62_reg_821;
wire   [3:0] arr3_V_97_fu_530_p1;
reg   [3:0] arr3_V_97_reg_826;
reg   [63:0] arr1_V_63_reg_831;
wire   [3:0] arr3_V_98_fu_534_p1;
reg   [3:0] arr3_V_98_reg_836;
reg   [63:0] arr1_V_64_reg_841;
wire   [3:0] arr3_V_99_fu_538_p1;
reg   [3:0] arr3_V_99_reg_846;
reg   [63:0] arr1_V_65_reg_851;
wire   [3:0] arr3_V_100_fu_542_p1;
reg   [3:0] arr3_V_100_reg_856;
reg   [63:0] arr1_V_66_reg_861;
wire   [3:0] arr3_V_101_fu_546_p1;
reg   [3:0] arr3_V_101_reg_866;
reg   [63:0] arr1_V_67_reg_871;
wire   [3:0] arr3_V_102_fu_550_p1;
reg   [3:0] arr3_V_102_reg_876;
reg   [63:0] arr1_V_68_reg_881;
wire   [3:0] arr3_V_103_fu_554_p1;
reg   [3:0] arr3_V_103_reg_886;
reg   [63:0] arr1_V_69_reg_891;
wire   [3:0] arr3_V_104_fu_558_p1;
reg   [3:0] arr3_V_104_reg_896;
reg   [63:0] arr1_V_70_reg_901;
wire   [3:0] arr3_V_105_fu_562_p1;
reg   [3:0] arr3_V_105_reg_906;
reg   [63:0] arr1_V_71_reg_911;
wire   [3:0] arr3_V_106_fu_566_p1;
reg   [3:0] arr3_V_106_reg_916;
reg   [63:0] arr1_V_72_reg_921;
wire   [3:0] arr3_V_107_fu_570_p1;
reg   [3:0] arr3_V_107_reg_926;
reg   [63:0] arr1_V_73_reg_931;
wire   [3:0] arr3_V_108_fu_574_p1;
reg   [3:0] arr3_V_108_reg_936;
reg   [63:0] arr1_V_74_reg_941;
wire   [3:0] arr3_V_109_fu_578_p1;
reg   [3:0] arr3_V_109_reg_946;
reg   [63:0] arr1_V_75_reg_951;
wire   [3:0] arr3_V_110_fu_582_p1;
reg   [3:0] arr3_V_110_reg_956;
reg   [63:0] arr1_V_76_reg_961;
wire   [3:0] arr3_V_111_fu_586_p1;
reg   [3:0] arr3_V_111_reg_966;
reg   [63:0] arr1_V_77_reg_971;
wire   [3:0] arr3_V_112_fu_590_p1;
reg   [3:0] arr3_V_112_reg_976;
reg   [63:0] arr1_V_78_reg_981;
wire   [3:0] arr3_V_113_fu_594_p1;
reg   [3:0] arr3_V_113_reg_986;
wire   [0:0] icmp_ln233_fu_598_p2;
reg   [0:0] icmp_ln233_reg_991;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln233_1_fu_604_p2;
reg   [0:0] icmp_ln233_1_reg_996;
wire   [0:0] or_ln233_fu_610_p2;
reg   [0:0] or_ln233_reg_1001;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_idle;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ready;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0;
wire   [63:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_d0;
wire   [9:0] grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n;
wire    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n;
reg    grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [1:0] j_fu_84;
wire   [1:0] add_ln175_fu_507_p2;
wire   [0:0] icmp_ln175_fu_501_p2;
wire   [11:0] bdrows_cast7_fu_462_p1;
wire  signed [11:0] sub171_fu_474_p2;
wire   [6:0] zext_ln175_fu_489_p1;
wire   [5:0] grp_fu_617_p0;
wire   [10:0] grp_fu_617_p1;
wire   [5:0] grp_fu_623_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
wire   [16:0] grp_fu_617_p00;
wire   [16:0] grp_fu_617_p10;
wire   [17:0] grp_fu_623_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg = 1'b0;
end

edgetracing_accel_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start),
    .ap_done(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done),
    .ap_idle(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_idle),
    .ap_ready(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ready),
    .arr1_V_19(arr1_V_78_reg_981),
    .arr1_V_18(arr1_V_77_reg_971),
    .arr1_V_17(arr1_V_76_reg_961),
    .arr1_V_16(arr1_V_75_reg_951),
    .arr1_V_15(arr1_V_74_reg_941),
    .arr1_V_14(arr1_V_73_reg_931),
    .arr1_V_13(arr1_V_72_reg_921),
    .arr1_V_12(arr1_V_71_reg_911),
    .arr1_V_11(arr1_V_70_reg_901),
    .arr1_V_10(arr1_V_69_reg_891),
    .arr1_V_9(arr1_V_68_reg_881),
    .arr1_V_8(arr1_V_67_reg_871),
    .arr1_V_7(arr1_V_66_reg_861),
    .arr1_V_6(arr1_V_65_reg_851),
    .arr1_V_5(arr1_V_64_reg_841),
    .arr1_V_4(arr1_V_63_reg_831),
    .arr1_V_3(arr1_V_62_reg_821),
    .arr1_V_2(arr1_V_61_reg_811),
    .arr1_V_1(arr1_V_60_reg_801),
    .arr1_V(arr1_V_reg_791),
    .arr3_V_19(arr3_V_113_reg_986),
    .arr3_V_18(arr3_V_112_reg_976),
    .arr3_V_17(arr3_V_111_reg_966),
    .arr3_V_16(arr3_V_110_reg_956),
    .arr3_V_15(arr3_V_109_reg_946),
    .arr3_V_14(arr3_V_108_reg_936),
    .arr3_V_13(arr3_V_107_reg_926),
    .arr3_V_12(arr3_V_106_reg_916),
    .arr3_V_11(arr3_V_105_reg_906),
    .arr3_V_10(arr3_V_104_reg_896),
    .arr3_V_9(arr3_V_103_reg_886),
    .arr3_V_8(arr3_V_102_reg_876),
    .arr3_V_7(arr3_V_101_reg_866),
    .arr3_V_6(arr3_V_100_reg_856),
    .arr3_V_5(arr3_V_99_reg_846),
    .arr3_V_4(arr3_V_98_reg_836),
    .arr3_V_3(arr3_V_97_reg_826),
    .arr3_V_2(arr3_V_96_reg_816),
    .arr3_V_1(arr3_V_95_reg_806),
    .arr3_V(arr3_V_reg_796),
    .mul_ln175(mul_ln175_reg_666),
    .iBuff_1_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0),
    .iBuff_1_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0),
    .iBuff_1_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0),
    .iBuff_1_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_d0),
    .iBuff_1_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address1),
    .iBuff_1_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1),
    .iBuff_1_q1(iBuff_1_q1),
    .iBuff_2_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0),
    .iBuff_2_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0),
    .iBuff_2_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0),
    .iBuff_2_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_d0),
    .iBuff_2_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address1),
    .iBuff_2_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1),
    .iBuff_2_q1(iBuff_2_q1),
    .iBuff_3_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0),
    .iBuff_3_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0),
    .iBuff_3_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0),
    .iBuff_3_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_d0),
    .iBuff_3_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address1),
    .iBuff_3_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1),
    .iBuff_3_q1(iBuff_3_q1),
    .iBuff_4_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0),
    .iBuff_4_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0),
    .iBuff_4_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0),
    .iBuff_4_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_d0),
    .iBuff_4_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address1),
    .iBuff_4_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1),
    .iBuff_4_q1(iBuff_4_q1),
    .iBuff_5_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0),
    .iBuff_5_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0),
    .iBuff_5_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0),
    .iBuff_5_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_d0),
    .iBuff_5_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address1),
    .iBuff_5_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1),
    .iBuff_5_q1(iBuff_5_q1),
    .iBuff_6_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0),
    .iBuff_6_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0),
    .iBuff_6_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0),
    .iBuff_6_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_d0),
    .iBuff_6_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address1),
    .iBuff_6_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1),
    .iBuff_6_q1(iBuff_6_q1),
    .iBuff_7_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0),
    .iBuff_7_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0),
    .iBuff_7_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0),
    .iBuff_7_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_d0),
    .iBuff_7_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address1),
    .iBuff_7_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1),
    .iBuff_7_q1(iBuff_7_q1),
    .iBuff_8_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0),
    .iBuff_8_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0),
    .iBuff_8_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0),
    .iBuff_8_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_d0),
    .iBuff_8_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address1),
    .iBuff_8_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1),
    .iBuff_8_q1(iBuff_8_q1),
    .iBuff_9_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0),
    .iBuff_9_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0),
    .iBuff_9_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0),
    .iBuff_9_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_d0),
    .iBuff_9_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address1),
    .iBuff_9_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1),
    .iBuff_9_q1(iBuff_9_q1),
    .iBuff_10_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0),
    .iBuff_10_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0),
    .iBuff_10_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0),
    .iBuff_10_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_d0),
    .iBuff_10_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address1),
    .iBuff_10_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1),
    .iBuff_10_q1(iBuff_10_q1),
    .iBuff_11_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0),
    .iBuff_11_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0),
    .iBuff_11_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0),
    .iBuff_11_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_d0),
    .iBuff_11_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address1),
    .iBuff_11_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1),
    .iBuff_11_q1(iBuff_11_q1),
    .iBuff_12_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0),
    .iBuff_12_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0),
    .iBuff_12_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0),
    .iBuff_12_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_d0),
    .iBuff_12_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address1),
    .iBuff_12_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1),
    .iBuff_12_q1(iBuff_12_q1),
    .iBuff_13_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0),
    .iBuff_13_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0),
    .iBuff_13_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0),
    .iBuff_13_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_d0),
    .iBuff_13_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address1),
    .iBuff_13_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1),
    .iBuff_13_q1(iBuff_13_q1),
    .iBuff_14_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0),
    .iBuff_14_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0),
    .iBuff_14_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0),
    .iBuff_14_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_d0),
    .iBuff_14_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address1),
    .iBuff_14_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1),
    .iBuff_14_q1(iBuff_14_q1),
    .iBuff_15_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0),
    .iBuff_15_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0),
    .iBuff_15_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0),
    .iBuff_15_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_d0),
    .iBuff_15_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address1),
    .iBuff_15_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1),
    .iBuff_15_q1(iBuff_15_q1),
    .iBuff_16_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0),
    .iBuff_16_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0),
    .iBuff_16_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0),
    .iBuff_16_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_d0),
    .iBuff_16_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address1),
    .iBuff_16_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1),
    .iBuff_16_q1(iBuff_16_q1),
    .iBuff_17_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0),
    .iBuff_17_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0),
    .iBuff_17_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0),
    .iBuff_17_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_d0),
    .iBuff_17_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address1),
    .iBuff_17_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1),
    .iBuff_17_q1(iBuff_17_q1),
    .iBuff_18_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0),
    .iBuff_18_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0),
    .iBuff_18_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0),
    .iBuff_18_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_d0),
    .iBuff_18_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address1),
    .iBuff_18_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1),
    .iBuff_18_q1(iBuff_18_q1),
    .iBuff_19_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0),
    .iBuff_19_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0),
    .iBuff_19_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0),
    .iBuff_19_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_d0),
    .iBuff_19_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address1),
    .iBuff_19_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1),
    .iBuff_19_q1(iBuff_19_q1),
    .bramtotal(bramtotal),
    .iBuff_0_address0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0),
    .iBuff_0_ce0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0),
    .iBuff_0_we0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0),
    .iBuff_0_d0(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_d0),
    .iBuff_0_address1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address1),
    .iBuff_0_ce1(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1),
    .iBuff_0_q1(iBuff_0_q1),
    .j(j_3_reg_781),
    .icmp_ln233(icmp_ln233_reg_991),
    .icmp_ln233_1(icmp_ln233_1_reg_996),
    .or_ln233(or_ln233_reg_1001),
    .mul172(mul172_reg_671),
    .tmp216_cast(tmp216_reg_776),
    .ap_ext_blocking_n(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n),
    .ap_int_blocking_n(grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n)
);

edgetracing_accel_mul_mul_6ns_11ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 17 ))
mul_mul_6ns_11ns_17_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_617_p0),
    .din1(grp_fu_617_p1),
    .ce(1'b1),
    .dout(grp_fu_617_p2)
);

edgetracing_accel_mul_mul_12s_6ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 18 ))
mul_mul_12s_6ns_18_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub171_fu_474_p2),
    .din1(grp_fu_623_p1),
    .ce(1'b1),
    .dout(grp_fu_623_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg <= 1'b1;
        end else if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ready == 1'b1)) begin
            grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_84 <= 2'd0;
    end else if (((icmp_ln175_fu_501_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        j_fu_84 <= add_ln175_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        arr1_V_60_reg_801 <= iBuff_1_q0;
        arr1_V_61_reg_811 <= iBuff_2_q0;
        arr1_V_62_reg_821 <= iBuff_3_q0;
        arr1_V_63_reg_831 <= iBuff_4_q0;
        arr1_V_64_reg_841 <= iBuff_5_q0;
        arr1_V_65_reg_851 <= iBuff_6_q0;
        arr1_V_66_reg_861 <= iBuff_7_q0;
        arr1_V_67_reg_871 <= iBuff_8_q0;
        arr1_V_68_reg_881 <= iBuff_9_q0;
        arr1_V_69_reg_891 <= iBuff_10_q0;
        arr1_V_70_reg_901 <= iBuff_11_q0;
        arr1_V_71_reg_911 <= iBuff_12_q0;
        arr1_V_72_reg_921 <= iBuff_13_q0;
        arr1_V_73_reg_931 <= iBuff_14_q0;
        arr1_V_74_reg_941 <= iBuff_15_q0;
        arr1_V_75_reg_951 <= iBuff_16_q0;
        arr1_V_76_reg_961 <= iBuff_17_q0;
        arr1_V_77_reg_971 <= iBuff_18_q0;
        arr1_V_78_reg_981 <= iBuff_19_q0;
        arr1_V_reg_791 <= iBuff_0_q0;
        arr3_V_100_reg_856 <= arr3_V_100_fu_542_p1;
        arr3_V_101_reg_866 <= arr3_V_101_fu_546_p1;
        arr3_V_102_reg_876 <= arr3_V_102_fu_550_p1;
        arr3_V_103_reg_886 <= arr3_V_103_fu_554_p1;
        arr3_V_104_reg_896 <= arr3_V_104_fu_558_p1;
        arr3_V_105_reg_906 <= arr3_V_105_fu_562_p1;
        arr3_V_106_reg_916 <= arr3_V_106_fu_566_p1;
        arr3_V_107_reg_926 <= arr3_V_107_fu_570_p1;
        arr3_V_108_reg_936 <= arr3_V_108_fu_574_p1;
        arr3_V_109_reg_946 <= arr3_V_109_fu_578_p1;
        arr3_V_110_reg_956 <= arr3_V_110_fu_582_p1;
        arr3_V_111_reg_966 <= arr3_V_111_fu_586_p1;
        arr3_V_112_reg_976 <= arr3_V_112_fu_590_p1;
        arr3_V_113_reg_986 <= arr3_V_113_fu_594_p1;
        arr3_V_95_reg_806 <= arr3_V_95_fu_522_p1;
        arr3_V_96_reg_816 <= arr3_V_96_fu_526_p1;
        arr3_V_97_reg_826 <= arr3_V_97_fu_530_p1;
        arr3_V_98_reg_836 <= arr3_V_98_fu_534_p1;
        arr3_V_99_reg_846 <= arr3_V_99_fu_538_p1;
        arr3_V_reg_796 <= arr3_V_fu_518_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln233_1_reg_996 <= icmp_ln233_1_fu_604_p2;
        icmp_ln233_reg_991 <= icmp_ln233_fu_598_p2;
        or_ln233_reg_1001 <= or_ln233_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_3_reg_781 <= j_fu_84;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mul172_reg_671 <= grp_fu_623_p2;
        mul_ln175_reg_666 <= grp_fu_617_p2;
        tmp216_reg_776 <= tmp216_fu_492_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln175_fu_501_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1)) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1)) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln175_fu_501_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1)) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state8 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_0_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_0_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address0;
    end else begin
        iBuff_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_0_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce0;
    end else begin
        iBuff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_0_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_ce1;
    end else begin
        iBuff_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_0_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_we0;
    end else begin
        iBuff_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_10_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_10_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address0;
    end else begin
        iBuff_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_10_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce0;
    end else begin
        iBuff_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_10_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_ce1;
    end else begin
        iBuff_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_10_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_we0;
    end else begin
        iBuff_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_11_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address0;
    end else begin
        iBuff_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_11_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce0;
    end else begin
        iBuff_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_11_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_ce1;
    end else begin
        iBuff_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_11_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_we0;
    end else begin
        iBuff_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_12_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_12_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address0;
    end else begin
        iBuff_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_12_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce0;
    end else begin
        iBuff_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_12_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_ce1;
    end else begin
        iBuff_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_12_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_we0;
    end else begin
        iBuff_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_13_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_13_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address0;
    end else begin
        iBuff_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_13_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce0;
    end else begin
        iBuff_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_13_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_ce1;
    end else begin
        iBuff_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_13_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_we0;
    end else begin
        iBuff_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_14_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address0;
    end else begin
        iBuff_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_14_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce0;
    end else begin
        iBuff_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_14_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_ce1;
    end else begin
        iBuff_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_14_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_we0;
    end else begin
        iBuff_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_15_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_15_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address0;
    end else begin
        iBuff_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_15_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce0;
    end else begin
        iBuff_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_15_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_ce1;
    end else begin
        iBuff_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_15_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_we0;
    end else begin
        iBuff_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_16_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_16_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address0;
    end else begin
        iBuff_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_16_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce0;
    end else begin
        iBuff_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_16_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_ce1;
    end else begin
        iBuff_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_16_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_we0;
    end else begin
        iBuff_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_17_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_17_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address0;
    end else begin
        iBuff_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_17_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_17_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce0;
    end else begin
        iBuff_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_17_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_ce1;
    end else begin
        iBuff_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_17_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_we0;
    end else begin
        iBuff_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_18_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_18_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address0;
    end else begin
        iBuff_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_18_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_18_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce0;
    end else begin
        iBuff_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_18_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_ce1;
    end else begin
        iBuff_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_18_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_we0;
    end else begin
        iBuff_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_19_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_19_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address0;
    end else begin
        iBuff_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_19_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_19_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce0;
    end else begin
        iBuff_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_19_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_ce1;
    end else begin
        iBuff_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_19_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_we0;
    end else begin
        iBuff_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_1_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address0;
    end else begin
        iBuff_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_1_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce0;
    end else begin
        iBuff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_1_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_ce1;
    end else begin
        iBuff_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_1_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_we0;
    end else begin
        iBuff_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_2_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_2_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address0;
    end else begin
        iBuff_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_2_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce0;
    end else begin
        iBuff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_2_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_ce1;
    end else begin
        iBuff_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_2_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_we0;
    end else begin
        iBuff_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_3_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_3_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address0;
    end else begin
        iBuff_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_3_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce0;
    end else begin
        iBuff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_3_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_ce1;
    end else begin
        iBuff_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_3_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_we0;
    end else begin
        iBuff_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_4_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_4_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address0;
    end else begin
        iBuff_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_4_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce0;
    end else begin
        iBuff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_4_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_ce1;
    end else begin
        iBuff_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_4_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_we0;
    end else begin
        iBuff_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_5_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_5_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address0;
    end else begin
        iBuff_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_5_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce0;
    end else begin
        iBuff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_5_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_ce1;
    end else begin
        iBuff_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_5_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_we0;
    end else begin
        iBuff_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_6_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_6_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address0;
    end else begin
        iBuff_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_6_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce0;
    end else begin
        iBuff_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_6_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_ce1;
    end else begin
        iBuff_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_6_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_we0;
    end else begin
        iBuff_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_7_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_7_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address0;
    end else begin
        iBuff_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_7_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce0;
    end else begin
        iBuff_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_7_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_ce1;
    end else begin
        iBuff_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_7_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_we0;
    end else begin
        iBuff_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_8_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_8_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address0;
    end else begin
        iBuff_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_8_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce0;
    end else begin
        iBuff_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_8_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_ce1;
    end else begin
        iBuff_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_8_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_we0;
    end else begin
        iBuff_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_9_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_9_address0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address0;
    end else begin
        iBuff_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        iBuff_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_9_ce0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce0;
    end else begin
        iBuff_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_9_ce1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_ce1;
    end else begin
        iBuff_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iBuff_9_we0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_we0;
    end else begin
        iBuff_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln175_fu_501_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln175_fu_507_p2 = (j_fu_84 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign arr3_V_100_fu_542_p1 = iBuff_6_q0[3:0];

assign arr3_V_101_fu_546_p1 = iBuff_7_q0[3:0];

assign arr3_V_102_fu_550_p1 = iBuff_8_q0[3:0];

assign arr3_V_103_fu_554_p1 = iBuff_9_q0[3:0];

assign arr3_V_104_fu_558_p1 = iBuff_10_q0[3:0];

assign arr3_V_105_fu_562_p1 = iBuff_11_q0[3:0];

assign arr3_V_106_fu_566_p1 = iBuff_12_q0[3:0];

assign arr3_V_107_fu_570_p1 = iBuff_13_q0[3:0];

assign arr3_V_108_fu_574_p1 = iBuff_14_q0[3:0];

assign arr3_V_109_fu_578_p1 = iBuff_15_q0[3:0];

assign arr3_V_110_fu_582_p1 = iBuff_16_q0[3:0];

assign arr3_V_111_fu_586_p1 = iBuff_17_q0[3:0];

assign arr3_V_112_fu_590_p1 = iBuff_18_q0[3:0];

assign arr3_V_113_fu_594_p1 = iBuff_19_q0[3:0];

assign arr3_V_95_fu_522_p1 = iBuff_1_q0[3:0];

assign arr3_V_96_fu_526_p1 = iBuff_2_q0[3:0];

assign arr3_V_97_fu_530_p1 = iBuff_3_q0[3:0];

assign arr3_V_98_fu_534_p1 = iBuff_4_q0[3:0];

assign arr3_V_99_fu_538_p1 = iBuff_5_q0[3:0];

assign arr3_V_fu_518_p1 = iBuff_0_q0[3:0];

assign bdrows_cast7_fu_462_p1 = bdrows;

assign grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_ap_start_reg;

assign grp_fu_617_p0 = grp_fu_617_p00;

assign grp_fu_617_p00 = ram_row_depth;

assign grp_fu_617_p1 = grp_fu_617_p10;

assign grp_fu_617_p10 = bdrows;

assign grp_fu_623_p1 = grp_fu_623_p10;

assign grp_fu_623_p10 = ram_row_depth;

assign iBuff_0_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_address1;

assign iBuff_0_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_0_d0;

assign iBuff_10_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_address1;

assign iBuff_10_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_10_d0;

assign iBuff_11_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_address1;

assign iBuff_11_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_11_d0;

assign iBuff_12_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_address1;

assign iBuff_12_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_12_d0;

assign iBuff_13_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_address1;

assign iBuff_13_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_13_d0;

assign iBuff_14_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_address1;

assign iBuff_14_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_14_d0;

assign iBuff_15_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_address1;

assign iBuff_15_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_15_d0;

assign iBuff_16_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_address1;

assign iBuff_16_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_16_d0;

assign iBuff_17_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_address1;

assign iBuff_17_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_17_d0;

assign iBuff_18_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_address1;

assign iBuff_18_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_18_d0;

assign iBuff_19_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_address1;

assign iBuff_19_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_19_d0;

assign iBuff_1_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_address1;

assign iBuff_1_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_1_d0;

assign iBuff_2_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_address1;

assign iBuff_2_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_2_d0;

assign iBuff_3_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_address1;

assign iBuff_3_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_3_d0;

assign iBuff_4_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_address1;

assign iBuff_4_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_4_d0;

assign iBuff_5_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_address1;

assign iBuff_5_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_5_d0;

assign iBuff_6_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_address1;

assign iBuff_6_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_6_d0;

assign iBuff_7_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_address1;

assign iBuff_7_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_7_d0;

assign iBuff_8_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_address1;

assign iBuff_8_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_8_d0;

assign iBuff_9_address1 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_address1;

assign iBuff_9_d0 = grp_TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM_fu_366_iBuff_9_d0;

assign icmp_ln175_fu_501_p2 = ((j_fu_84 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln233_1_fu_604_p2 = ((j_3_reg_781 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_598_p2 = ((j_3_reg_781 == 2'd0) ? 1'b1 : 1'b0);

assign or_ln233_fu_610_p2 = (icmp_ln233_fu_598_p2 | icmp_ln233_1_fu_604_p2);

assign sub171_fu_474_p2 = ($signed(bdrows_cast7_fu_462_p1) + $signed(12'd4095));

assign tmp216_fu_492_p2 = ($signed(zext_ln175_fu_489_p1) + $signed(7'd127));

assign zext_ln175_fu_489_p1 = ram_row_depth;

endmodule //edgetracing_accel_TopDown_20_6_1024_s
