<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: ADC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_a_d_c___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ADC_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2d8e01822be6de68dbf4718196f1d83d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a2d8e01822be6de68dbf4718196f1d83d">SC1</a> [2]</td></tr>
<tr class="separator:a2d8e01822be6de68dbf4718196f1d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440cce9a58e10f21220241a51442b71c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a></td></tr>
<tr class="separator:a440cce9a58e10f21220241a51442b71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089c1cc67b67d8cc7ac213a28d317bf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a></td></tr>
<tr class="separator:a089c1cc67b67d8cc7ac213a28d317bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a790459a24adcd854e7d01d2ff34b57f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a790459a24adcd854e7d01d2ff34b57f9">R</a> [2]</td></tr>
<tr class="separator:a790459a24adcd854e7d01d2ff34b57f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a4d66d82362aab14f46b3a2947a7b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a></td></tr>
<tr class="separator:ac8a4d66d82362aab14f46b3a2947a7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca49bcd5d7bc64184e106decf4e7f750"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a></td></tr>
<tr class="separator:aca49bcd5d7bc64184e106decf4e7f750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7397e1ccace879809b64c8b689a13418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">SC2</a></td></tr>
<tr class="separator:a7397e1ccace879809b64c8b689a13418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af69704301d23c620abacbbdfa7caa05e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a></td></tr>
<tr class="separator:af69704301d23c620abacbbdfa7caa05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1081f8facbb93133c09e83ef18b90b10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a></td></tr>
<tr class="separator:a1081f8facbb93133c09e83ef18b90b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2b3bd7317c8347410247700bff991f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">PG</a></td></tr>
<tr class="separator:a3c2b3bd7317c8347410247700bff991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2487601e623b6a7c31149b068d9aefca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a2487601e623b6a7c31149b068d9aefca">MG</a></td></tr>
<tr class="separator:a2487601e623b6a7c31149b068d9aefca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af713fff7638ff0895a2f3096c292380b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">CLPD</a></td></tr>
<tr class="separator:af713fff7638ff0895a2f3096c292380b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bac5a0a1385b76292e97a48d04448bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a></td></tr>
<tr class="separator:a7bac5a0a1385b76292e97a48d04448bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a></td></tr>
<tr class="separator:a3b8cdaa5f3bc728ac9ade1e50a536b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1452eb8d202a03a390a021a8ed791698"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a></td></tr>
<tr class="separator:a1452eb8d202a03a390a021a8ed791698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57aa0df779b5b476d8b4cd498e11a07d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a></td></tr>
<tr class="separator:a57aa0df779b5b476d8b4cd498e11a07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d46f571d82c5c84402ed9df3ebf0f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a></td></tr>
<tr class="separator:a4d46f571d82c5c84402ed9df3ebf0f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18689175e64a715367784c7c84c0200d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">CLP0</a></td></tr>
<tr class="separator:a18689175e64a715367784c7c84c0200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7354e8844f8eabbe072fd015e5f321a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7354e8844f8eabbe072fd015e5f321a6">CLMD</a></td></tr>
<tr class="separator:a7354e8844f8eabbe072fd015e5f321a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8e34a694e7cefc2f3f750ec6947658"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aaf8e34a694e7cefc2f3f750ec6947658">CLMS</a></td></tr>
<tr class="separator:aaf8e34a694e7cefc2f3f750ec6947658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a5b0377261f6593f1ad3f51a4681ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ae5a5b0377261f6593f1ad3f51a4681ad">CLM4</a></td></tr>
<tr class="separator:ae5a5b0377261f6593f1ad3f51a4681ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1d865925f38226c6c93f502abfc32d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a8c1d865925f38226c6c93f502abfc32d">CLM3</a></td></tr>
<tr class="separator:a8c1d865925f38226c6c93f502abfc32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c52931453e9fab0bd1fa24a5e771a8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a2c52931453e9fab0bd1fa24a5e771a8c">CLM2</a></td></tr>
<tr class="separator:a2c52931453e9fab0bd1fa24a5e771a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a87b7c165ef9dc4d4b5db9a15ff39b3f1">CLM1</a></td></tr>
<tr class="separator:a87b7c165ef9dc4d4b5db9a15ff39b3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8700ba0357efc8ee2066ff4906a196b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a8700ba0357efc8ee2066ff4906a196b2">CLM0</a></td></tr>
<tr class="separator:a8700ba0357efc8ee2066ff4906a196b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ADC - Register Layout Typedef </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00340">340</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a440cce9a58e10f21220241a51442b71c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration Register 1, offset: 0x8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00342">342</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a089c1cc67b67d8cc7ac213a28d317bf8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Configuration Register 2, offset: 0xC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00343">343</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8700ba0357efc8ee2066ff4906a196b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x6C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00366">366</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87b7c165ef9dc4d4b5db9a15ff39b3f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x68 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00365">365</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c52931453e9fab0bd1fa24a5e771a8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x64 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00364">364</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8c1d865925f38226c6c93f502abfc32d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x60 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00363">363</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5a5b0377261f6593f1ad3f51a4681ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLM4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x5C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00362">362</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7354e8844f8eabbe072fd015e5f321a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x54 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00360">360</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf8e34a694e7cefc2f3f750ec6947658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side General Calibration Value Register, offset: 0x58 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00361">361</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18689175e64a715367784c7c84c0200d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x4C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00358">358</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d46f571d82c5c84402ed9df3ebf0f2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x48 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00357">357</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57aa0df779b5b476d8b4cd498e11a07d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x44 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00356">356</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1452eb8d202a03a390a021a8ed791698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x40 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00355">355</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b8cdaa5f3bc728ac9ade1e50a536b18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x3C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00354">354</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af713fff7638ff0895a2f3096c292380b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x34 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00352">352</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7bac5a0a1385b76292e97a48d04448bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CLPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side General Calibration Value Register, offset: 0x38 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00353">353</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8a4d66d82362aab14f46b3a2947a7b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compare Value Registers, offset: 0x18 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00345">345</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca49bcd5d7bc64184e106decf4e7f750"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::CV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Compare Value Registers, offset: 0x1C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00346">346</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2487601e623b6a7c31149b068d9aefca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::MG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Minus-Side Gain Register, offset: 0x30 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00351">351</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1081f8facbb93133c09e83ef18b90b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::OFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Offset Correction Register, offset: 0x28 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00349">349</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c2b3bd7317c8347410247700bff991f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::PG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Plus-Side Gain Register, offset: 0x2C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00350">350</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a790459a24adcd854e7d01d2ff34b57f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ADC_Type::R[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Data Result Register, array offset: 0x10, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00344">344</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2d8e01822be6de68dbf4718196f1d83d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00341">341</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7397e1ccace879809b64c8b689a13418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control Register 2, offset: 0x20 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00347">347</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af69704301d23c620abacbbdfa7caa05e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ADC_Type::SC3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status and Control Register 3, offset: 0x24 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00348">348</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>SDK/platform/devices/MK64F12/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_a_d_c___type.html">ADC_Type</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
