# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 2
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-20.10"
module \mux4
  attribute \src "dut.sv:2.15-2.16"
  wire width 2 input 1 \S
  attribute \src "dut.sv:2.18-2.19"
  wire width 4 input 2 \D
  attribute \src "dut.sv:2.21-2.22"
  wire output 3 \Y
  attribute \src "dut.sv:11.5-19.8"
  wire $0\Y
  attribute \src "dut.sv:11.5-19.8"
  process $proc$dut.sv:11$1
    assign $0\Y \Y
    attribute \src "dut.sv:13.9-18.16"
    switch \S
    attribute \src "dut.sv:14.13-14.26"
      case 2'00
        assign $0\Y \D [0]
    attribute \src "dut.sv:15.13-15.26"
      case 2'01
        assign $0\Y \D [1]
    attribute \src "dut.sv:16.13-16.26"
      case 2'10
        assign $0\Y \D [2]
    attribute \src "dut.sv:17.13-17.26"
      case 2'11
        assign $0\Y \D [3]
    end
    sync always
      update \Y $0\Y
  end
end
