
---------- Begin Simulation Statistics ----------
final_tick                                90995955500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189486                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   189858                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   527.74                       # Real time elapsed on the host
host_tick_rate                              172424769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090996                       # Number of seconds simulated
sim_ticks                                 90995955500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.819919                       # CPI: cycles per instruction
system.cpu.discardedOps                        189656                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48647783                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.549475                       # IPC: instructions per cycle
system.cpu.numCycles                        181991911                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133344128                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3665                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485877                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735521                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103878                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101880                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905033                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51034815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51034815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51035239                       # number of overall hits
system.cpu.dcache.overall_hits::total        51035239                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047226                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047226                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055221                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055221                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36278851497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36278851497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36278851497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36278851497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52082041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52082041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52090460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52090460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020107                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34642.810145                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34642.810145                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34380.335017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34380.335017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       216953                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4343                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.954640                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       877918                       # number of writebacks
system.cpu.dcache.writebacks::total            877918                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67860                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987357                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33576540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33576540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34223259999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34223259999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34283.955641                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34283.955641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34661.485156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34661.485156                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40534329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40534329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598630                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15482981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15482981500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41132959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41132959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25864.025358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25864.025358                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3174                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14814367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14814367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24879.029685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24879.029685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20795869997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20795869997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46357.680401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46357.680401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64686                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64686                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18762173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18762173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48871.279727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48871.279727                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           424                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949638                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    646719499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    646719499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949163                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80930.984733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80930.984733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.651424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022672                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987357                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.688817                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.651424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987600                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53077893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53077893                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686403                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475511                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025098                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278670                       # number of overall hits
system.cpu.icache.overall_hits::total        10278670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53981000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53981000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53981000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53981000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279408                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73144.986450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73144.986450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73144.986450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73144.986450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53243000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53243000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72144.986450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72144.986450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72144.986450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72144.986450                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53981000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53981000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73144.986450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73144.986450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72144.986450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72144.986450                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.745613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279408                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.737127                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.745613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280146                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90995955500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700538                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700608                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              700538                       # number of overall hits
system.l2.overall_hits::total                  700608                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286819                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            286819                       # number of overall misses
system.l2.overall_misses::total                287487                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25120337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25171716000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51378500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25120337500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25171716000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290951                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290951                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76913.922156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87582.543346                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87557.753916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76913.922156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87582.543346                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87557.753916                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199882                       # number of writebacks
system.l2.writebacks::total                    199882                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22251830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22296529000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22251830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22296529000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290945                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290945                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66913.922156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77583.061089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77558.269938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66913.922156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77583.061089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77558.269938                       # average overall mshr miss latency
system.l2.replacements                         282136                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       877918                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           877918                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       877918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       877918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176908                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15910685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15910685000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89937.622945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89937.622945                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14141605000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14141605000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79937.622945                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79937.622945                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51378500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51378500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76913.922156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76913.922156                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66913.922156                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66913.922156                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109911                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109911                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9209652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9209652500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603274                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83791.908908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83791.908908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8110225500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8110225500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73793.053091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73793.053091                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8046.178081                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973582                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.797767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.088944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.793387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7961.295750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982199                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4238084                       # Number of tag accesses
system.l2.tags.data_accesses                  4238084                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003178116500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              780788                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188312                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287481                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199882                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287481                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199882                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    961                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287481                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199882                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  215250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.186899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.788373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.658664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11618     98.08%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          168      1.42%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           11      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.869576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.836124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6973     58.86%     58.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      1.27%     60.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4043     34.13%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              656      5.54%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.16%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   61504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18398784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    202.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90988679000                       # Total gap between requests
system.mem_ctrls.avgGap                     186695.91                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18294528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 469823.079114763474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201047704.807055950165                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 140550950.091402679682                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286813                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199882                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17324000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10432849250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2171787853500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25934.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36375.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10865349.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18356032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18398784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286813                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199882                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199882                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       469823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201723603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        202193426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       469823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       469823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    140582600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       140582600                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    140582600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       469823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201723603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       342776026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286520                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199837                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12587                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5077923250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432600000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10450173250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17722.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36472.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153415                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102861                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       230081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.286477                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.236861                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.537368                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       172951     75.17%     75.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31963     13.89%     89.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4591      2.00%     91.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1964      0.85%     91.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9942      4.32%     96.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          623      0.27%     96.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          989      0.43%     96.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          465      0.20%     97.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6593      2.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       230081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18337280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              201.517528                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              140.550950                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       805434840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       428098770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015072380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514906020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7182683040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27445059960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11830817760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49222072770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   540.925940                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30473976750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3038360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57483618750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       837343500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       445058625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030680420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528243120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7182683040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26986050930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12217351680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49227411315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.984608                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31482988500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3038360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56474607000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110573                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199882                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78879                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176908                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110573                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31191232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31191232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287481                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1421513000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1561793250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1077800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603274                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961559                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119377600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119439744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282136                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062655                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265270     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4946      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270231                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90995955500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1865737500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481038494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
