5 18 1fd81 5 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param3.2.vcd) 2 -o (param3.2.cdd) 2 -v (param3.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param3.2.v 1 25 1 
1 x 1 5 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 y 2 5 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 major 3 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
3 1 main.u$0 "main.u$0" 0 param3.2.v 7 20 1 
3 0 foo "main.bar1" 0 param3.2.v 27 34 1 
2 1 32 32 32 f0013 1 32 1008 0 0 32 1 alpha
2 2 32 32 32 b000b 3 1 100c 0 0 1 1 b
2 3 32 32 32 b0013 4 2 128c 1 2 1 18 0 1 0 1 0 1
2 4 32 32 32 70007 0 1 1410 0 0 1 1 a
2 5 32 32 32 70013 4 35 e 3 4
1 b 4 28 6 1 0 0 0 1 17 1 1 0 1 1 0
1 a 5 30 60005 1 0 0 0 1 17 1 1 0 1 1 0
1 alpha 6 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 5 f 5 5 5
3 0 foo "main.bar2" 0 param3.2.v 27 34 1 
2 6 32 32 32 f0013 1 32 1008 0 0 32 1 alpha
2 7 32 32 32 b000b 1 1 1004 0 0 1 1 b
2 8 32 32 32 b0013 2 2 1088 6 7 1 18 0 1 0 1 0 0
2 9 32 32 32 70007 0 1 1410 0 0 1 1 a
2 10 32 32 32 70013 2 35 a 8 9
1 b 7 28 6 1 0 0 0 1 17 1 1 0 0 0 0
1 a 8 30 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 alpha 9 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
4 10 f 10 10 10
