# FPGA_Study
SP 2018 - Josh's Independent Study on FPGA

### A Fast Catalog to All the Project in this Repository

#### By Schematic:
  * [Data Selector](https://github.com/QingmuDeng/FPGA_Study/tree/master/Drawing_With_ISE/data_selector)
  
#### By Verilog Code:
  * [Data Selector](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/data_selector)
  * [8-bit Counter](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/four-bit_counter)
  * [Seven Segment Display](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/sevseg_display) 
  * [Basic Debouncer](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/debounce_test) 
  * [Seven Segnment Display of the Number of Button Press](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/debounced_multipluxed_sevseg)
  * [Countdown Timer](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/timer)
  * [PWM Module](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/PWM)
  * [Tone Module](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/tone)
  * [Alarm Module](https://github.com/QingmuDeng/FPGA_Study/tree/master/Verilog_files/alarm)
  
 

*Last updated: 3/2/2018*
