{
  "module_name": "bd99954-charger.h",
  "hash_id": "b86b91286cff083f3f41c6f3a3704d6c6852772f207f9fe53c51a6872548e460",
  "original_prompt": "Ingested from linux-6.6.14/drivers/power/supply/bd99954-charger.h",
  "human_readable_source": " \n \n#ifndef BD99954_CHARGER_H\n#define BD99954_CHARGER_H\n\n#include <linux/regmap.h>\n\n#define BD9995X_MANUFACTURER \"Rohm Semiconductor\"\n#define BD9995X_IRQ_PIN      \"bd9995x_irq\"\n\n#define BD9995X_VSYS_PRECHARGE_OFFSET_MV 200\n\n#define BD99954_ID            0x346\n#define BD99955_ID            0x221\n#define BD99956_ID            0x331\n\n \n#define    CHARGING_CURRENT   0x14\n#define    CHARGING_VOLTAGE   0x15\n#define    PROTECT_SET        0x3E\n#define    MAP_SET            0x3F\n\n \n#define    CHGSTM_STATUS       0x100\n#define    VBAT_VSYS_STATUS    0x101\n#define    VBUS_VCC_STATUS     0x102\n#define    CHGOP_STATUS        0x103\n#define    WDT_STATUS          0x104\n#define    CUR_ILIM_VAL        0x105\n#define    SEL_ILIM_VAL        0x106\n#define    IBUS_LIM_SET        0x107\n#define    ICC_LIM_SET         0x108\n#define    IOTG_LIM_SET        0x109\n#define    VIN_CTRL_SET        0x10A\n#define    CHGOP_SET1          0x10B\n#define    CHGOP_SET2          0x10C\n#define    VBUSCLPS_TH_SET     0x10D\n#define    VCCCLPS_TH_SET      0x10E\n#define    CHGWDT_SET          0x10F\n#define    BATTWDT_SET         0x110\n#define    VSYSREG_SET         0x111\n#define    VSYSVAL_THH_SET     0x112\n#define    VSYSVAL_THL_SET     0x113\n#define    ITRICH_SET          0x114\n#define    IPRECH_SET          0x115\n#define    ICHG_SET            0x116\n#define    ITERM_SET           0x117\n#define    VPRECHG_TH_SET      0x118\n#define    VRBOOST_SET         0x119\n#define    VFASTCHG_REG_SET1   0x11A\n#define    VFASTCHG_REG_SET2   0x11B\n#define    VFASTCHG_REG_SET3   0x11C\n#define    VRECHG_SET          0x11D\n#define    VBATOVP_SET         0x11E\n#define    IBATSHORT_SET       0x11F\n#define    PROCHOT_CTRL_SET    0x120\n#define    PROCHOT_ICRIT_SET   0x121\n#define    PROCHOT_INORM_SET   0x122\n#define    PROCHOT_IDCHG_SET   0x123\n#define    PROCHOT_VSYS_SET    0x124\n#define    PMON_IOUT_CTRL_SET  0x125\n#define    PMON_DACIN_VAL      0x126\n#define    IOUT_DACIN_VAL      0x127\n#define    VCC_UCD_SET         0x128\n#define    VCC_UCD_STATUS      0x129\n#define    VCC_IDD_STATUS      0x12A\n#define    VCC_UCD_FCTRL_SET   0x12B\n#define    VCC_UCD_FCTRL_EN    0x12C\n#define    VBUS_UCD_SET        0x130\n#define    VBUS_UCD_STATUS     0x131\n#define    VBUS_IDD_STATUS     0x132\n#define    VBUS_UCD_FCTRL_SET  0x133\n#define    VBUS_UCD_FCTRL_EN   0x134\n#define    CHIP_ID             0x138\n#define    CHIP_REV            0x139\n#define    IC_SET1             0x13A\n#define    IC_SET2             0x13B\n#define    SYSTEM_STATUS       0x13C\n#define    SYSTEM_CTRL_SET     0x13D\n#define    VM_CTRL_SET         0x140\n#define    THERM_WINDOW_SET1   0x141\n#define    THERM_WINDOW_SET2   0x142\n#define    THERM_WINDOW_SET3   0x143\n#define    THERM_WINDOW_SET4   0x144\n#define    THERM_WINDOW_SET5   0x145\n#define    IBATP_TH_SET        0x146\n#define    IBATM_TH_SET        0x147\n#define    VBAT_TH_SET         0x148\n#define    THERM_TH_SET        0x149\n#define    IACP_TH_SET         0x14A\n#define    VACP_TH_SET         0x14B\n#define    VBUS_TH_SET         0x14C\n#define    VCC_TH_SET          0x14D\n#define    VSYS_TH_SET         0x14E\n#define    EXTIADP_TH_SET      0x14F\n#define    IBATP_VAL           0x150\n#define    IBATP_AVE_VAL       0x151\n#define    IBATM_VAL           0x152\n#define    IBATM_AVE_VAL       0x153\n#define    VBAT_VAL            0x154\n#define    VBAT_AVE_VAL        0x155\n#define    THERM_VAL           0x156\n#define    VTH_VAL             0x157\n#define    IACP_VAL            0x158\n#define    IACP_AVE_VAL        0x159\n#define    VACP_VAL            0x15A\n#define    VACP_AVE_VAL        0x15B\n#define    VBUS_VAL            0x15C\n#define    VBUS_AVE_VAL        0x15D\n#define    VCC_VAL             0x15E\n#define    VCC_AVE_VAL         0x15F\n#define    VSYS_VAL            0x160\n#define    VSYS_AVE_VAL        0x161\n#define    EXTIADP_VAL         0x162\n#define    EXTIADP_AVE_VAL     0x163\n#define    VACPCLPS_TH_SET     0x164\n#define    INT0_SET            0x168\n#define    INT1_SET            0x169\n#define    INT2_SET            0x16A\n#define    INT3_SET            0x16B\n#define    INT4_SET            0x16C\n#define    INT5_SET            0x16D\n#define    INT6_SET            0x16E\n#define    INT7_SET            0x16F\n#define    INT0_STATUS         0x170\n#define    INT1_STATUS         0x171\n#define    INT2_STATUS         0x172\n#define    INT3_STATUS         0x173\n#define    INT4_STATUS         0x174\n#define    INT5_STATUS         0x175\n#define    INT6_STATUS         0x176\n#define    INT7_STATUS         0x177\n#define    OTPREG0             0x17A\n#define    OTPREG1             0x17B\n#define    SMBREG              0x17C\n#define    DEBUG_MODE_SET      0x17F\n#define    DEBUG0x14           0x214\n#define    DEBUG0x1A           0x21A\n\nenum bd9995x_fields {\n\tF_PREV_CHGSTM_STATE, F_CHGSTM_STATE,\n\tF_VBAT_VSYS_STATUS,\n\tF_VBUS_VCC_STATUS,\n\tF_BATTEMP, F_VRECHG_DET, F_RBOOST_UV, F_RBOOSTS,\n\tF_THERMWDT_VAL, F_CHGWDT_VAL,\n\tF_CUR_ILIM_VAL,\n\tF_SEL_ILIM_VAL,\n\tF_IBUS_LIM_SET,\n\tF_ICC_LIM_SET,\n\tF_IOTG_LIM_SET,\n\tF_OTG_BOTH_EN,\n\tF_VRBOOST_TRIG,\n\tF_VRBOOST_EN,\n\tF_PP_BOTH_THRU,\n\tF_VIN_ORD,\n\tF_VBUS_EN,\n\tF_VCC_EN,\n\tF_VSYS_PRIORITY,\n\tF_PPC_SUB_CAP,\n\tF_PPC_CAP,\n\tF_DCP_2500_SEL,\n\tF_SDP_500_SEL,\n\tF_ILIM_AUTO_DISEN,\n\tF_VCC_BC_DISEN,\n\tF_VBUS_BC_DISEN,\n\tF_SDP_CHG_TRIG_EN,\n\tF_SDP_CHG_TRIG,\n\tF_AUTO_TOF,\n\tF_AUTO_FST,\n\tF_AUTO_RECH,\n\tF_ILIM_RESET_EN,\n\tF_DCDC_1MS_SEL,\n\tF_SEL_ILIM_DIV,\n\tF_BATT_LEARN,\n\tF_CHG_EN,\n\tF_USB_SUS,\n\tF_CHOP_SS_INIT,\n\tF_CHOP_ALL_INIT,\n\tF_DCDC_CLK_SEL,\n\tF_CHOP_SS,\n\tF_CHOP_ALL,\n\tF_VBUSCLPS_TH_SET,\n\tF_VCCCLPS_TH_SET,\n\tF_WDT_FST,\n\tF_WDT_PRE,\n\tF_WDT_IBAT_SHORT,\n\tF_WDT_THERM,\n\tF_VSYSREG_SET,\n\tF_VSYSVAL_THH_SET,\n\tF_VSYSVAL_THL_SET,\n\tF_ITRICH_SET,\n\tF_IPRECH_SET,\n\tF_ICHG_SET,\n\tF_ITERM_SET,\n\tF_VPRECHG_TH_SET,\n\tF_VRBOOST_SET,\n\tF_VFASTCHG_REG_SET1,\n\tF_VFASTCHG_REG_SET2,\n\tF_VFASTCHG_REG_SET3,\n\tF_VRECHG_SET,\n\tF_VBATOVP_SET,\n\tF_IBATM_SHORT_SET,\n\tF_PROCHOT_DG_SET,\n\tF_PROCHOT_ICRIT_DG_SET,\n\tF_PROCHOT_IDCHG_DG_SET,\n\tF_PROCHOT_EN,\n\tF_PROCHOT_ICRIT_SET,\n\tF_PROCHOT_INORM_SET,\n\tF_PROCHOT_IDCHG_SET,\n\tF_PROCHOT_VSYS_SET,\n\tF_IMON_INSEL,\n\tF_PMON_INSEL,\n\tF_IOUT_OUT_EN,\n\tF_IOUT_SOURCE_SEL,\n\tF_IOUT_GAIN_SET,\n\tF_PMON_OUT_EN,\n\tF_PMON_GAIN_SET,\n\tF_PMON_DACIN_VAL,\n\tF_IOUT_DACIN_VAL,\n\tF_VCC_BCSRETRY,\n\tF_VCC_ADCRTRY,\n\tF_VCC_USBDETEN,\n\tF_VCC_IDRDETEN,\n\tF_VCC_ENUMRDY,\n\tF_VCC_ADCPOLEN,\n\tF_VCC_DCDMODE,\n\tF_VCC_USB_SW_EN,\n\tF_VCC_USB_SW,\n\tF_VCC_DCDFAIL,\n\tF_VCC_CHGPORT,\n\tF_VCC_PUPDET,\n\tF_VCC_VBUS_VLD,\n\tF_VCC_CHGDET,\n\tF_VCC_OTGDET,\n\tF_VCC_VBINOP,\n\tF_VCC_EXTID,\n\tF_VCC_IDRDET,\n\tF_VCC_INDO,\n\tF_VCC_UCDSWEN,\n\tF_VCC_RREF_EN,\n\tF_VCC_DPPU_EN,\n\tF_VCC_DPREF_EN,\n\tF_VCC_DMREF_EN,\n\tF_VCC_DPDET_EN,\n\tF_VCC_DMDET_EN,\n\tF_VCC_DPSINK_EN,\n\tF_VCC_DMSINK_EN,\n\tF_VCC_DP_BUFF_EN,\n\tF_VCC_DM_BUFF_EN,\n\tF_VCC_EXTCLKENBL,\n\tF_VCC_PLSTESTEN,\n\tF_VCC_UCDSWEN_TSTENB,\n\tF_VCC_RREF_EN_TSTENB,\n\tF_VCC_DPPU_EN_TSTENB,\n\tF_VCC_DPREF_EN_TSTENB,\n\tF_VCC_DMREF_EN_TSTENB,\n\tF_VCC_DPDET_EN_TSTENB,\n\tF_VCC_DMDET_EN_TSTENB,\n\tF_VCC_DPSINK_EN_TSTENB,\n\tF_VCC_DMSINK_EN_TSTENB,\n\tF_VCC_DP_BUFF_EN_TSTENB,\n\tF_VCC_DM_BUFF_EN_TSTENB,\n\tF_VBUS_BCSRETRY,\n\tF_VBUS_ADCRTRY,\n\tF_VBUS_USBDETEN,\n\tF_VBUS_IDRDETEN,\n\tF_VBUS_ENUMRDY,\n\tF_VBUS_ADCPOLEN,\n\tF_VBUS_DCDMODE,\n\tF_VBUS_USB_SW_EN,\n\tF_VBUS_USB_SW,\n\tF_VBUS_DCDFAIL,\n\tF_VBUS_CHGPORT,\n\tF_VBUS_PUPDET,\n\tF_VBUS_VBUS_VLD,\n\tF_VBUS_CHGDET,\n\tF_VBUS_OTGDET,\n\tF_VBUS_VBINOP,\n\tF_VBUS_EXTID,\n\tF_VBUS_IDRDET,\n\tF_VBUS_INDO,\n\tF_VBUS_UCDSWEN,\n\tF_VBUS_RREF_EN,\n\tF_VBUS_DPPU_EN,\n\tF_VBUS_DPREF_EN,\n\tF_VBUS_DMREF_EN,\n\tF_VBUS_DPDET_EN,\n\tF_VBUS_DMDET_EN,\n\tF_VBUS_DPSINK_EN,\n\tF_VBUS_DMSINK_EN,\n\tF_VBUS_DP_BUFF_EN,\n\tF_VBUS_DM_BUFF_EN,\n\tF_VBUS_EXTCLKENBL,\n\tF_VBUS_PLSTESTEN,\n\tF_VBUS_UCDSWEN_TSTENB,\n\tF_VBUS_RREF_EN_TSTENB,\n\tF_VBUS_DPPU_EN_TSTENB,\n\tF_VBUS_DPREF_EN_TSTENB,\n\tF_VBUS_DMREF_EN_TSTENB,\n\tF_VBUS_DPDET_EN_TSTENB,\n\tF_VBUS_DMDET_EN_TSTENB,\n\tF_VBUS_DPSINK_EN_TSTENB,\n\tF_VBUS_DMSINK_EN_TSTENB,\n\tF_VBUS_DP_BUFF_EN_TSTENB,\n\tF_VBUS_DM_BUFF_EN_TSTENB,\n\tF_CHIP_ID,\n\tF_CHIP_REV,\n\tF_ONE_CELL_MODE,\n\tF_cell,\n\tF_VACP_AUTO_DISCHG,\n\tF_VACP_LOAD,\n\tF_ACOK_POL,\n\tF_ACOK_DISEN,\n\tF_DEBUG_SET1,\n\tF_DEBUG_SET0,\n\tF_MONRST_STATE,\n\tF_ALMRST_STATE,\n\tF_CHGRST_STATE,\n\tF_OTPLD_STATE,\n\tF_ALLRST_STATE,\n\tF_PROTECT_SET,\n\tF_MAP_SET,\n\tF_ADCINTERVAL,\n\tF_ADCMOD,\n\tF_ADCTMOD,\n\tF_EXTIADPEN,\n\tF_VSYSENB,\n\tF_VCCENB,\n\tF_VBUSENB,\n\tF_VACPENB,\n\tF_IACPENB,\n\tF_THERMENB,\n\tF_VBATENB,\n\tF_IBATMENB,\n\tF_IBATPENB,\n\tF_TMPTHR1B,\n\tF_TMPTHR1A,\n\tF_TMPTHR2B,\n\tF_TMPTHR2A,\n\tF_TMPTHR3B,\n\tF_TMPTHR3A,\n\tF_TMPTHR4B,\n\tF_TMPTHR4A,\n\tF_TMPTHR5B,\n\tF_TMPTHR5A,\n\tF_IBATP_TH_SET,\n\tF_IBATM_TH_SET,\n\tF_VBAT_TH_SET,\n\tF_THERM_TH_SET,\n\tF_IACP_TH_SET,\n\tF_VACP_TH_SET,\n\tF_VBUS_TH_SET,\n\tF_VCC_TH_SET,\n\tF_VSYS_TH_SET,\n\tF_EXTIADP_TH_SET,\n\tF_IBATP_VAL,\n\tF_IBATP_AVE_VAL,\n\tF_IBATM_VAL,\n\tF_IBATM_AVE_VAL,\n\tF_VBAT_VAL,\n\tF_VBAT_AVE_VAL,\n\tF_THERM_VAL,\n\tF_VTH_VAL,\n\tF_IACP_VAL,\n\tF_IACP_AVE_VAL,\n\tF_VACP_VAL,\n\tF_VACP_AVE_VAL,\n\tF_VBUS_VAL,\n\tF_VBUS_AVE_VAL,\n\tF_VCC_VAL,\n\tF_VCC_AVE_VAL,\n\tF_VSYS_VAL,\n\tF_VSYS_AVE_VAL,\n\tF_EXTIADP_VAL,\n\tF_EXTIADP_AVE_VAL,\n\tF_VACPCLPS_TH_SET,\n\tF_INT7_SET,\n\tF_INT6_SET,\n\tF_INT5_SET,\n\tF_INT4_SET,\n\tF_INT3_SET,\n\tF_INT2_SET,\n\tF_INT1_SET,\n\tF_INT0_SET,\n\tF_VBUS_RBUV_DET,\n\tF_VBUS_RBUV_RES,\n\tF_VBUS_TH_DET,\n\tF_VBUS_TH_RES,\n\tF_VBUS_IIN_MOD,\n\tF_VBUS_OV_DET,\n\tF_VBUS_OV_RES,\n\tF_VBUS_CLPS_DET,\n\tF_VBUS_CLPS,\n\tF_VBUS_DET,\n\tF_VBUS_RES,\n\tF_VCC_RBUV_DET,\n\tF_VCC_RBUV_RES,\n\tF_VCC_TH_DET,\n\tF_VCC_TH_RES,\n\tF_VCC_IIN_MOD,\n\tF_VCC_OVP_DET,\n\tF_VCC_OVP_RES,\n\tF_VCC_CLPS_DET,\n\tF_VCC_CLPS_RES,\n\tF_VCC_DET,\n\tF_VCC_RES,\n\tF_TH_DET,\n\tF_TH_RMV,\n\tF_TMP_OUT_DET,\n\tF_TMP_OUT_RES,\n\tF_VBAT_TH_DET,\n\tF_VBAT_TH_RES,\n\tF_IBAT_SHORT_DET,\n\tF_IBAT_SHORT_RES,\n\tF_VBAT_OV_DET,\n\tF_VBAT_OV_RES,\n\tF_BAT_ASSIST_DET,\n\tF_BAT_ASSIST_RES,\n\tF_VSYS_TH_DET,\n\tF_VSYS_TH_RES,\n\tF_VSYS_OV_DET,\n\tF_VSYS_OV_RES,\n\tF_VSYS_SHT_DET,\n\tF_VSYS_SHT_RES,\n\tF_VSYS_UV_DET,\n\tF_VSYS_UV_RES,\n\tF_OTP_LOAD_DONE,\n\tF_PWR_ON,\n\tF_EXTIADP_TRNS,\n\tF_EXTIADP_TH_DET,\n\tF_EXIADP_TH_RES,\n\tF_BAT_MNT_DET,\n\tF_BAT_MNT_RES,\n\tF_TSD_DET,\n\tF_TSD_RES,\n\tF_CHGWDT_EXP,\n\tF_THERMWDT_EXP,\n\tF_TMP_TRNS,\n\tF_CHG_TRNS,\n\tF_VBUS_UCD_PORT_DET,\n\tF_VBUS_UCD_UCHG_DET,\n\tF_VBUS_UCD_URID_RMV,\n\tF_VBUS_UCD_OTG_DET,\n\tF_VBUS_UCD_URID_MOD,\n\tF_VCC_UCD_PORT_DET,\n\tF_VCC_UCD_UCHG_DET,\n\tF_VCC_UCD_URID_RMV,\n\tF_VCC_UCD_OTG_DET,\n\tF_VCC_UCD_URID_MOD,\n\tF_PROCHOT_DET,\n\tF_PROCHOT_RES,\n\tF_VACP_DET,\n\tF_VACP_RES,\n\tF_VACP_TH_DET,\n\tF_VACP_TH_RES,\n\tF_IACP_TH_DET,\n\tF_IACP_THE_RES,\n\tF_THERM_TH_DET,\n\tF_THERM_TH_RES,\n\tF_IBATM_TH_DET,\n\tF_IBATM_TH_RES,\n\tF_IBATP_TH_DET,\n\tF_IBATP_TH_RES,\n\tF_INT7_STATUS,\n\tF_INT6_STATUS,\n\tF_INT5_STATUS,\n\tF_INT4_STATUS,\n\tF_INT3_STATUS,\n\tF_INT2_STATUS,\n\tF_INT1_STATUS,\n\tF_INT0_STATUS,\n\tF_ILIM_DECREASE,\n\tF_RESERVE_OTPREG1,\n\tF_POWER_SAVE_MODE,\n\tF_DEBUG_MODE_SET,\n\tF_DEBUG0x14,\n\tF_DEBUG0x1A,\n\tF_MAX_FIELDS\n};\n\nstatic const struct reg_field bd9995x_reg_fields[] = {\n\t    [F_PREV_CHGSTM_STATE] = REG_FIELD(CHGSTM_STATUS, 8, 14),\n\t    [F_CHGSTM_STATE] = REG_FIELD(CHGSTM_STATUS, 0, 6),\n\t    [F_VBAT_VSYS_STATUS] = REG_FIELD(VBAT_VSYS_STATUS, 0, 15),\n\t    [F_VBUS_VCC_STATUS] = REG_FIELD(VBUS_VCC_STATUS, 0, 12),\n\t    [F_BATTEMP] = REG_FIELD(CHGOP_STATUS, 8, 10),\n\t    [F_VRECHG_DET] = REG_FIELD(CHGOP_STATUS, 6, 6),\n\t    [F_RBOOST_UV] = REG_FIELD(CHGOP_STATUS, 1, 1),\n\t    [F_RBOOSTS] = REG_FIELD(CHGOP_STATUS, 0, 0),\n\t    [F_THERMWDT_VAL] = REG_FIELD(WDT_STATUS, 8, 15),\n\t    [F_CHGWDT_VAL] = REG_FIELD(WDT_STATUS, 0, 7),\n\t    [F_CUR_ILIM_VAL] = REG_FIELD(CUR_ILIM_VAL, 0, 13),\n\t    [F_SEL_ILIM_VAL] = REG_FIELD(SEL_ILIM_VAL, 0, 13),\n\t    [F_IBUS_LIM_SET] = REG_FIELD(IBUS_LIM_SET, 5, 13),\n\t    [F_ICC_LIM_SET] = REG_FIELD(ICC_LIM_SET, 5, 13),\n\t    [F_IOTG_LIM_SET] = REG_FIELD(IOTG_LIM_SET, 5, 13),\n\t    [F_OTG_BOTH_EN] = REG_FIELD(VIN_CTRL_SET, 15, 15),\n\t    [F_VRBOOST_TRIG] = REG_FIELD(VIN_CTRL_SET, 14, 14),\n\t    [F_VRBOOST_EN] = REG_FIELD(VIN_CTRL_SET, 12, 13),\n\t    [F_PP_BOTH_THRU] = REG_FIELD(VIN_CTRL_SET, 11, 11),\n\t    [F_VIN_ORD] = REG_FIELD(VIN_CTRL_SET, 7, 7),\n\t    [F_VBUS_EN] = REG_FIELD(VIN_CTRL_SET, 6, 6),\n\t    [F_VCC_EN] = REG_FIELD(VIN_CTRL_SET, 5, 5),\n\t    [F_VSYS_PRIORITY] = REG_FIELD(VIN_CTRL_SET, 4, 4),\n\t    [F_PPC_SUB_CAP] = REG_FIELD(VIN_CTRL_SET, 2, 3),\n\t    [F_PPC_CAP] = REG_FIELD(VIN_CTRL_SET, 0, 1),\n\t    [F_DCP_2500_SEL] = REG_FIELD(CHGOP_SET1, 15, 15),\n\t    [F_SDP_500_SEL] = REG_FIELD(CHGOP_SET1, 14, 14),\n\t    [F_ILIM_AUTO_DISEN] = REG_FIELD(CHGOP_SET1, 13, 13),\n\t    [F_VCC_BC_DISEN] = REG_FIELD(CHGOP_SET1, 11, 11),\n\t    [F_VBUS_BC_DISEN] = REG_FIELD(CHGOP_SET1, 10, 10),\n\t    [F_SDP_CHG_TRIG_EN] = REG_FIELD(CHGOP_SET1, 9, 9),\n\t    [F_SDP_CHG_TRIG] = REG_FIELD(CHGOP_SET1, 8, 8),\n\t    [F_AUTO_TOF] = REG_FIELD(CHGOP_SET1, 6, 6),\n\t    [F_AUTO_FST] = REG_FIELD(CHGOP_SET1, 5, 5),\n\t    [F_AUTO_RECH] = REG_FIELD(CHGOP_SET1, 3, 3),\n\t    [F_ILIM_RESET_EN] = REG_FIELD(CHGOP_SET2, 14, 14),\n\t    [F_DCDC_1MS_SEL] = REG_FIELD(CHGOP_SET2, 12, 13),\n\t    [F_SEL_ILIM_DIV] = REG_FIELD(CHGOP_SET2, 10, 10),\n\t    [F_BATT_LEARN] = REG_FIELD(CHGOP_SET2, 8, 8),\n\t    [F_CHG_EN] = REG_FIELD(CHGOP_SET2, 7, 7),\n\t    [F_USB_SUS] = REG_FIELD(CHGOP_SET2, 6, 6),\n\t    [F_CHOP_SS_INIT] = REG_FIELD(CHGOP_SET2, 5, 5),\n\t    [F_CHOP_ALL_INIT] = REG_FIELD(CHGOP_SET2, 4, 4),\n\t    [F_DCDC_CLK_SEL] = REG_FIELD(CHGOP_SET2, 2, 3),\n\t    [F_CHOP_SS] = REG_FIELD(CHGOP_SET2, 1, 1),\n\t    [F_CHOP_ALL] = REG_FIELD(CHGOP_SET2, 0, 0),\n\t    [F_VBUSCLPS_TH_SET] = REG_FIELD(VBUSCLPS_TH_SET, 7, 14),\n\t    [F_VCCCLPS_TH_SET] = REG_FIELD(VCCCLPS_TH_SET, 7, 14),\n\t    [F_WDT_FST] = REG_FIELD(CHGWDT_SET, 8, 15),\n\t    [F_WDT_PRE] = REG_FIELD(CHGWDT_SET, 0, 7),\n\t    [F_WDT_IBAT_SHORT] = REG_FIELD(BATTWDT_SET, 8, 15),\n\t    [F_WDT_THERM] = REG_FIELD(BATTWDT_SET, 0, 7),\n\t    [F_VSYSREG_SET] = REG_FIELD(VSYSREG_SET, 6, 14),\n\t    [F_VSYSVAL_THH_SET] = REG_FIELD(VSYSVAL_THH_SET, 6, 14),\n\t    [F_VSYSVAL_THL_SET] = REG_FIELD(VSYSVAL_THL_SET, 6, 14),\n\t    [F_ITRICH_SET] = REG_FIELD(ITRICH_SET, 6, 10),\n\t    [F_IPRECH_SET] = REG_FIELD(IPRECH_SET, 6, 10),\n\t    [F_ICHG_SET] = REG_FIELD(ICHG_SET, 6, 13),\n\t    [F_ITERM_SET] = REG_FIELD(ITERM_SET, 6, 10),\n\t    [F_VPRECHG_TH_SET] = REG_FIELD(VPRECHG_TH_SET, 6, 14),\n\t    [F_VRBOOST_SET] = REG_FIELD(VRBOOST_SET, 6, 14),\n\t    [F_VFASTCHG_REG_SET1] = REG_FIELD(VFASTCHG_REG_SET1, 4, 14),\n\t    [F_VFASTCHG_REG_SET2] = REG_FIELD(VFASTCHG_REG_SET2, 4, 14),\n\t    [F_VFASTCHG_REG_SET3] = REG_FIELD(VFASTCHG_REG_SET3, 4, 14),\n\t    [F_VRECHG_SET] = REG_FIELD(VRECHG_SET, 4, 14),\n\t    [F_VBATOVP_SET] = REG_FIELD(VBATOVP_SET, 4, 14),\n\t    [F_IBATM_SHORT_SET] = REG_FIELD(IBATSHORT_SET, 0, 14),\n\t    [F_PROCHOT_DG_SET] = REG_FIELD(PROCHOT_CTRL_SET, 14, 15),\n\t    [F_PROCHOT_ICRIT_DG_SET] = REG_FIELD(PROCHOT_CTRL_SET, 10, 11),\n\t    [F_PROCHOT_IDCHG_DG_SET] = REG_FIELD(PROCHOT_CTRL_SET, 8, 9),\n\t    [F_PROCHOT_EN] = REG_FIELD(PROCHOT_CTRL_SET, 0, 4),\n\t    [F_PROCHOT_ICRIT_SET] = REG_FIELD(PROCHOT_ICRIT_SET, 0, 14),\n\t    [F_PROCHOT_INORM_SET] = REG_FIELD(PROCHOT_INORM_SET, 0, 14),\n\t    [F_PROCHOT_IDCHG_SET] = REG_FIELD(PROCHOT_IDCHG_SET, 0, 14),\n\t    [F_PROCHOT_VSYS_SET] = REG_FIELD(PROCHOT_VSYS_SET, 0, 14),\n\t    [F_IMON_INSEL] = REG_FIELD(PMON_IOUT_CTRL_SET, 9, 9),\n\t    [F_PMON_INSEL] = REG_FIELD(PMON_IOUT_CTRL_SET, 8, 8),\n\t    [F_IOUT_OUT_EN] = REG_FIELD(PMON_IOUT_CTRL_SET, 7, 7),\n\t    [F_IOUT_SOURCE_SEL] = REG_FIELD(PMON_IOUT_CTRL_SET, 6, 6),\n\t    [F_IOUT_GAIN_SET] = REG_FIELD(PMON_IOUT_CTRL_SET, 4, 5),\n\t    [F_PMON_OUT_EN] = REG_FIELD(PMON_IOUT_CTRL_SET, 3, 3),\n\t    [F_PMON_GAIN_SET] = REG_FIELD(PMON_IOUT_CTRL_SET, 0, 2),\n\t    [F_PMON_DACIN_VAL] = REG_FIELD(PMON_DACIN_VAL, 0, 9),\n\t    [F_IOUT_DACIN_VAL] = REG_FIELD(IOUT_DACIN_VAL, 0, 11),\n\t    [F_VCC_BCSRETRY] = REG_FIELD(VCC_UCD_SET, 12, 12),\n\t    [F_VCC_ADCRTRY] = REG_FIELD(VCC_UCD_SET, 8, 8),\n\t    [F_VCC_USBDETEN] = REG_FIELD(VCC_UCD_SET, 7, 7),\n\t    [F_VCC_IDRDETEN] = REG_FIELD(VCC_UCD_SET, 6, 6),\n\t    [F_VCC_ENUMRDY] = REG_FIELD(VCC_UCD_SET, 5, 5),\n\t    [F_VCC_ADCPOLEN] = REG_FIELD(VCC_UCD_SET, 4, 4),\n\t    [F_VCC_DCDMODE] = REG_FIELD(VCC_UCD_SET, 3, 3),\n\t    [F_VCC_USB_SW_EN] = REG_FIELD(VCC_UCD_SET, 1, 1),\n\t    [F_VCC_USB_SW] = REG_FIELD(VCC_UCD_SET, 0, 0),\n\t    [F_VCC_DCDFAIL] = REG_FIELD(VCC_UCD_STATUS, 15, 15),\n\t    [F_VCC_CHGPORT] = REG_FIELD(VCC_UCD_STATUS, 12, 13),\n\t    [F_VCC_PUPDET] = REG_FIELD(VCC_UCD_STATUS, 11, 11),\n\t    [F_VCC_VBUS_VLD] = REG_FIELD(VCC_UCD_STATUS, 7, 7),\n\t    [F_VCC_CHGDET] = REG_FIELD(VCC_UCD_STATUS, 6, 6),\n\t    [F_VCC_OTGDET] = REG_FIELD(VCC_UCD_STATUS, 3, 3),\n\t    [F_VCC_VBINOP] = REG_FIELD(VCC_IDD_STATUS, 6, 6),\n\t    [F_VCC_EXTID] = REG_FIELD(VCC_IDD_STATUS, 5, 5),\n\t    [F_VCC_IDRDET] = REG_FIELD(VCC_IDD_STATUS, 4, 4),\n\t    [F_VCC_INDO] = REG_FIELD(VCC_IDD_STATUS, 0, 3),\n\t    [F_VCC_UCDSWEN] = REG_FIELD(VCC_UCD_FCTRL_SET, 10, 10),\n\t    [F_VCC_RREF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 9, 9),\n\t    [F_VCC_DPPU_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 8, 8),\n\t    [F_VCC_DPREF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 7, 7),\n\t    [F_VCC_DMREF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 6, 6),\n\t    [F_VCC_DPDET_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 5, 5),\n\t    [F_VCC_DMDET_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 4, 4),\n\t    [F_VCC_DPSINK_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 3, 3),\n\t    [F_VCC_DMSINK_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 2, 2),\n\t    [F_VCC_DP_BUFF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 1, 1),\n\t    [F_VCC_DM_BUFF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 0, 0),\n\t    [F_VCC_EXTCLKENBL] = REG_FIELD(VCC_UCD_FCTRL_EN, 15, 15),\n\t    [F_VCC_PLSTESTEN] = REG_FIELD(VCC_UCD_FCTRL_EN, 14, 14),\n\t    [F_VCC_UCDSWEN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 10, 10),\n\t    [F_VCC_RREF_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 9, 9),\n\t    [F_VCC_DPPU_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 8, 8),\n\t    [F_VCC_DPREF_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 7, 7),\n\t    [F_VCC_DMREF_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 6, 6),\n\t    [F_VCC_DPDET_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 5, 5),\n\t    [F_VCC_DMDET_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 4, 4),\n\t    [F_VCC_DPSINK_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 3, 3),\n\t    [F_VCC_DMSINK_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 2, 2),\n\t    [F_VCC_DP_BUFF_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 1, 1),\n\t    [F_VCC_DM_BUFF_EN_TSTENB] = REG_FIELD(VCC_UCD_FCTRL_EN, 0, 0),\n\n\t    [F_VBUS_BCSRETRY] = REG_FIELD(VBUS_UCD_SET, 12, 12),\n\t    [F_VBUS_ADCRTRY] = REG_FIELD(VBUS_UCD_SET, 8, 8),\n\t    [F_VBUS_USBDETEN] = REG_FIELD(VBUS_UCD_SET, 7, 7),\n\t    [F_VBUS_IDRDETEN] = REG_FIELD(VBUS_UCD_SET, 6, 6),\n\t    [F_VBUS_ENUMRDY] = REG_FIELD(VBUS_UCD_SET, 5, 5),\n\t    [F_VBUS_ADCPOLEN] = REG_FIELD(VBUS_UCD_SET, 4, 4),\n\t    [F_VBUS_DCDMODE] = REG_FIELD(VBUS_UCD_SET, 3, 3),\n\t    [F_VBUS_USB_SW_EN] = REG_FIELD(VBUS_UCD_SET, 1, 1),\n\t    [F_VBUS_USB_SW] = REG_FIELD(VBUS_UCD_SET, 0, 0),\n\t    [F_VBUS_DCDFAIL] = REG_FIELD(VBUS_UCD_STATUS, 15, 15),\n\t    [F_VBUS_CHGPORT] = REG_FIELD(VBUS_UCD_STATUS, 12, 13),\n\t    [F_VBUS_PUPDET] = REG_FIELD(VBUS_UCD_STATUS, 11, 11),\n\t    [F_VBUS_VBUS_VLD] = REG_FIELD(VBUS_UCD_STATUS, 7, 7),\n\t    [F_VBUS_CHGDET] = REG_FIELD(VBUS_UCD_STATUS, 6, 6),\n\t    [F_VBUS_OTGDET] = REG_FIELD(VBUS_UCD_STATUS, 3, 3),\n\t    [F_VBUS_VBINOP] = REG_FIELD(VBUS_IDD_STATUS, 6, 6),\n\t    [F_VBUS_EXTID] = REG_FIELD(VBUS_IDD_STATUS, 5, 5),\n\t    [F_VBUS_IDRDET] = REG_FIELD(VBUS_IDD_STATUS, 4, 4),\n\t    [F_VBUS_INDO] = REG_FIELD(VBUS_IDD_STATUS, 0, 3),\n\t    [F_VBUS_UCDSWEN] = REG_FIELD(VCC_UCD_FCTRL_SET, 10, 10),\n\t    [F_VBUS_RREF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 9, 9),\n\t    [F_VBUS_DPPU_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 8, 8),\n\t    [F_VBUS_DPREF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 7, 7),\n\t    [F_VBUS_DMREF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 6, 6),\n\t    [F_VBUS_DPDET_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 5, 5),\n\t    [F_VBUS_DMDET_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 4, 4),\n\t    [F_VBUS_DPSINK_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 3, 3),\n\t    [F_VBUS_DMSINK_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 2, 2),\n\t    [F_VBUS_DP_BUFF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 1, 1),\n\t    [F_VBUS_DM_BUFF_EN] = REG_FIELD(VCC_UCD_FCTRL_SET, 0, 0),\n\n\t    [F_VBUS_EXTCLKENBL] = REG_FIELD(VBUS_UCD_FCTRL_EN, 15, 15),\n\t    [F_VBUS_PLSTESTEN] = REG_FIELD(VBUS_UCD_FCTRL_EN, 14, 14),\n\t    [F_VBUS_UCDSWEN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 10, 10),\n\t    [F_VBUS_RREF_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 9, 9),\n\t    [F_VBUS_DPPU_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 8, 8),\n\t    [F_VBUS_DPREF_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 7, 7),\n\t    [F_VBUS_DMREF_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 6, 6),\n\t    [F_VBUS_DPDET_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 5, 5),\n\t    [F_VBUS_DMDET_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 4, 4),\n\t    [F_VBUS_DPSINK_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 3, 3),\n\t    [F_VBUS_DMSINK_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 2, 2),\n\t    [F_VBUS_DP_BUFF_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 1, 1),\n\t    [F_VBUS_DM_BUFF_EN_TSTENB] = REG_FIELD(VBUS_UCD_FCTRL_EN, 0, 0),\n\n\t    [F_CHIP_ID] = REG_FIELD(CHIP_ID, 0, 15),\n\t    [F_CHIP_REV] = REG_FIELD(CHIP_REV, 0, 15),\n\t    [F_ONE_CELL_MODE] = REG_FIELD(IC_SET1, 11, 11),\n\t    [F_cell] = REG_FIELD(IC_SET1, 1, 1),\n\t    [F_VACP_AUTO_DISCHG] = REG_FIELD(IC_SET1, 9, 9),\n\t    [F_VACP_LOAD] = REG_FIELD(IC_SET1, 8, 8),\n\t    [F_ACOK_POL] = REG_FIELD(IC_SET1, 1, 1),\n\t    [F_ACOK_DISEN] = REG_FIELD(IC_SET1, 0, 0),\n\t    [F_DEBUG_SET1] = REG_FIELD(IC_SET2, 4, 8),\n\t    [F_DEBUG_SET0] = REG_FIELD(IC_SET2, 0, 0),\n\t    [F_MONRST_STATE] = REG_FIELD(SYSTEM_STATUS, 6, 6),\n\t    [F_ALMRST_STATE] = REG_FIELD(SYSTEM_STATUS, 5, 5),\n\t    [F_CHGRST_STATE] = REG_FIELD(SYSTEM_STATUS, 4, 4),\n\t    [F_OTPLD_STATE] = REG_FIELD(SYSTEM_STATUS, 1, 1),\n\t    [F_ALLRST_STATE] = REG_FIELD(SYSTEM_STATUS, 0, 0),\n\t    [F_PROTECT_SET] = REG_FIELD(PROTECT_SET, 0, 15),\n\t    [F_MAP_SET] = REG_FIELD(MAP_SET, 0, 15),\n\t    [F_ADCINTERVAL] = REG_FIELD(VM_CTRL_SET, 14, 15),\n\t    [F_ADCMOD] = REG_FIELD(VM_CTRL_SET, 12, 13),\n\t    [F_ADCTMOD] = REG_FIELD(VM_CTRL_SET, 10, 11),\n\t    [F_EXTIADPEN] = REG_FIELD(VM_CTRL_SET, 9, 9),\n\t    [F_VSYSENB] = REG_FIELD(VM_CTRL_SET, 8, 8),\n\t    [F_VCCENB] = REG_FIELD(VM_CTRL_SET, 7, 7),\n\t    [F_VBUSENB] = REG_FIELD(VM_CTRL_SET, 6, 6),\n\t    [F_VACPENB] = REG_FIELD(VM_CTRL_SET, 5, 5),\n\t    [F_IACPENB] = REG_FIELD(VM_CTRL_SET, 4, 4),\n\t    [F_THERMENB] = REG_FIELD(VM_CTRL_SET, 3, 3),\n\t    [F_VBATENB] = REG_FIELD(VM_CTRL_SET, 2, 2),\n\t    [F_IBATMENB] = REG_FIELD(VM_CTRL_SET, 1, 1),\n\t    [F_IBATPENB] = REG_FIELD(VM_CTRL_SET, 0, 0),\n\t    [F_TMPTHR1B] = REG_FIELD(THERM_WINDOW_SET1, 8, 15),\n\t    [F_TMPTHR1A] = REG_FIELD(THERM_WINDOW_SET1, 0, 7),\n\t    [F_TMPTHR2B] = REG_FIELD(THERM_WINDOW_SET2, 8, 15),\n\t    [F_TMPTHR2A] = REG_FIELD(THERM_WINDOW_SET2, 0, 7),\n\t    [F_TMPTHR3B] = REG_FIELD(THERM_WINDOW_SET3, 8, 15),\n\t    [F_TMPTHR3A] = REG_FIELD(THERM_WINDOW_SET3, 0, 7),\n\t    [F_TMPTHR4B] = REG_FIELD(THERM_WINDOW_SET4, 8, 15),\n\t    [F_TMPTHR4A] = REG_FIELD(THERM_WINDOW_SET4, 0, 7),\n\t    [F_TMPTHR5B] = REG_FIELD(THERM_WINDOW_SET5, 8, 15),\n\t    [F_TMPTHR5A] = REG_FIELD(THERM_WINDOW_SET5, 0, 7),\n\t    [F_IBATP_TH_SET] = REG_FIELD(IBATP_TH_SET, 0, 14),\n\t    [F_IBATM_TH_SET] = REG_FIELD(IBATM_TH_SET, 0, 14),\n\t    [F_VBAT_TH_SET] = REG_FIELD(VBAT_TH_SET, 0, 14),\n\t    [F_THERM_TH_SET] = REG_FIELD(THERM_TH_SET, 0, 7),\n\t    [F_IACP_TH_SET] = REG_FIELD(IACP_TH_SET, 0, 14),\n\t    [F_VACP_TH_SET] = REG_FIELD(VACP_TH_SET, 0, 14),\n\t    [F_VBUS_TH_SET] = REG_FIELD(VBUS_TH_SET, 0, 14),\n\t    [F_VCC_TH_SET] = REG_FIELD(VCC_TH_SET, 0, 14),\n\t    [F_VSYS_TH_SET] = REG_FIELD(VSYS_TH_SET, 0, 14),\n\t    [F_EXTIADP_TH_SET] = REG_FIELD(EXTIADP_TH_SET, 0, 11),\n\t    [F_IBATP_VAL] = REG_FIELD(IBATP_VAL, 0, 14),\n\t    [F_IBATP_AVE_VAL] = REG_FIELD(IBATP_AVE_VAL, 0, 14),\n\t    [F_IBATM_VAL] = REG_FIELD(IBATM_VAL, 0, 14),\n\t    [F_IBATM_AVE_VAL] = REG_FIELD(IBATM_AVE_VAL, 0, 14),\n\t    [F_VBAT_VAL] = REG_FIELD(VBAT_VAL, 0, 14),\n\t    [F_VBAT_AVE_VAL] = REG_FIELD(VBAT_AVE_VAL, 0, 14),\n\t    [F_THERM_VAL] = REG_FIELD(THERM_VAL, 0, 7),\n\t    [F_VTH_VAL] = REG_FIELD(VTH_VAL, 0, 11),\n\t    [F_IACP_VAL] = REG_FIELD(IACP_VAL, 0, 14),\n\t    [F_IACP_AVE_VAL] = REG_FIELD(IACP_AVE_VAL, 0, 14),\n\t    [F_VACP_VAL] = REG_FIELD(VACP_VAL, 0, 14),\n\t    [F_VACP_AVE_VAL] = REG_FIELD(VACP_AVE_VAL, 0, 14),\n\t    [F_VBUS_VAL] = REG_FIELD(VBUS_VAL, 0, 14),\n\t    [F_VBUS_AVE_VAL] = REG_FIELD(VBUS_AVE_VAL, 0, 14),\n\t    [F_VCC_VAL] = REG_FIELD(VCC_VAL, 0, 14),\n\t    [F_VCC_AVE_VAL] = REG_FIELD(VCC_AVE_VAL, 0, 14),\n\t    [F_VSYS_VAL] = REG_FIELD(VSYS_VAL, 0, 14),\n\t    [F_VSYS_AVE_VAL] = REG_FIELD(VSYS_AVE_VAL, 0, 14),\n\t    [F_EXTIADP_VAL] = REG_FIELD(EXTIADP_VAL, 0, 11),\n\t    [F_EXTIADP_AVE_VAL] = REG_FIELD(EXTIADP_AVE_VAL, 0, 11),\n\t    [F_VACPCLPS_TH_SET] = REG_FIELD(VACPCLPS_TH_SET, 7, 14),\n\t    [F_INT7_SET] = REG_FIELD(INT7_SET, 0, 15),\n\t    [F_INT6_SET] = REG_FIELD(INT6_SET, 0, 13),\n\t    [F_INT5_SET] = REG_FIELD(INT5_SET, 0, 13),\n\t    [F_INT4_SET] = REG_FIELD(INT4_SET, 0, 9),\n\t    [F_INT3_SET] = REG_FIELD(INT3_SET, 0, 15),\n\t    [F_INT2_SET] = REG_FIELD(INT2_SET, 0, 15),\n\t    [F_INT1_SET] = REG_FIELD(INT1_SET, 0, 15),\n\t    [F_INT0_SET] = REG_FIELD(INT0_SET, 0, 7),\n\t    [F_VBUS_RBUV_DET] = REG_FIELD(INT1_SET, 15, 15),\n\t    [F_VBUS_RBUV_RES] = REG_FIELD(INT1_SET, 14, 14),\n\t    [F_VBUS_TH_DET] = REG_FIELD(INT1_SET, 9, 9),\n\t    [F_VBUS_TH_RES] = REG_FIELD(INT1_SET, 8, 8),\n\t    [F_VBUS_IIN_MOD] = REG_FIELD(INT1_SET, 6, 6),\n\t    [F_VBUS_OV_DET] = REG_FIELD(INT1_SET, 5, 5),\n\t    [F_VBUS_OV_RES] = REG_FIELD(INT1_SET, 4, 4),\n\t    [F_VBUS_CLPS_DET] = REG_FIELD(INT1_SET, 3, 3),\n\t    [F_VBUS_CLPS] = REG_FIELD(INT1_SET, 2, 2),\n\t    [F_VBUS_DET] = REG_FIELD(INT1_SET, 1, 1),\n\t    [F_VBUS_RES] = REG_FIELD(INT1_SET, 0, 0),\n\t    [F_VCC_RBUV_DET] = REG_FIELD(INT2_SET, 15, 15),\n\t    [F_VCC_RBUV_RES] = REG_FIELD(INT2_SET, 14, 14),\n\t    [F_VCC_TH_DET] = REG_FIELD(INT2_SET, 9, 9),\n\t    [F_VCC_TH_RES] = REG_FIELD(INT2_SET, 8, 8),\n\t    [F_VCC_IIN_MOD] = REG_FIELD(INT2_SET, 6, 6),\n\t    [F_VCC_OVP_DET] = REG_FIELD(INT2_SET, 5, 5),\n\t    [F_VCC_OVP_RES] = REG_FIELD(INT2_SET, 4, 4),\n\t    [F_VCC_CLPS_DET] = REG_FIELD(INT2_SET, 3, 3),\n\t    [F_VCC_CLPS_RES] = REG_FIELD(INT2_SET, 2, 2),\n\t    [F_VCC_DET] = REG_FIELD(INT2_SET, 1, 1),\n\t    [F_VCC_RES] = REG_FIELD(INT2_SET, 0, 0),\n\t    [F_TH_DET] = REG_FIELD(INT3_SET, 15, 15),\n\t    [F_TH_RMV] = REG_FIELD(INT3_SET, 14, 14),\n\t    [F_TMP_OUT_DET] = REG_FIELD(INT3_SET, 11, 11),\n\t    [F_TMP_OUT_RES] = REG_FIELD(INT3_SET, 10, 10),\n\t    [F_VBAT_TH_DET] = REG_FIELD(INT3_SET, 9, 9),\n\t    [F_VBAT_TH_RES] = REG_FIELD(INT3_SET, 8, 8),\n\t    [F_IBAT_SHORT_DET] = REG_FIELD(INT3_SET, 7, 7),\n\t    [F_IBAT_SHORT_RES] = REG_FIELD(INT3_SET, 6, 6),\n\t    [F_VBAT_OV_DET] = REG_FIELD(INT3_SET, 5, 5),\n\t    [F_VBAT_OV_RES] = REG_FIELD(INT3_SET, 4, 4),\n\t    [F_BAT_ASSIST_DET] = REG_FIELD(INT3_SET, 3, 3),\n\t    [F_BAT_ASSIST_RES] = REG_FIELD(INT3_SET, 2, 2),\n\t    [F_VSYS_TH_DET] = REG_FIELD(INT4_SET, 9, 9),\n\t    [F_VSYS_TH_RES] = REG_FIELD(INT4_SET, 8, 8),\n\t    [F_VSYS_OV_DET] = REG_FIELD(INT4_SET, 5, 5),\n\t    [F_VSYS_OV_RES] = REG_FIELD(INT4_SET, 4, 4),\n\t    [F_VSYS_SHT_DET] = REG_FIELD(INT4_SET, 3, 3),\n\t    [F_VSYS_SHT_RES] = REG_FIELD(INT4_SET, 2, 2),\n\t    [F_VSYS_UV_DET] = REG_FIELD(INT4_SET, 1, 1),\n\t    [F_VSYS_UV_RES] = REG_FIELD(INT4_SET, 0, 0),\n\t    [F_OTP_LOAD_DONE] = REG_FIELD(INT5_SET, 13, 13),\n\t    [F_PWR_ON] = REG_FIELD(INT5_SET, 12, 12),\n\t    [F_EXTIADP_TRNS] = REG_FIELD(INT5_SET, 11, 11),\n\t    [F_EXTIADP_TH_DET] = REG_FIELD(INT5_SET, 9, 9),\n\t    [F_EXIADP_TH_RES] = REG_FIELD(INT5_SET, 8, 8),\n\t    [F_BAT_MNT_DET] = REG_FIELD(INT5_SET, 7, 7),\n\t    [F_BAT_MNT_RES] = REG_FIELD(INT5_SET, 6, 6),\n\t    [F_TSD_DET] = REG_FIELD(INT5_SET, 5, 5),\n\t    [F_TSD_RES] = REG_FIELD(INT5_SET, 4, 4),\n\t    [F_CHGWDT_EXP] = REG_FIELD(INT5_SET, 3, 3),\n\t    [F_THERMWDT_EXP] = REG_FIELD(INT5_SET, 2, 2),\n\t    [F_TMP_TRNS] = REG_FIELD(INT5_SET, 1, 1),\n\t    [F_CHG_TRNS] = REG_FIELD(INT5_SET, 0, 0),\n\t    [F_VBUS_UCD_PORT_DET] = REG_FIELD(INT6_SET, 13, 13),\n\t    [F_VBUS_UCD_UCHG_DET] = REG_FIELD(INT6_SET, 12, 12),\n\t    [F_VBUS_UCD_URID_RMV] = REG_FIELD(INT6_SET, 11, 11),\n\t    [F_VBUS_UCD_OTG_DET] = REG_FIELD(INT6_SET, 10, 10),\n\t    [F_VBUS_UCD_URID_MOD] = REG_FIELD(INT6_SET, 8, 8),\n\t    [F_VCC_UCD_PORT_DET] = REG_FIELD(INT6_SET, 5, 5),\n\t    [F_VCC_UCD_UCHG_DET] = REG_FIELD(INT6_SET, 4, 4),\n\t    [F_VCC_UCD_URID_RMV] = REG_FIELD(INT6_SET, 3, 3),\n\t    [F_VCC_UCD_OTG_DET] = REG_FIELD(INT6_SET, 2, 2),\n\t    [F_VCC_UCD_URID_MOD] = REG_FIELD(INT6_SET, 0, 0),\n\t    [F_PROCHOT_DET] = REG_FIELD(INT7_SET, 15, 15),\n\t    [F_PROCHOT_RES] = REG_FIELD(INT7_SET, 14, 14),\n\t    [F_VACP_DET] = REG_FIELD(INT7_SET, 11, 11),\n\t    [F_VACP_RES] = REG_FIELD(INT7_SET, 10, 10),\n\t    [F_VACP_TH_DET] = REG_FIELD(INT7_SET, 9, 9),\n\t    [F_VACP_TH_RES] = REG_FIELD(INT7_SET, 8, 8),\n\t    [F_IACP_TH_DET] = REG_FIELD(INT7_SET, 7, 7),\n\t    [F_IACP_THE_RES] = REG_FIELD(INT7_SET, 6, 6),\n\t    [F_THERM_TH_DET] = REG_FIELD(INT7_SET, 5, 5),\n\t    [F_THERM_TH_RES] = REG_FIELD(INT7_SET, 4, 4),\n\t    [F_IBATM_TH_DET] = REG_FIELD(INT7_SET, 3, 3),\n\t    [F_IBATM_TH_RES] = REG_FIELD(INT7_SET, 2, 2),\n\t    [F_IBATP_TH_DET] = REG_FIELD(INT7_SET, 1, 1),\n\t    [F_IBATP_TH_RES] = REG_FIELD(INT7_SET, 0, 0),\n\t    [F_INT7_STATUS] = REG_FIELD(INT7_STATUS, 0, 15),\n\t    [F_INT6_STATUS] = REG_FIELD(INT6_STATUS, 0, 13),\n\t    [F_INT5_STATUS] = REG_FIELD(INT5_STATUS, 0, 13),\n\t    [F_INT4_STATUS] = REG_FIELD(INT4_STATUS, 0, 9),\n\t    [F_INT3_STATUS] = REG_FIELD(INT3_STATUS, 0, 15),\n\t    [F_INT2_STATUS] = REG_FIELD(INT2_STATUS, 0, 15),\n\t    [F_INT1_STATUS] = REG_FIELD(INT1_STATUS, 0, 15),\n\t    [F_INT0_STATUS] = REG_FIELD(INT0_STATUS, 0, 7),\n\t    [F_ILIM_DECREASE] = REG_FIELD(OTPREG0, 0, 15),\n\t    [F_RESERVE_OTPREG1] = REG_FIELD(OTPREG1, 0, 15),\n\t    [F_POWER_SAVE_MODE] = REG_FIELD(SMBREG, 0, 15),\n\t    [F_DEBUG_MODE_SET] = REG_FIELD(DEBUG_MODE_SET, 0, 15),\n\t    [F_DEBUG0x14] = REG_FIELD(DEBUG0x14, 0, 15),\n\t    [F_DEBUG0x1A] = REG_FIELD(DEBUG0x1A, 0, 15),\n};\n\n \n#define CHGSTM_SUSPEND 0x00\n#define CHGSTM_TRICKLE_CHARGE 0x01\n#define CHGSTM_PRE_CHARGE 0x02\n#define CHGSTM_FAST_CHARGE 0x03\n#define CHGSTM_TOP_OFF 0x04\n#define CHGSTM_DONE 0x05\n#define CHGSTM_OTG 0x08\n#define CHGSTM_OTG_DONE 0x09\n#define CHGSTM_TEMPERATURE_ERROR_1 0x10\n#define CHGSTM_TEMPERATURE_ERROR_2 0x11\n#define CHGSTM_TEMPERATURE_ERROR_3 0x12\n#define CHGSTM_TEMPERATURE_ERROR_4 0x13\n#define CHGSTM_TEMPERATURE_ERROR_5 0x14\n#define CHGSTM_TEMPERATURE_ERROR_6 0x15\n#define CHGSTM_TEMPERATURE_ERROR_7 0x18\n#define CHGSTM_THERMAL_SHUT_DOWN_1 0x20\n#define CHGSTM_THERMAL_SHUT_DOWN_2 0x21\n#define CHGSTM_THERMAL_SHUT_DOWN_3 0x22\n#define CHGSTM_THERMAL_SHUT_DOWN_4 0x23\n#define CHGSTM_THERMAL_SHUT_DOWN_5 0x24\n#define CHGSTM_THERMAL_SHUT_DOWN_6 0x25\n#define CHGSTM_THERMAL_SHUT_DOWN_7 0x28\n#define CHGSTM_BATTERY_ERROR 0x40\n\n \n#define STATUS_VSYS_OV BIT(15)\n#define STATUS_VSYS_SSD BIT(14)\n#define STATUS_VSYS_SCP BIT(13)\n#define STATUS_VSYS_UVN BIT(12)\n#define STATUS_IBAT_SHORT BIT(6)\n#define STATUS_VBAT_OV BIT(3)\n#define STATUS_DEAD_BAT BIT(0)\n\n \n#define STATUS_VACP_DET BIT(12)\n#define STATUS_VCC_OVP BIT(11)\n#define STATUS_ILIM_VCC_MOD BIT(10)\n#define STATUS_VCC_CLPS BIT(9)\n#define STATUS_VCC_DET BIT(8)\n#define STATUS_VBUS_OVP BIT(3)\n#define STATUS_ILIM_VBUS_MOD BIT(2)\n#define STATUS_VBUS_CLPS BIT(1)\n#define STATUS_VBUS_DET BIT(0)\n\n \n\n \n#define INT0_INT7_STATUS BIT(7)\n#define INT0_INT6_STATUS BIT(6)\n#define INT0_INT5_STATUS BIT(5)\n#define INT0_INT4_STATUS BIT(4)\n#define INT0_INT3_STATUS BIT(3)\n#define INT0_INT2_STATUS BIT(2)\n#define INT0_INT1_STATUS BIT(1)\n#define INT0_INT0_STATUS BIT(0)\n#define INT0_ALL 0xff\n\n \n#define VBUS_RBUV_DET BIT(15)\n#define VBUS_RBUV_RES BIT(14)\n#define VBUS_TH_DET BIT(9)\n#define VBUS_TH_RES BIT(8)\n#define VBUS_IIN_MOD BIT(6)\n#define VBUS_OV_DET BIT(5)\n#define VBUS_OV_RES BIT(4)\n#define VBUS_CLPS_DET BIT(3)\n#define VBUS_CLPS BIT(2)\n#define VBUS_DET BIT(1)\n#define VBUS_RES BIT(0)\n#define INT1_ALL (VBUS_RBUV_DET|\\\n\t\t VBUS_RBUV_RES|\\\n\t\t VBUS_TH_DET |\\\n\t\t VBUS_TH_RES |\\\n\t\t VBUS_IIN_MOD|\\\n\t\t VBUS_OV_DET |\\\n\t\t VBUS_OV_RES |\\\n\t\t VBUS_CLPS_DET |\\\n\t\t VBUS_CLPS |\\\n\t\t VBUS_DET |\\\n\t\t VBUS_RES)\n\n \n#define VCC_RBUV_DET BIT(15)\n#define VCC_RBUV_RES BIT(14)\n#define VCC_TH_DET BIT(9)\n#define VCC_TH_RES BIT(8)\n#define VCC_IIN_MOD BIT(6)\n#define VCC_OVP_DET BIT(5)\n#define VCC_OVP_RES BIT(4)\n#define VCC_CLPS_DET BIT(3)\n#define VCC_CLPS_RES BIT(2)\n#define VCC_DET BIT(1)\n#define VCC_RES BIT(0)\n#define INT2_ALL (VCC_RBUV_DET |\\\n\t\t VCC_RBUV_RES |\\\n\t\t VCC_TH_DET |\\\n\t\t VCC_TH_RES |\\\n\t\t VCC_IIN_MOD |\\\n\t\t VCC_OVP_DET |\\\n\t\t VCC_OVP_RES |\\\n\t\t VCC_CLPS_DET |\\\n\t\t VCC_CLPS_RES |\\\n\t\t VCC_DET |\\\n\t\t VCC_RES)\n \n#define TH_DET BIT(15)\n#define TH_RMV BIT(14)\n#define TMP_OUT_DET BIT(11)\n#define TMP_OUT_RES BIT(10)\n#define VBAT_TH_DET BIT(9)\n#define VBAT_TH_RES BIT(8)\n#define IBAT_SHORT_DET BIT(7)\n#define IBAT_SHORT_RES BIT(6)\n#define VBAT_OV_DET BIT(5)\n#define VBAT_OV_RES BIT(4)\n#define BAT_ASSIST_DET BIT(3)\n#define BAT_ASSIST_RES BIT(2)\n#define INT3_ALL (TH_DET |\\\n\t\t TH_RMV |\\\n\t\t TMP_OUT_DET |\\\n\t\t TMP_OUT_RES |\\\n\t\t VBAT_TH_DET |\\\n\t\t VBAT_TH_RES |\\\n\t\t IBAT_SHORT_DET |\\\n\t\t IBAT_SHORT_RES |\\\n\t\t VBAT_OV_DET |\\\n\t\t VBAT_OV_RES |\\\n\t\t BAT_ASSIST_DET |\\\n\t\t BAT_ASSIST_RES)\n\n \n#define VSYS_TH_DET BIT(9)\n#define VSYS_TH_RES BIT(8)\n#define VSYS_OV_DET BIT(5)\n#define VSYS_OV_RES BIT(4)\n#define VSYS_SHT_DET BIT(3)\n#define VSYS_SHT_RES BIT(2)\n#define VSYS_UV_DET BIT(1)\n#define VSYS_UV_RES BIT(0)\n#define INT4_ALL (VSYS_TH_DET |\\\n\t\t VSYS_TH_RES |\\\n\t\t VSYS_OV_DET |\\\n\t\t VSYS_OV_RES |\\\n\t\t VSYS_SHT_DET |\\\n\t\t VSYS_SHT_RES |\\\n\t\t VSYS_UV_DET |\\\n\t\t VSYS_UV_RES)\n\n \n#define OTP_LOAD_DONE BIT(13)\n#define PWR_ON BIT(12)\n#define EXTIADP_TRNS BIT(11)\n#define EXTIADP_TH_DET BIT(9)\n#define EXIADP_TH_RES BIT(8)\n#define BAT_MNT_DET BIT(7)\n#define BAT_MNT_RES BIT(6)\n#define TSD_DET BIT(5)\n#define TSD_RES BIT(4)\n#define CHGWDT_EXP BIT(3)\n#define THERMWDT_EXP BIT(2)\n#define TMP_TRNS BIT(1)\n#define CHG_TRNS BIT(0)\n#define INT5_ALL (OTP_LOAD_DONE |\\\n\t\t PWR_ON |\\\n\t\t EXTIADP_TRNS |\\\n\t\t EXTIADP_TH_DET |\\\n\t\t EXIADP_TH_RES |\\\n\t\t BAT_MNT_DET |\\\n\t\t BAT_MNT_RES |\\\n\t\t TSD_DET |\\\n\t\t TSD_RES |\\\n\t\t CHGWDT_EXP |\\\n\t\t THERMWDT_EXP |\\\n\t\t TMP_TRNS |\\\n\t\t CHG_TRNS)\n\n \n#define VBUS_UCD_PORT_DET BIT(13)\n#define VBUS_UCD_UCHG_DET BIT(12)\n#define VBUS_UCD_URID_RMV BIT(11)\n#define VBUS_UCD_OTG_DET BIT(10)\n#define VBUS_UCD_URID_MOD BIT(8)\n#define VCC_UCD_PORT_DET BIT(5)\n#define VCC_UCD_UCHG_DET BIT(4)\n#define VCC_UCD_URID_RMV BIT(3)\n#define VCC_UCD_OTG_DET BIT(2)\n#define VCC_UCD_URID_MOD BIT(0)\n#define INT6_ALL (VBUS_UCD_PORT_DET |\\\n\t\t VBUS_UCD_UCHG_DET |\\\n\t\t VBUS_UCD_URID_RMV |\\\n\t\t VBUS_UCD_OTG_DET |\\\n\t\t VBUS_UCD_URID_MOD |\\\n\t\t VCC_UCD_PORT_DET |\\\n\t\t VCC_UCD_UCHG_DET |\\\n\t\t VCC_UCD_URID_RMV |\\\n\t\t VCC_UCD_OTG_DET |\\\n\t\t VCC_UCD_URID_MOD)\n\n \n#define PROCHOT_DET BIT(15)\n#define PROCHOT_RES BIT(14)\n#define VACP_DET BIT(11)\n#define VACP_RES BIT(10)\n#define VACP_TH_DET BIT(9)\n#define VACP_TH_RES BIT(8)\n#define IACP_TH_DET BIT(7)\n#define IACP_THE_RES BIT(6)\n#define THERM_TH_DET BIT(5)\n#define THERM_TH_RES BIT(4)\n#define IBATM_TH_DET BIT(3)\n#define IBATM_TH_RES BIT(2)\n#define IBATP_TH_DET BIT(1)\n#define IBATP_TH_RES BIT(0)\n#define INT7_ALL (PROCHOT_DET |\\\n\t\t PROCHOT_RES |\\\n\t\t VACP_DET |\\\n\t\t VACP_RES |\\\n\t\t VACP_TH_DET |\\\n\t\t VACP_TH_RES |\\\n\t\t IACP_TH_DET |\\\n\t\t IACP_THE_RES |\\\n\t\t THERM_TH_DET |\\\n\t\t THERM_TH_RES |\\\n\t\t IBATM_TH_DET |\\\n\t\t IBATM_TH_RES |\\\n\t\t IBATP_TH_DET |\\\n\t\t IBATP_TH_RES)\n\n \n#define MONRST BIT(6)\n#define ALMRST BIT(5)\n#define CHGRST BIT(4)\n#define OTPLD  BIT(1)\n#define ALLRST BIT(0)\n\n \n#define ROOM\t\t0x0\n#define HOT1\t\t0x1\n#define HOT2\t\t0x2\n#define HOT3\t\t0x3\n#define COLD1\t\t0x4\n#define COLD2\t\t0x5\n#define TEMP_DIS\t0x6\n#define BATT_OPEN\t0x7\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}