

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Tue Apr 23 13:38:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop  |        ?|        ?|    3 ~ 69|          -|          -|     ?|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1231|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   99|    6263|   3136|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1100|    -|
|Register         |        -|    -|    5033|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   99|   11296|   5467|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   45|      10|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+------+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |control_s_axi_U         |control_s_axi       |        0|   0|  100|   168|    0|
    |gmem_m_axi_U            |gmem_m_axi          |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U1   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U2   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U3   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U4   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U5   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U6   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U21  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U22  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U23  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U24  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U25  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U26  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U27  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U28  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U29  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U30  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U31  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U32  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U33  |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+
    |Total                   |                    |        0|  99| 6263|  3136|    0|
    +------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_2_fu_1390_p2            |         +|   0|  0|  32|          32|          32|
    |add_ln61_10_fu_1028_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_11_fu_996_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln61_12_fu_1032_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_13_fu_1124_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_14_fu_1386_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_15_fu_1368_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_16_fu_1364_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln61_17_fu_1372_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_18_fu_1346_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_19_fu_1314_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln61_1_fu_869_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln61_20_fu_1350_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_21_fu_1377_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_22_fu_1270_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln61_23_fu_1238_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln61_24_fu_1274_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_25_fu_1199_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_26_fu_1162_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_27_fu_1166_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_28_fu_1203_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_29_fu_1279_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_2_fu_946_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln61_30_fu_1381_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln61_3_fu_937_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln61_4_fu_914_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln61_5_fu_941_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln61_6_fu_950_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln61_7_fu_1115_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln61_8_fu_1067_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln61_9_fu_1119_p2              |         +|   0|  0|  32|          32|          32|
    |add_ln61_fu_865_p2                 |         +|   0|  0|  39|          32|          32|
    |empty_fu_706_p2                    |         +|   0|  0|  71|          64|           3|
    |ap_block_state114_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state46                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_1464_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln46_fu_1450_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state114                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state122                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op510_write_state114  |        or|   0|  0|   2|           1|           1|
    |select_ln17_1_fu_1456_p3           |    select|   0|  0|  13|           1|          13|
    |select_ln17_fu_1469_p3             |    select|   0|  0|   5|           1|           5|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1231|        1160|        1083|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  637|        123|    1|        123|
    |ap_phi_mux_tmp_data_V_34_phi_fu_613_p6  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_543_p6   |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_557_p6     |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_599_p6   |    9|          2|    4|          8|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_585_p6   |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_571_p6   |    9|          2|    1|          2|
    |gmem_WDATA                              |  147|         33|   32|       1056|
    |gmem_blk_n_AR                           |    9|          2|    1|          2|
    |gmem_blk_n_AW                           |    9|          2|    1|          2|
    |gmem_blk_n_B                            |    9|          2|    1|          2|
    |gmem_blk_n_R                            |    9|          2|    1|          2|
    |gmem_blk_n_W                            |    9|          2|    1|          2|
    |input_r_TDATA_blk_n                     |    9|          2|    1|          2|
    |output_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice             |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice             |   14|          3|    1|          3|
    |output_r_TID_int_regslice               |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice             |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice             |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice             |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice             |   14|          3|    1|          3|
    |state_1_reg_635                         |    9|          2|   32|         64|
    |state_3239_reg_647                      |   20|          4|   32|        128|
    |state_fu_208                            |    9|          2|   32|         64|
    |tmp_data_V_34_reg_609                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_539                    |    9|          2|    1|          2|
    |tmp_id_V_1_reg_553                      |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_595                    |    9|          2|    4|          8|
    |tmp_last_V_1_reg_623                    |    9|          2|    1|          2|
    |tmp_strb_V_1_reg_581                    |    9|          2|    4|          8|
    |tmp_user_V_1_reg_567                    |    9|          2|    1|          2|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 1100|        225|  267|       1755|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |accumulate_reg_2083                |   32|   0|   32|          0|
    |add_ln61_11_reg_1819               |   32|   0|   32|          0|
    |add_ln61_12_reg_1851               |   32|   0|   32|          0|
    |add_ln61_13_reg_1909               |   32|   0|   32|          0|
    |add_ln61_16_reg_2093               |   32|   0|   32|          0|
    |add_ln61_17_reg_2098               |   32|   0|   32|          0|
    |add_ln61_19_reg_2047               |   32|   0|   32|          0|
    |add_ln61_1_reg_1736                |   32|   0|   32|          0|
    |add_ln61_20_reg_2073               |   32|   0|   32|          0|
    |add_ln61_23_reg_1989               |   32|   0|   32|          0|
    |add_ln61_27_reg_1941               |   32|   0|   32|          0|
    |add_ln61_28_reg_1968               |   32|   0|   32|          0|
    |add_ln61_29_reg_2021               |   32|   0|   32|          0|
    |add_ln61_30_reg_2103               |   32|   0|   32|          0|
    |add_ln61_4_reg_1762                |   32|   0|   32|          0|
    |add_ln61_5_reg_1788                |   32|   0|   32|          0|
    |add_ln61_6_reg_1798                |   32|   0|   32|          0|
    |add_ln61_8_reg_1872                |   32|   0|   32|          0|
    |add_ln61_reg_1731                  |   32|   0|   32|          0|
    |ap_CS_fsm                          |  122|   0|  122|          0|
    |gmem_addr_1_read_5_reg_1666        |   32|   0|   32|          0|
    |gmem_addr_1_read_6_reg_1671        |   32|   0|   32|          0|
    |gmem_addr_1_read_reg_1661          |   32|   0|   32|          0|
    |gmem_addr_1_reg_1567               |   64|   0|   64|          0|
    |gmem_addr_reg_1530                 |   64|   0|   64|          0|
    |icmp_ln31_reg_2271                 |    1|   0|    1|          0|
    |mul_ln58_10_reg_1952               |   32|   0|   32|          0|
    |mul_ln58_11_reg_1936               |   32|   0|   32|          0|
    |mul_ln58_12_reg_1920               |   32|   0|   32|          0|
    |mul_ln58_13_reg_1899               |   32|   0|   32|          0|
    |mul_ln58_14_reg_1883               |   32|   0|   32|          0|
    |mul_ln58_15_reg_1888               |   32|   0|   32|          0|
    |mul_ln58_16_reg_1856               |   32|   0|   32|          0|
    |mul_ln58_17_reg_1846               |   32|   0|   32|          0|
    |mul_ln58_18_reg_1830               |   32|   0|   32|          0|
    |mul_ln58_19_reg_1835               |   32|   0|   32|          0|
    |mul_ln58_1_reg_2068                |   32|   0|   32|          0|
    |mul_ln58_20_reg_1793               |   32|   0|   32|          0|
    |mul_ln58_21_reg_1783               |   32|   0|   32|          0|
    |mul_ln58_22_reg_1773               |   32|   0|   32|          0|
    |mul_ln58_23_reg_1778               |   32|   0|   32|          0|
    |mul_ln58_24_reg_1741               |   32|   0|   32|          0|
    |mul_ln58_25_reg_1726               |   32|   0|   32|          0|
    |mul_ln58_26_reg_1706               |   32|   0|   32|          0|
    |mul_ln58_27_reg_1711               |   32|   0|   32|          0|
    |mul_ln58_28_reg_1716               |   32|   0|   32|          0|
    |mul_ln58_29_reg_1721               |   32|   0|   32|          0|
    |mul_ln58_2_reg_2058                |   32|   0|   32|          0|
    |mul_ln58_30_reg_1925               |   32|   0|   32|          0|
    |mul_ln58_3_reg_2042                |   32|   0|   32|          0|
    |mul_ln58_4_reg_2026                |   32|   0|   32|          0|
    |mul_ln58_5_reg_2016                |   32|   0|   32|          0|
    |mul_ln58_6_reg_2000                |   32|   0|   32|          0|
    |mul_ln58_7_reg_2005                |   32|   0|   32|          0|
    |mul_ln58_8_reg_1973                |   32|   0|   32|          0|
    |mul_ln58_9_reg_1963                |   32|   0|   32|          0|
    |mul_ln58_reg_2078                  |   32|   0|   32|          0|
    |mul_ln61_reg_2088                  |   32|   0|   32|          0|
    |reg_690                            |   32|   0|   32|          0|
    |reg_694                            |   32|   0|   32|          0|
    |reg_698                            |   32|   0|   32|          0|
    |reg_702                            |   32|   0|   32|          0|
    |signal_shift_reg_0                 |   32|   0|   32|          0|
    |signal_shift_reg_1                 |   32|   0|   32|          0|
    |signal_shift_reg_10                |   32|   0|   32|          0|
    |signal_shift_reg_10_load_reg_1767  |   32|   0|   32|          0|
    |signal_shift_reg_11                |   32|   0|   32|          0|
    |signal_shift_reg_12                |   32|   0|   32|          0|
    |signal_shift_reg_13                |   32|   0|   32|          0|
    |signal_shift_reg_13_load_reg_1803  |   32|   0|   32|          0|
    |signal_shift_reg_14                |   32|   0|   32|          0|
    |signal_shift_reg_14_load_reg_1824  |   32|   0|   32|          0|
    |signal_shift_reg_15                |   32|   0|   32|          0|
    |signal_shift_reg_15_load_reg_1840  |   32|   0|   32|          0|
    |signal_shift_reg_16                |   32|   0|   32|          0|
    |signal_shift_reg_17                |   32|   0|   32|          0|
    |signal_shift_reg_17_load_reg_1861  |   32|   0|   32|          0|
    |signal_shift_reg_18                |   32|   0|   32|          0|
    |signal_shift_reg_18_load_reg_1877  |   32|   0|   32|          0|
    |signal_shift_reg_19                |   32|   0|   32|          0|
    |signal_shift_reg_19_load_reg_1893  |   32|   0|   32|          0|
    |signal_shift_reg_2                 |   32|   0|   32|          0|
    |signal_shift_reg_20                |   32|   0|   32|          0|
    |signal_shift_reg_20_load_reg_1914  |   32|   0|   32|          0|
    |signal_shift_reg_21                |   32|   0|   32|          0|
    |signal_shift_reg_21_load_reg_1930  |   32|   0|   32|          0|
    |signal_shift_reg_22                |   32|   0|   32|          0|
    |signal_shift_reg_22_load_reg_1946  |   32|   0|   32|          0|
    |signal_shift_reg_23                |   32|   0|   32|          0|
    |signal_shift_reg_23_load_reg_1957  |   32|   0|   32|          0|
    |signal_shift_reg_24                |   32|   0|   32|          0|
    |signal_shift_reg_25                |   32|   0|   32|          0|
    |signal_shift_reg_25_load_reg_1978  |   32|   0|   32|          0|
    |signal_shift_reg_26                |   32|   0|   32|          0|
    |signal_shift_reg_26_load_reg_1994  |   32|   0|   32|          0|
    |signal_shift_reg_27                |   32|   0|   32|          0|
    |signal_shift_reg_27_load_reg_2010  |   32|   0|   32|          0|
    |signal_shift_reg_28                |   32|   0|   32|          0|
    |signal_shift_reg_29                |   32|   0|   32|          0|
    |signal_shift_reg_29_load_reg_2031  |   32|   0|   32|          0|
    |signal_shift_reg_3                 |   32|   0|   32|          0|
    |signal_shift_reg_30                |   32|   0|   32|          0|
    |signal_shift_reg_30_load_reg_2052  |   32|   0|   32|          0|
    |signal_shift_reg_31                |   32|   0|   32|          0|
    |signal_shift_reg_31_load_reg_2063  |   32|   0|   32|          0|
    |signal_shift_reg_4                 |   32|   0|   32|          0|
    |signal_shift_reg_5                 |   32|   0|   32|          0|
    |signal_shift_reg_5_load_reg_1676   |   32|   0|   32|          0|
    |signal_shift_reg_6                 |   32|   0|   32|          0|
    |signal_shift_reg_6_load_reg_1700   |   32|   0|   32|          0|
    |signal_shift_reg_7                 |   32|   0|   32|          0|
    |signal_shift_reg_8                 |   32|   0|   32|          0|
    |signal_shift_reg_9                 |   32|   0|   32|          0|
    |signal_shift_reg_9_load_reg_1746   |   32|   0|   32|          0|
    |state_1_reg_635                    |   32|   0|   32|          0|
    |state_2_reg_1609                   |   32|   0|   32|          0|
    |state_3239_reg_647                 |   32|   0|   32|          0|
    |state_fu_208                       |   32|   0|   32|          0|
    |tmp_data_V_10_reg_2158             |   32|   0|   32|          0|
    |tmp_data_V_11_reg_2163             |   32|   0|   32|          0|
    |tmp_data_V_12_reg_2168             |   32|   0|   32|          0|
    |tmp_data_V_13_reg_2173             |   32|   0|   32|          0|
    |tmp_data_V_14_reg_2178             |   32|   0|   32|          0|
    |tmp_data_V_15_reg_2183             |   32|   0|   32|          0|
    |tmp_data_V_16_reg_2188             |   32|   0|   32|          0|
    |tmp_data_V_17_reg_2193             |   32|   0|   32|          0|
    |tmp_data_V_18_reg_2198             |   32|   0|   32|          0|
    |tmp_data_V_19_reg_2203             |   32|   0|   32|          0|
    |tmp_data_V_1_reg_2113              |   32|   0|   32|          0|
    |tmp_data_V_20_reg_2208             |   32|   0|   32|          0|
    |tmp_data_V_21_reg_2213             |   32|   0|   32|          0|
    |tmp_data_V_22_reg_2218             |   32|   0|   32|          0|
    |tmp_data_V_23_reg_2223             |   32|   0|   32|          0|
    |tmp_data_V_24_reg_2228             |   32|   0|   32|          0|
    |tmp_data_V_25_reg_2233             |   32|   0|   32|          0|
    |tmp_data_V_26_reg_2238             |   32|   0|   32|          0|
    |tmp_data_V_27_reg_2243             |   32|   0|   32|          0|
    |tmp_data_V_28_reg_2248             |   32|   0|   32|          0|
    |tmp_data_V_29_reg_2253             |   32|   0|   32|          0|
    |tmp_data_V_2_reg_2118              |   32|   0|   32|          0|
    |tmp_data_V_30_reg_2258             |   32|   0|   32|          0|
    |tmp_data_V_34_reg_609              |   32|   0|   32|          0|
    |tmp_data_V_3_reg_2123              |   32|   0|   32|          0|
    |tmp_data_V_4_reg_2128              |   32|   0|   32|          0|
    |tmp_data_V_5_reg_2133              |   32|   0|   32|          0|
    |tmp_data_V_6_reg_2138              |   32|   0|   32|          0|
    |tmp_data_V_7_reg_2143              |   32|   0|   32|          0|
    |tmp_data_V_8_reg_2148              |   32|   0|   32|          0|
    |tmp_data_V_9_reg_2153              |   32|   0|   32|          0|
    |tmp_data_V_reg_1613                |   32|   0|   32|          0|
    |tmp_dest_V_1_reg_539               |    1|   0|    1|          0|
    |tmp_dest_V_reg_1654                |    1|   0|    1|          0|
    |tmp_id_V_1_reg_553                 |    1|   0|    1|          0|
    |tmp_id_V_reg_1647                  |    1|   0|    1|          0|
    |tmp_keep_V_1_reg_595               |    4|   0|    4|          0|
    |tmp_keep_V_reg_1621                |    4|   0|    4|          0|
    |tmp_last_V_1_reg_623               |    1|   0|    1|          0|
    |tmp_last_V_reg_1642                |    1|   0|    1|          0|
    |tmp_out_data_V_1_reg_1573          |   32|   0|   32|          0|
    |tmp_out_data_V_fu_184              |   32|   0|   32|          0|
    |tmp_out_dest_V_1_reg_1603          |    1|   0|    1|          0|
    |tmp_out_dest_V_fu_204              |    1|   0|    1|          0|
    |tmp_out_id_V_1_reg_1597            |    1|   0|    1|          0|
    |tmp_out_id_V_fu_200                |    1|   0|    1|          0|
    |tmp_out_keep_V_1_reg_1579          |    4|   0|    4|          0|
    |tmp_out_keep_V_fu_188              |    4|   0|    4|          0|
    |tmp_out_strb_V_1_reg_1585          |    4|   0|    4|          0|
    |tmp_out_strb_V_fu_192              |    4|   0|    4|          0|
    |tmp_out_user_V_1_reg_1591          |    1|   0|    1|          0|
    |tmp_out_user_V_fu_196              |    1|   0|    1|          0|
    |tmp_strb_V_1_reg_581               |    4|   0|    4|          0|
    |tmp_strb_V_reg_1628                |    4|   0|    4|          0|
    |tmp_user_V_1_reg_567               |    1|   0|    1|          0|
    |tmp_user_V_reg_1635                |    1|   0|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 5033|   0| 5033|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

