<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="RISCV_CPU_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="RISCV_CPU_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="229.930 ns"></ZoomStartTime>
      <ZoomEndTime time="754.331 ns"></ZoomEndTime>
      <Cursor1Time time="680.212 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="44" />
   <wvobject fp_name="/RISCV_CPU_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ledSel" type="array">
      <obj_property name="ElementShortName">ledSel[1:0]</obj_property>
      <obj_property name="ObjectShortName">ledSel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ssdSel" type="array">
      <obj_property name="ElementShortName">ssdSel[3:0]</obj_property>
      <obj_property name="ObjectShortName">ssdSel[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/leds" type="array">
      <obj_property name="ElementShortName">leds[15:0]</obj_property>
      <obj_property name="ObjectShortName">leds[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ssd" type="array">
      <obj_property name="ElementShortName">ssd[12:0]</obj_property>
      <obj_property name="ObjectShortName">ssd[12:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/period" type="array">
      <obj_property name="ElementShortName">period[31:0]</obj_property>
      <obj_property name="ObjectShortName">period[31:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider28">
      <obj_property name="label">PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCWrite" type="logic">
      <obj_property name="ElementShortName">PCWrite</obj_property>
      <obj_property name="ObjectShortName">PCWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCOutput" type="array">
      <obj_property name="ElementShortName">PCOutput[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCOutput[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Pc4Out" type="array">
      <obj_property name="ElementShortName">Pc4Out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Pc4Out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCInput" type="array">
      <obj_property name="ElementShortName">PCInput[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCInput[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCMuxSecondSourceMuxSelector" type="logic">
      <obj_property name="ElementShortName">PCMuxSecondSourceMuxSelector</obj_property>
      <obj_property name="ObjectShortName">PCMuxSecondSourceMuxSelector</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider30">
      <obj_property name="label">InstMem</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/InstructionMemory_inst/mem" type="array">
      <obj_property name="ElementShortName">mem[23:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">mem[23:0][7:0]</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider32">
      <obj_property name="label">Control Unit</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/ALUSelection" type="array">
      <obj_property name="ElementShortName">ALUSelection[3:0]</obj_property>
      <obj_property name="ObjectShortName">ALUSelection[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Zflag" type="logic">
      <obj_property name="ElementShortName">Zflag</obj_property>
      <obj_property name="ObjectShortName">Zflag</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCWrite" type="logic">
      <obj_property name="ElementShortName">PCWrite</obj_property>
      <obj_property name="ObjectShortName">PCWrite</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider116">
      <obj_property name="label">RF</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Rs1Read" type="array">
      <obj_property name="ElementShortName">Rs1Read[31:0]</obj_property>
      <obj_property name="ObjectShortName">Rs1Read[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Rs2Read" type="array">
      <obj_property name="ElementShortName">Rs2Read[31:0]</obj_property>
      <obj_property name="ObjectShortName">Rs2Read[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/FinalRegFileData" type="array">
      <obj_property name="ElementShortName">FinalRegFileData[31:0]</obj_property>
      <obj_property name="ObjectShortName">FinalRegFileData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file" type="array">
      <obj_property name="ElementShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="ObjectShortName">reg_file[31:0][31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[31]" type="array">
         <obj_property name="ElementShortName">[31][31:0]</obj_property>
         <obj_property name="ObjectShortName">[31][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[30]" type="array">
         <obj_property name="ElementShortName">[30][31:0]</obj_property>
         <obj_property name="ObjectShortName">[30][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[29]" type="array">
         <obj_property name="ElementShortName">[29][31:0]</obj_property>
         <obj_property name="ObjectShortName">[29][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[28]" type="array">
         <obj_property name="ElementShortName">[28][31:0]</obj_property>
         <obj_property name="ObjectShortName">[28][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[27]" type="array">
         <obj_property name="ElementShortName">[27][31:0]</obj_property>
         <obj_property name="ObjectShortName">[27][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[26]" type="array">
         <obj_property name="ElementShortName">[26][31:0]</obj_property>
         <obj_property name="ObjectShortName">[26][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[25]" type="array">
         <obj_property name="ElementShortName">[25][31:0]</obj_property>
         <obj_property name="ObjectShortName">[25][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[24]" type="array">
         <obj_property name="ElementShortName">[24][31:0]</obj_property>
         <obj_property name="ObjectShortName">[24][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[23]" type="array">
         <obj_property name="ElementShortName">[23][31:0]</obj_property>
         <obj_property name="ObjectShortName">[23][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[22]" type="array">
         <obj_property name="ElementShortName">[22][31:0]</obj_property>
         <obj_property name="ObjectShortName">[22][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[21]" type="array">
         <obj_property name="ElementShortName">[21][31:0]</obj_property>
         <obj_property name="ObjectShortName">[21][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[20]" type="array">
         <obj_property name="ElementShortName">[20][31:0]</obj_property>
         <obj_property name="ObjectShortName">[20][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[19]" type="array">
         <obj_property name="ElementShortName">[19][31:0]</obj_property>
         <obj_property name="ObjectShortName">[19][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[18]" type="array">
         <obj_property name="ElementShortName">[18][31:0]</obj_property>
         <obj_property name="ObjectShortName">[18][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[17]" type="array">
         <obj_property name="ElementShortName">[17][31:0]</obj_property>
         <obj_property name="ObjectShortName">[17][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[16]" type="array">
         <obj_property name="ElementShortName">[16][31:0]</obj_property>
         <obj_property name="ObjectShortName">[16][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[15]" type="array">
         <obj_property name="ElementShortName">[15][31:0]</obj_property>
         <obj_property name="ObjectShortName">[15][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[14]" type="array">
         <obj_property name="ElementShortName">[14][31:0]</obj_property>
         <obj_property name="ObjectShortName">[14][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[13]" type="array">
         <obj_property name="ElementShortName">[13][31:0]</obj_property>
         <obj_property name="ObjectShortName">[13][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[12]" type="array">
         <obj_property name="ElementShortName">[12][31:0]</obj_property>
         <obj_property name="ObjectShortName">[12][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[11]" type="array">
         <obj_property name="ElementShortName">[11][31:0]</obj_property>
         <obj_property name="ObjectShortName">[11][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[10]" type="array">
         <obj_property name="ElementShortName">[10][31:0]</obj_property>
         <obj_property name="ObjectShortName">[10][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[9]" type="array">
         <obj_property name="ElementShortName">[9][31:0]</obj_property>
         <obj_property name="ObjectShortName">[9][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[8]" type="array">
         <obj_property name="ElementShortName">[8][31:0]</obj_property>
         <obj_property name="ObjectShortName">[8][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[7]" type="array">
         <obj_property name="ElementShortName">[7][31:0]</obj_property>
         <obj_property name="ObjectShortName">[7][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[6]" type="array">
         <obj_property name="ElementShortName">[6][31:0]</obj_property>
         <obj_property name="ObjectShortName">[6][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[5]" type="array">
         <obj_property name="ElementShortName">[5][31:0]</obj_property>
         <obj_property name="ObjectShortName">[5][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[4]" type="array">
         <obj_property name="ElementShortName">[4][31:0]</obj_property>
         <obj_property name="ObjectShortName">[4][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[3]" type="array">
         <obj_property name="ElementShortName">[3][31:0]</obj_property>
         <obj_property name="ObjectShortName">[3][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[2]" type="array">
         <obj_property name="ElementShortName">[2][31:0]</obj_property>
         <obj_property name="ObjectShortName">[2][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[1]" type="array">
         <obj_property name="ElementShortName">[1][31:0]</obj_property>
         <obj_property name="ObjectShortName">[1][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/RISCV_CPU_tb/ut/RegFile_inst/reg_file[0]" type="array">
         <obj_property name="ElementShortName">[0][31:0]</obj_property>
         <obj_property name="ObjectShortName">[0][31:0]</obj_property>
         <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider185">
      <obj_property name="label">RF Write Data Mux</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Pc4Out" type="array">
      <obj_property name="ElementShortName">Pc4Out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Pc4Out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/BranchTarget" type="array">
      <obj_property name="ElementShortName">BranchTarget[31:0]</obj_property>
      <obj_property name="ObjectShortName">BranchTarget[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/ImmGenOut" type="array">
      <obj_property name="ElementShortName">ImmGenOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">ImmGenOut[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/RegFileInputData" type="array">
      <obj_property name="ElementShortName">RegFileInputData[31:0]</obj_property>
      <obj_property name="ObjectShortName">RegFileInputData[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/rfWriteSelect" type="array">
      <obj_property name="ElementShortName">rfWriteSelect[1:0]</obj_property>
      <obj_property name="ObjectShortName">rfWriteSelect[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/FinalRegFileData" type="array">
      <obj_property name="ElementShortName">FinalRegFileData[31:0]</obj_property>
      <obj_property name="ObjectShortName">FinalRegFileData[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider236">
      <obj_property name="label">PC MUX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCSecondSource" type="array">
      <obj_property name="ElementShortName">PCSecondSource[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCSecondSource[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/Pc4Out" type="array">
      <obj_property name="ElementShortName">Pc4Out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Pc4Out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCMuxSelector" type="logic">
      <obj_property name="ElementShortName">PCMuxSelector</obj_property>
      <obj_property name="ObjectShortName">PCMuxSelector</obj_property>
   </wvobject>
   <wvobject fp_name="/RISCV_CPU_tb/ut/PCInput" type="array">
      <obj_property name="ElementShortName">PCInput[31:0]</obj_property>
      <obj_property name="ObjectShortName">PCInput[31:0]</obj_property>
   </wvobject>
</wave_config>
