<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c_ex___h_s_e___configuration" kind="group">
    <compoundname>RCCEx_HSE_Configuration</compoundname>
    <title>HSE Configuration</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c_ex___h_s_e___configuration_1gafc6bfe4fd172ea49871172fa137b60e0" prot="public" static="no">
        <name>__HAL_RCC_HSE_PREDIV_CONFIG</name>
        <param><defname>__HSE_PREDIV_VALUE__</defname></param>
        <initializer>                  MODIFY_REG(RCC-&gt;CFGR,<ref refid="group___peripheral___registers___bits___definition_1ga39cb6bd06fb93eed1e2fe9da0297810a" kindref="member">RCC_CFGR_PLLXTPRE</ref>, (uint32_t)(__HSE_PREDIV_VALUE__))</initializer>
        <briefdescription>
<para>Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>Predivision factor can not be changed if PLL is used as system clock In this case, you have to select another source of the system clock, disable the PLL and then change the HSE predivision factor. </para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;HSE_PREDIV_VALUE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the division value applied to HSE. This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV2. </para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h" line="1601" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h" bodystart="1601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c_ex___h_s_e___configuration_1ga33799456f6dcbcdb9e66374277083d4c" prot="public" static="no">
        <name>__HAL_RCC_HSE_GET_PREDIV</name>
        <param></param>
        <initializer>READ_BIT(RCC-&gt;CFGR, <ref refid="group___peripheral___registers___bits___definition_1ga39cb6bd06fb93eed1e2fe9da0297810a" kindref="member">RCC_CFGR_PLLXTPRE</ref>)</initializer>
        <briefdescription>
<para>Macro to get prediv1 factor for PLL. </para>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h" line="1617" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h" bodystart="1617" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
