// Seed: 2019929143
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  logic id_4;
  wire  id_5;
  wire  id_6;
endmodule
module module_2 #(
    parameter id_2 = 32'd14,
    parameter id_4 = 32'd87,
    parameter id_6 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  inout logic [7:0] id_1;
  logic [id_4 : 1 'h0] _id_6[id_4 : id_2  -  1];
  ;
  assign id_1[id_6] = 1;
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
