// Seed: 1301752639
module module_1 (
    id_1
);
  input wire id_1;
  tri1 id_2;
  assign id_3 = id_3 && id_3 || -1;
  assign id_2 = id_3;
  wor id_4;
  module_0 id_5;
  assign id_2 = 1;
  tri0 id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  integer id_11 (
      .id_0(-1),
      .id_1(id_4),
      .id_2(1),
      .id_3(id_10)
  );
  assign id_4 = (id_2.id_8);
  initial $display;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input wor id_2,
    input tri1 id_3,
    input tri id_4,
    input tri id_5
);
  localparam id_7 = -1;
  id_8 :
  assert property (@(posedge id_7[1'b0]) 1) id_1 <= 'b0;
  module_0 modCall_1 (id_8);
endmodule
