#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: E:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: YLJ
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Nov  2 15:21:56 2024
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports free_clk
Executing : get_ports free_clk successfully.
Executing : create_clock -name free_clk [get_ports free_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name free_clk [get_ports free_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Executing : get_ports i_p_refckp_0
C: Timing-4002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 3)] Port 'i_p_refckp_0' is not found in current design.
Executing : get_ports i_p_refckp_0 successfully.
Executing : create_clock -name i_p_refckp_0 [get_ports i_p_refckp_0] -period 8.000 -waveform {0.000 4.000}
E: CommandTiming-0057: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 3)] Nothing matched for 'source_list', command 'create_clock' is aborted.
E: ConstraintEditor-0046: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 3)] Failed to import constraint "create_clock -name i_p_refckp_0 [get_ports i_p_refckp_0] -period 8.000 -waveform {0.000 4.000}".
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 13)] | Port rstn has been placed at location U6, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 88)] | Port u2_mdc_o has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2009: p:u2_mdc_o is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_mdc_o is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 92)] | Port u2_mdio has been placed at location D17, whose type is share pin.
C: ConstraintEditor-2009: p:u2_mdio is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_mdio is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 96)] | Port u2_rstn_out has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2009: p:u2_rstn_out is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_rstn_out is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_mdc_o is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_mdc_o is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_mdio is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_mdio is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 108)] | Port u10_rstn_out has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2009: p:u10_rstn_out is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_rstn_out is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch0_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch0_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch0_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch0_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch0_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch0_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 124)] | Port u2_ch1_led[2] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2009: p:u2_ch1_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch1_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 128)] | Port u2_ch1_led[1] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2009: p:u2_ch1_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch1_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch1_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch1_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch2_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch2_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 140)] | Port u2_ch2_led[1] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2009: p:u2_ch2_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch2_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 144)] | Port u2_ch2_led[0] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2009: p:u2_ch2_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch2_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch3_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch3_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch3_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch3_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u2_ch3_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u2_ch3_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch0_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch0_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch0_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch0_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch0_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch0_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch1_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch1_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 176)] | Port u10_ch1_led[1] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2009: p:u10_ch1_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch1_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch1_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch1_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch2_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch2_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 188)] | Port u10_ch2_led[1] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2009: p:u10_ch2_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch2_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 192)] | Port u10_ch2_led[0] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2009: p:u10_ch2_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch2_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 196)] | Port u10_ch3_led[2] has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2009: p:u10_ch3_led[2] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch3_led[2] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2002: [C:/Users/14861/Desktop/FPGA_code/eth_test/source/top.fdc(line number: 200)] | Port u10_ch3_led[1] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2009: p:u10_ch3_led[1] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch3_led[1] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
C: ConstraintEditor-2009: p:u10_ch3_led[0] is lack of PAP_IO_DRIVE, OUTPUT or INOUT PORT had better set PAP_IO_DRIVE, the optional value is {8, 4, 12, 16, 24}.
C: ConstraintEditor-2009: p:u10_ch3_led[0] is lack of PAP_IO_SLEW, OUTPUT or INOUT PORT had better set PAP_IO_SLEW, the optional value is {SLOW, FAST}.
Constraint check end.

Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Sat Nov  2 15:22:00 2024
Action synthesize: Peak memory pool usage is 290 MB
