\hypertarget{struct_a_d_c___handle_type_def}{}\doxysection{ADC\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_a_d_c___handle_type_def}\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}


ADC handle Structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}{Instance}}
\item 
\mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}{Init}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___handle_type_def_ad70c0e4445eb7e46ab76a965c9933895}{Nbr\+Of\+Current\+Conversion\+Rank}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}{DMA\+\_\+\+Handle}}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}{State}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}\label{struct_a_d_c___handle_type_def_a26dce701f4dd78176b421b5d6ddee0ba}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!DMA\_Handle@{DMA\_Handle}}
\index{DMA\_Handle@{DMA\_Handle}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{DMA\_Handle}{DMA\_Handle}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ DMA\+\_\+\+Handle}

Pointer DMA Handler 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_a_d_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

ADC Error code 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}\label{struct_a_d_c___handle_type_def_a95dcd2e98a4cfc17b0939e9ca985113a}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}} Init}

ADC required parameters 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00199}{199}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}\label{struct_a_d_c___handle_type_def_abfce5509f2d1f9d3ef9012b7b7b528fa}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}$\ast$ Instance}

Register base address 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00197}{197}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_a_d_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32f7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

ADC locking object 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___handle_type_def_ad70c0e4445eb7e46ab76a965c9933895}\label{struct_a_d_c___handle_type_def_ad70c0e4445eb7e46ab76a965c9933895}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!NbrOfCurrentConversionRank@{NbrOfCurrentConversionRank}}
\index{NbrOfCurrentConversionRank@{NbrOfCurrentConversionRank}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{NbrOfCurrentConversionRank}{NbrOfCurrentConversionRank}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Nbr\+Of\+Current\+Conversion\+Rank}

ADC number of current conversion rank 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}\label{struct_a_d_c___handle_type_def_ae822ffccdec1899d5cfcbab448119810}} 
\index{ADC\_HandleTypeDef@{ADC\_HandleTypeDef}!State@{State}}
\index{State@{State}!ADC\_HandleTypeDef@{ADC\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t State}

ADC communication state 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__adc_8h}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
