
*** Running vivado
    with args -log centroid.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source centroid.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source centroid.tcl -notrace
Command: synth_design -top centroid -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1315.531 ; gain = 84.996 ; free physical = 4275 ; free virtual = 22177
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'centroid' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/new/centroid.v:23]
INFO: [Synth 8-638] synthesizing module 'accu' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/imports/new/accu.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/imports/new/register.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (1#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/imports/new/register.v:23]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (2#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/realtime/c_addsub_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'accu' (3#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/imports/new/accu.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_32_20_0' [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/realtime/divider_32_20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20_0' (4#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/realtime/divider_32_20_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'centroid' (5#1) [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/new/centroid.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.062 ; gain = 126.527 ; free physical = 4288 ; free virtual = 22191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.062 ; gain = 126.527 ; free physical = 4288 ; free virtual = 22191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp2/c_addsub_0_in_context.xdc] for cell 'm_01_acc/my_add'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp2/c_addsub_0_in_context.xdc] for cell 'm_01_acc/my_add'
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp2/c_addsub_0_in_context.xdc] for cell 'm_10_acc/my_add'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp2/c_addsub_0_in_context.xdc] for cell 'm_10_acc/my_add'
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp3/divider_32_20_0_in_context.xdc] for cell 'x_sc_div'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp3/divider_32_20_0_in_context.xdc] for cell 'x_sc_div'
Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp3/divider_32_20_0_in_context.xdc] for cell 'y_sc_div'
Finished Parsing XDC File [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/.Xil/Vivado-1932-debian/dcp3/divider_32_20_0_in_context.xdc] for cell 'y_sc_div'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1713.820 ; gain = 0.000 ; free physical = 4005 ; free virtual = 21950
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 4058 ; free virtual = 22018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 4058 ; free virtual = 22017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for m_01_acc/my_add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m_10_acc/my_add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_sc_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_sc_div. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 4060 ; free virtual = 22019
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/new/centroid.v:51]
WARNING: [Synth 8-6014] Unused sequential element m_00_reg was removed.  [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/new/centroid.v:73]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 4051 ; free virtual = 22011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module centroid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element m_00_reg was removed.  [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/new/centroid.v:73]
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.srcs/sources_1/new/centroid.v:51]
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[0]' (FDE) to 'y_sc_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[1]' (FDE) to 'y_sc_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[2]' (FDE) to 'y_sc_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[3]' (FDE) to 'y_sc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[4]' (FDE) to 'y_sc_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[5]' (FDE) to 'y_sc_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[6]' (FDE) to 'y_sc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[7]' (FDE) to 'y_sc_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[8]' (FDE) to 'y_sc_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[9]' (FDE) to 'y_sc_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[10]' (FDE) to 'y_sc_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[11]' (FDE) to 'y_sc_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[12]' (FDE) to 'y_sc_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[13]' (FDE) to 'y_sc_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[14]' (FDE) to 'y_sc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[15]' (FDE) to 'y_sc_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[16]' (FDE) to 'y_sc_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[17]' (FDE) to 'y_sc_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[18]' (FDE) to 'y_sc_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[19]' (FDE) to 'y_sc_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[20]' (FDE) to 'y_sc_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[21]' (FDE) to 'y_sc_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[22]' (FDE) to 'y_sc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[23]' (FDE) to 'y_sc_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[24]' (FDE) to 'y_sc_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[25]' (FDE) to 'y_sc_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[26]' (FDE) to 'y_sc_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[27]' (FDE) to 'y_sc_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[28]' (FDE) to 'y_sc_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[29]' (FDE) to 'y_sc_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'y_sc_reg_reg[30]' (FDE) to 'y_sc_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\y_sc_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[0]' (FDE) to 'x_sc_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[1]' (FDE) to 'x_sc_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[2]' (FDE) to 'x_sc_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[3]' (FDE) to 'x_sc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[4]' (FDE) to 'x_sc_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[5]' (FDE) to 'x_sc_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[6]' (FDE) to 'x_sc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[7]' (FDE) to 'x_sc_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[8]' (FDE) to 'x_sc_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[9]' (FDE) to 'x_sc_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[10]' (FDE) to 'x_sc_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[11]' (FDE) to 'x_sc_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[12]' (FDE) to 'x_sc_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[13]' (FDE) to 'x_sc_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[14]' (FDE) to 'x_sc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[15]' (FDE) to 'x_sc_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[16]' (FDE) to 'x_sc_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[17]' (FDE) to 'x_sc_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[18]' (FDE) to 'x_sc_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[19]' (FDE) to 'x_sc_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[20]' (FDE) to 'x_sc_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[21]' (FDE) to 'x_sc_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[22]' (FDE) to 'x_sc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[23]' (FDE) to 'x_sc_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[24]' (FDE) to 'x_sc_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[25]' (FDE) to 'x_sc_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[26]' (FDE) to 'x_sc_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[27]' (FDE) to 'x_sc_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[28]' (FDE) to 'x_sc_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[29]' (FDE) to 'x_sc_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_sc_reg_reg[30]' (FDE) to 'x_sc_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sc_reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (x_sc_reg_reg[31]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (y_sc_reg_reg[31]) is unused and will be removed from module centroid.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 4039 ; free virtual = 22000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3914 ; free virtual = 21876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3914 ; free virtual = 21876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3912 ; free virtual = 21875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |divider_32_20_0 |         2|
|2     |c_addsub_0      |         2|
+------+----------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_addsub_0         |     1|
|2     |c_addsub_0__2      |     1|
|3     |divider_32_20_0    |     1|
|4     |divider_32_20_0__1 |     1|
|5     |BUFG               |     1|
|6     |CARRY4             |     5|
|7     |LUT1               |     2|
|8     |LUT2               |     6|
|9     |LUT3               |     8|
|10    |LUT4               |     4|
|11    |LUT5               |     4|
|12    |LUT6               |     6|
|13    |FDRE               |   108|
|14    |IBUF               |     5|
|15    |OBUF               |    64|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |   343|
|2     |  m_01_acc |accu__xdcDup__1 |    65|
|3     |    my_reg |register_0      |    33|
|4     |  m_10_acc |accu            |    64|
|5     |    my_reg |register        |    32|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3913 ; free virtual = 21875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1713.820 ; gain = 126.527 ; free physical = 3970 ; free virtual = 21932
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 1713.820 ; gain = 483.285 ; free physical = 3970 ; free virtual = 21932
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 1713.820 ; gain = 508.113 ; free physical = 3961 ; free virtual = 21924
INFO: [Common 17-1381] The checkpoint '/home/lsriw/sr/SynowiecKacper/kacper_git2/SystemyRekonfigurowalne/centroid/centroid.runs/synth_1/centroid.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file centroid_utilization_synth.rpt -pb centroid_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1737.832 ; gain = 0.000 ; free physical = 3960 ; free virtual = 21924
INFO: [Common 17-206] Exiting Vivado at Mon May 28 09:39:52 2018...
