//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-011 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Tue Apr 26 13:21:54 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log84842429bac.0"
# Loading options from registry.
project load H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter
# Moving session transcript to file "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(87): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(87): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(96): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(96): identifier "count" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(151): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(151): identifier "set_en" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): no suitable conversion function from "ac_int<10, false>" to "<error-type> *" exists (CRD-413)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(162): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(162): identifier "p" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(87): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(87): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(96): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(96): identifier "count" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(151): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(151): identifier "set_en" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): no suitable conversion function from "ac_int<10, false>" to "<error-type> *" exists (CRD-413)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(162): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(162): identifier "p" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(97): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(97): identifier "count" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): identifier "set_en" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(97): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(97): identifier "count" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): identifier "set_en" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): identifier "set_en" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.h' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(74): array of reference is not allowed (CRD-251)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(88): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(89): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(91): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(91): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(91): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(91): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(92): no operator "*" matches these operands (CRD-349)
# Warning:             operand types are: * ac_int<20, false>
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v11' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v11': elapsed time 1.79 seconds, memory usage 293352kB, peak memory usage 372440kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.92 seconds, memory usage 296836kB, peak memory usage 375980kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 587, Real ops = 123, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 587, Real ops = 123, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 579, Real ops = 115, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 579, Real ops = 115, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 579, Real ops = 115, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 579, Real ops = 115, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 501, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 483, Real ops = 108, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 483, Real ops = 108, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 483, Real ops = 108, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 483, Real ops = 108, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 465, Real ops = 108, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 609, Real ops = 98, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 609, Real ops = 98, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 609, Real ops = 98, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 609, Real ops = 98, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 609, Real ops = 98, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 609, Real ops = 98, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 609, Real ops = 98, Vars = 31) (SOL-10)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 609, Real ops = 98, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 425, Real ops = 89, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v28': elapsed time 12.22 seconds, memory usage 296072kB, peak memory usage 375980kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v28' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 947, Real ops = 202, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 870, Real ops = 165, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 165, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 164, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 164, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 946, Real ops = 190, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 42) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'wr_en:rsc' (from var: wr_en) mapped to 'mgc_ioport.mgc_in_wire' (size: 1). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 757, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 757, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 755, Real ops = 143, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 143, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 143, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 758, Real ops = 191, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1076, Real ops = 202, Vars = 231) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 201, Vars = 40) (SOL-10)
# Design 'mean_vga' contains '371' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v28': elapsed time 38.13 seconds, memory usage 296828kB, peak memory usage 375980kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v28' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4700.12, 0.00, 4700.12 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4630.83, 0.00, 4630.83 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4630.83, 0.00, 4630.83 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v28': elapsed time 22.34 seconds, memory usage 303104kB, peak memory usage 375980kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v28' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1194, Real ops = 372, Vars = 87) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1184, Real ops = 371, Vars = 79) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1179, Real ops = 371, Vars = 74) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1010, Real ops = 283, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 999, Real ops = 282, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1013, Real ops = 282, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 282, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 998, Real ops = 282, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 997, Real ops = 282, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 282, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1002, Real ops = 282, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 997, Real ops = 282, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1011, Real ops = 282, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1002, Real ops = 282, Vars = 62) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v28': elapsed time 16.91 seconds, memory usage 322624kB, peak memory usage 375980kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v28' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1295, Real ops = 283, Vars = 845) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1286, Real ops = 283, Vars = 838) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1840, Real ops = 296, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1831, Real ops = 296, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1000, Real ops = 293, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 991, Real ops = 293, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1000, Real ops = 293, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 991, Real ops = 293, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 991, Real ops = 293, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1000, Real ops = 293, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1000, Real ops = 293, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 991, Real ops = 293, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1000, Real ops = 293, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 991, Real ops = 293, Vars = 58) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v28': elapsed time 9.94 seconds, memory usage 324144kB, peak memory usage 375980kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v28' (SOL-8)
# Warning: Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1125, Real ops = 330, Vars = 1122) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 330, Vars = 1115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1092, Real ops = 323, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1083, Real ops = 323, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1092, Real ops = 323, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1083, Real ops = 323, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1083, Real ops = 323, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1092, Real ops = 323, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1092, Real ops = 323, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1083, Real ops = 323, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1092, Real ops = 323, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1083, Real ops = 323, Vars = 58) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 330, Vars = 1110) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 1103) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 330, Vars = 1110) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 1103) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1113, Real ops = 330, Vars = 1110) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1104, Real ops = 330, Vars = 1103) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1095, Real ops = 325, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1086, Real ops = 325, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1095, Real ops = 325, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1086, Real ops = 325, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1095, Real ops = 325, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1086, Real ops = 325, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1095, Real ops = 325, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1086, Real ops = 325, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1095, Real ops = 325, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1086, Real ops = 325, Vars = 58) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v28/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v28': elapsed time 43.55 seconds, memory usage 326448kB, peak memory usage 375980kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.86 seconds, memory usage 331236kB, peak memory usage 409064kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 591, Real ops = 124, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 591, Real ops = 124, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 583, Real ops = 116, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 583, Real ops = 116, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 583, Real ops = 116, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 583, Real ops = 116, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 111, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 488, Real ops = 109, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 488, Real ops = 109, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 488, Real ops = 109, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 488, Real ops = 109, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 470, Real ops = 109, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 623, Real ops = 100, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 623, Real ops = 100, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 623, Real ops = 100, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 623, Real ops = 100, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 623, Real ops = 100, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 623, Real ops = 100, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 623, Real ops = 100, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 623, Real ops = 100, Vars = 28) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 424, Real ops = 89, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 341, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 341, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 341, Real ops = 73, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 341, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 341, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 341, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 341, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 341, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 341, Real ops = 73, Vars = 26) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v29': elapsed time 12.95 seconds, memory usage 344696kB, peak memory usage 409064kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v29' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 946, Real ops = 202, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 869, Real ops = 165, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 879, Real ops = 165, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 867, Real ops = 164, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 867, Real ops = 164, Vars = 42) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 945, Real ops = 190, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 849, Real ops = 159, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 849, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 849, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 777, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 143, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 143, Vars = 42) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'wr_en:rsc' (from var: wr_en) mapped to 'mgc_ioport.mgc_in_wire' (size: 1). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 757, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 757, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 755, Real ops = 143, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 143, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 143, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1055, Real ops = 201, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 761, Real ops = 198, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 761, Real ops = 198, Vars = 40) (SOL-10)
# Design 'mean_vga' contains '368' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v29': elapsed time 39.97 seconds, memory usage 341144kB, peak memory usage 409064kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v29' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4723.91, 0.00, 4723.91 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v29': elapsed time 23.40 seconds, memory usage 341160kB, peak memory usage 409064kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v29' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'vga_xy:rsc.z' added to design 'mean_vga' for component 'vga_xy:rsc:mgc_in_wire' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1206, Real ops = 369, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 368, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1187, Real ops = 368, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1017, Real ops = 280, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1005, Real ops = 279, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1023, Real ops = 279, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1011, Real ops = 279, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1004, Real ops = 279, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1003, Real ops = 279, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1021, Real ops = 279, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1009, Real ops = 279, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1003, Real ops = 279, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1021, Real ops = 279, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1009, Real ops = 279, Vars = 64) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v29': elapsed time 17.60 seconds, memory usage 346992kB, peak memory usage 409064kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v29' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1335, Real ops = 285, Vars = 858) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1323, Real ops = 285, Vars = 849) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1885, Real ops = 299, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1873, Real ops = 299, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v29': elapsed time 10.56 seconds, memory usage 346992kB, peak memory usage 409064kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v29' (SOL-8)
# Warning: Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1140, Real ops = 331, Vars = 1136) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1128, Real ops = 331, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 1124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 331, Vars = 1115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 1124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 331, Vars = 1115) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 1124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 331, Vars = 1115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v29/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v29': elapsed time 46.00 seconds, memory usage 346992kB, peak memory usage 409064kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.75 seconds, memory usage 348516kB, peak memory usage 428072kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'wr_en' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Input port 'wr_en' is never used. (OPT-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 592, Real ops = 125, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 592, Real ops = 125, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 117, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 117, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 117, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 117, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 112, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 487, Real ops = 109, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 487, Real ops = 109, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 487, Real ops = 109, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 487, Real ops = 109, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 469, Real ops = 109, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 89, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v30': elapsed time 13.40 seconds, memory usage 361456kB, peak memory usage 428072kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v30' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 945, Real ops = 202, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 165, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 878, Real ops = 165, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 866, Real ops = 164, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 866, Real ops = 164, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 944, Real ops = 190, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 848, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 848, Real ops = 159, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 848, Real ops = 159, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 776, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 143, Vars = 34) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 752, Real ops = 143, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 752, Real ops = 143, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'wr_en:rsc' (from var: wr_en) mapped to 'mgc_ioport.mgc_in_wire' (size: 1). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 755, Real ops = 143, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 756, Real ops = 143, Vars = 51) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 752, Real ops = 143, Vars = 48) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 751, Real ops = 191, Vars = 39) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 751, Real ops = 191, Vars = 46) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1055, Real ops = 201, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 761, Real ops = 198, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 761, Real ops = 198, Vars = 40) (SOL-10)
# Design 'mean_vga' contains '368' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v30': elapsed time 41.31 seconds, memory usage 359936kB, peak memory usage 428072kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v30' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4723.91, 0.00, 4723.91 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v30': elapsed time 24.62 seconds, memory usage 359944kB, peak memory usage 428072kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v30' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'vga_xy:rsc.z' added to design 'mean_vga' for component 'vga_xy:rsc:mgc_in_wire' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1206, Real ops = 369, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1193, Real ops = 368, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1187, Real ops = 368, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1017, Real ops = 280, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1005, Real ops = 279, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1023, Real ops = 279, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1011, Real ops = 279, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1004, Real ops = 279, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1003, Real ops = 279, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1021, Real ops = 279, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1009, Real ops = 279, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1003, Real ops = 279, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1021, Real ops = 279, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1009, Real ops = 279, Vars = 64) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v30': elapsed time 18.55 seconds, memory usage 364344kB, peak memory usage 428072kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v30' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1335, Real ops = 285, Vars = 858) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1323, Real ops = 285, Vars = 849) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1885, Real ops = 299, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1873, Real ops = 299, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1016, Real ops = 295, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1004, Real ops = 295, Vars = 59) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v30': elapsed time 11.15 seconds, memory usage 364344kB, peak memory usage 428072kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v30' (SOL-8)
# Warning: Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1140, Real ops = 331, Vars = 1136) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1128, Real ops = 331, Vars = 1127) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1108, Real ops = 325, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1096, Real ops = 325, Vars = 59) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 1124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 331, Vars = 1115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 1124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 331, Vars = 1115) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 1124) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1116, Real ops = 331, Vars = 1115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1109, Real ops = 326, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1097, Real ops = 326, Vars = 59) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v30/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v30': elapsed time 48.27 seconds, memory usage 364352kB, peak memory usage 428072kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.h' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.h} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
# Input file has changed
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.92 seconds, memory usage 363916kB, peak memory usage 445300kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'wr_en' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Input port 'wr_en' is never used. (OPT-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 592, Real ops = 125, Vars = 154) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 592, Real ops = 125, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 117, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 117, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 584, Real ops = 117, Vars = 156) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 584, Real ops = 117, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 506, Real ops = 112, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 487, Real ops = 109, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 487, Real ops = 109, Vars = 115) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 487, Real ops = 109, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 487, Real ops = 109, Vars = 119) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 469, Real ops = 109, Vars = 148) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 622, Real ops = 100, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 622, Real ops = 100, Vars = 27) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 423, Real ops = 89, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 340, Real ops = 73, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 340, Real ops = 73, Vars = 25) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v31': elapsed time 13.85 seconds, memory usage 379700kB, peak memory usage 445300kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.96 seconds, memory usage 365720kB, peak memory usage 446740kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'wr_en' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Input port 'wr_en' is never used. (OPT-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 596, Real ops = 126, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 596, Real ops = 126, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 113, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 474, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 425, Real ops = 89, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v32': elapsed time 14.06 seconds, memory usage 383856kB, peak memory usage 446740kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v32' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 947, Real ops = 202, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 870, Real ops = 165, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 165, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 164, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 164, Vars = 42) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 946, Real ops = 190, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 34) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 41) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'wr_en:rsc' (from var: wr_en) mapped to 'mgc_ioport.mgc_in_wire' (size: 1). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 758, Real ops = 143, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 758, Real ops = 143, Vars = 34) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 757, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 757, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 758, Real ops = 143, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 191, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1069, Real ops = 203, Vars = 228) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 201, Vars = 41) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 201, Vars = 40) (SOL-10)
# Design 'mean_vga' contains '371' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v32': elapsed time 44.09 seconds, memory usage 383932kB, peak memory usage 446740kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v32' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4723.91, 0.00, 4723.91 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v32': elapsed time 27.47 seconds, memory usage 383944kB, peak memory usage 446740kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v32' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'vga_xy:rsc.z' added to design 'mean_vga' for component 'vga_xy:rsc:mgc_in_wire' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1218, Real ops = 372, Vars = 92) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1205, Real ops = 371, Vars = 82) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1199, Real ops = 371, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1030, Real ops = 283, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1018, Real ops = 282, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 282, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1024, Real ops = 282, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1017, Real ops = 282, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1016, Real ops = 282, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1034, Real ops = 282, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1022, Real ops = 282, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1016, Real ops = 282, Vars = 58) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1034, Real ops = 282, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1022, Real ops = 282, Vars = 64) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v32': elapsed time 20.30 seconds, memory usage 390256kB, peak memory usage 446740kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v32' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1368, Real ops = 288, Vars = 868) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1356, Real ops = 288, Vars = 859) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1908, Real ops = 302, Vars = 69) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1896, Real ops = 302, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v32': elapsed time 12.20 seconds, memory usage 390256kB, peak memory usage 446740kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v32' (SOL-8)
# Warning: Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1153, Real ops = 334, Vars = 1149) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1141, Real ops = 334, Vars = 1140) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1141, Real ops = 334, Vars = 1137) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1129, Real ops = 334, Vars = 1128) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1141, Real ops = 334, Vars = 1137) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1129, Real ops = 334, Vars = 1128) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1141, Real ops = 334, Vars = 1137) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1129, Real ops = 334, Vars = 1128) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 63) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v32/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v32': elapsed time 52.29 seconds, memory usage 390264kB, peak memory usage 446740kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.h' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.89 seconds, memory usage 389304kB, peak memory usage 465036kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(153): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'wr_en' is only used as an input. (OPT-10)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Input port 'wr_en' is never used. (OPT-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 596, Real ops = 126, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 596, Real ops = 126, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 113, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 474, Real ops = 110, Vars = 149) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 425, Real ops = 89, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v33': elapsed time 14.77 seconds, memory usage 402392kB, peak memory usage 465036kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v12' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): $PROJECT_HOME/../sobel_filter_source/blur_sob.c(152): operand types are incompatible ("ac_int<1, false> *" and "int") (CRD-42)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.h' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(82): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.81 seconds, memory usage 388784kB, peak memory usage 467032kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(134): Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(135): Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(68): Inlining routine 'abs' (CIN-14)
# Warning: $PROJECT_HOME/../sobel_filter_source/blur_sob.c(154): Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Inout port 'vga_xy' is only used as an input. (OPT-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 598, Real ops = 126, Vars = 155) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 598, Real ops = 126, Vars = 151) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 590, Real ops = 118, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 590, Real ops = 118, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 590, Real ops = 118, Vars = 157) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 590, Real ops = 118, Vars = 153) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 512, Real ops = 113, Vars = 118) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 494, Real ops = 111, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 494, Real ops = 111, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 494, Real ops = 111, Vars = 121) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 494, Real ops = 111, Vars = 121) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 476, Real ops = 111, Vars = 150) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 637, Real ops = 102, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 637, Real ops = 102, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 637, Real ops = 102, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 637, Real ops = 102, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 637, Real ops = 102, Vars = 29) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 637, Real ops = 102, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 637, Real ops = 102, Vars = 33) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 637, Real ops = 102, Vars = 29) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 426, Real ops = 89, Vars = 36) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 343, Real ops = 73, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 343, Real ops = 73, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 343, Real ops = 73, Vars = 28) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 343, Real ops = 73, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 343, Real ops = 73, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 343, Real ops = 73, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 343, Real ops = 73, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 343, Real ops = 73, Vars = 31) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 343, Real ops = 73, Vars = 27) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v34': elapsed time 15.01 seconds, memory usage 404796kB, peak memory usage 467032kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'mean_vga.v34' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(110): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(133): Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 948, Real ops = 202, Vars = 27) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 871, Real ops = 165, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 881, Real ops = 165, Vars = 44) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 869, Real ops = 164, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 869, Real ops = 164, Vars = 43) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(132): Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 947, Real ops = 190, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 851, Real ops = 159, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 35) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 42) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): I/O-Port inferred - resource 'wr_en:rsc' (from var: wr_en) mapped to 'mgc_ioport.mgc_in_wire' (size: 1). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 759, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 759, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 758, Real ops = 143, Vars = 35) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 758, Real ops = 143, Vars = 42) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 759, Real ops = 143, Vars = 52) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 143, Vars = 49) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 756, Real ops = 191, Vars = 37) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 191, Vars = 38) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 191, Vars = 45) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 191, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 191, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 191, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 191, Vars = 40) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 191, Vars = 47) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1074, Real ops = 205, Vars = 231) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 777, Real ops = 204, Vars = 43) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 777, Real ops = 204, Vars = 42) (SOL-10)
# Design 'mean_vga' contains '374' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v34': elapsed time 46.58 seconds, memory usage 404784kB, peak memory usage 467032kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v34' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(83): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4723.91, 0.00, 4723.91 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v34': elapsed time 30.12 seconds, memory usage 404792kB, peak memory usage 467032kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v34' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'vga_xy:rsc.z' added to design 'mean_vga' for component 'vga_xy:rsc:mgc_in_wire' (LIB-3)
# Global signal 'wr_en:rsc.z' added to design 'mean_vga' for component 'wr_en:rsc:mgc_in_wire' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1226, Real ops = 375, Vars = 97) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1210, Real ops = 374, Vars = 85) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1203, Real ops = 374, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1034, Real ops = 286, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1022, Real ops = 285, Vars = 59) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1044, Real ops = 285, Vars = 77) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1029, Real ops = 285, Vars = 66) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1021, Real ops = 285, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1020, Real ops = 285, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1042, Real ops = 285, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1027, Real ops = 285, Vars = 67) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1020, Real ops = 285, Vars = 60) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1042, Real ops = 285, Vars = 78) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1027, Real ops = 285, Vars = 67) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v34': elapsed time 22.34 seconds, memory usage 411416kB, peak memory usage 467032kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v34' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1375, Real ops = 291, Vars = 874) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1360, Real ops = 291, Vars = 863) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1915, Real ops = 305, Vars = 73) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1900, Real ops = 305, Vars = 62) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 301, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1021, Real ops = 301, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 301, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1021, Real ops = 301, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1021, Real ops = 301, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 301, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 301, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1021, Real ops = 301, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 301, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1021, Real ops = 301, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 301, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1021, Real ops = 301, Vars = 61) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v34': elapsed time 13.56 seconds, memory usage 411416kB, peak memory usage 467032kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v34' (SOL-8)
# Warning: Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
# Warning: Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
# Warning: Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
# Warning: Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1160, Real ops = 337, Vars = 1155) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1145, Real ops = 337, Vars = 1144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1128, Real ops = 331, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1113, Real ops = 331, Vars = 61) (SOL-10)
# Warning: Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1148, Real ops = 337, Vars = 1143) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1133, Real ops = 337, Vars = 1132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1148, Real ops = 337, Vars = 1143) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1133, Real ops = 337, Vars = 1132) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1148, Real ops = 337, Vars = 1143) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1133, Real ops = 337, Vars = 1132) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1129, Real ops = 332, Vars = 76) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1114, Real ops = 332, Vars = 65) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1129, Real ops = 332, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1114, Real ops = 332, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1129, Real ops = 332, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1114, Real ops = 332, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1129, Real ops = 332, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1114, Real ops = 332, Vars = 61) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1129, Real ops = 332, Vars = 72) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1114, Real ops = 332, Vars = 61) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v34/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v34': elapsed time 56.60 seconds, memory usage 411432kB, peak memory usage 467032kB (SOL-9)
go instance
flow run /Schematic/view ./schematic.nlv -state rtl
project save
# Saving project file 'H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
quit -f
