$date
	Mon Oct 16 19:18:28 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_WIDTH_CHAN_TB $end
$var wire 3 ! out [2:0] $end
$var reg 12 " in_bus [11:0] $end
$var reg 4 # sel [3:0] $end
$scope module MY_MUX_WIDTH_CHAN $end
$var wire 12 $ in_bus [11:0] $end
$var wire 3 % out [2:0] $end
$var wire 4 & sel [3:0] $end
$scope function clogb2 $end
$var reg 1 ' depth $end
$var integer 32 ( clogb2 [31:0] $end
$var integer 32 ) i [31:0] $end
$var integer 32 * result [31:0] $end
$upscope $end
$scope begin array_assignments[0] $end
$upscope $end
$scope begin array_assignments[1] $end
$upscope $end
$scope begin array_assignments[2] $end
$upscope $end
$scope begin array_assignments[3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
x'
b10 &
b0 %
b111 $
b10 #
b111 "
b0 !
$end
#1
b111000 "
b111000 $
#2
b111 !
b111 %
b111000000 "
b111000000 $
#3
b0 !
b0 %
b111000000000 "
b111000000000 $
