

================================================================
== Vivado HLS Report for 'product'
================================================================
* Date:           Tue Mar  2 23:01:02 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.890|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %w_V)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 6 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %a_V)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 7 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V = sext i14 %a_V_read to i28" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 8 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = sext i14 %w_V_read to i28" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 9 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_2 = mul i28 %r_V, %tmp" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 10 'mul' 'r_V_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 11 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_2 = mul i28 %r_V, %tmp" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 11 'mul' 'r_V_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i28 %r_V, %tmp" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 12 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %r_V_2, i32 27)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 13 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %r_V_2, i32 11)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 14 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.78>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %r_V_2, i32 12, i32 25)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 15 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %r_V_2, i32 25)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 16 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i1 %tmp_25 to i14" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 17 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (1.81ns)   --->   "%p_Val2_4 = add i14 %tmp_23_cast, %p_Val2_3" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 18 'add' 'p_Val2_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_4, i32 13)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 19 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%rev = xor i1 %tmp_26, true" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 20 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_7, %rev" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 21 'and' 'carry_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_4, i32 13)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 22 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node brmerge114_demorgan)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %r_V_2, i32 27)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 23 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_s_31 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %r_V_2, i32 26, i32 27)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 24 'partselect' 'p_Result_s_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.95ns)   --->   "%Range1_all_ones = icmp eq i2 %p_Result_s_31, -1" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 25 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.95ns)   --->   "%Range1_all_zeros = icmp eq i2 %p_Result_s_31, 0" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 26 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node brmerge114_demorgan)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i28.i32(i28 %r_V_2, i32 26)" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 27 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node brmerge114_demorgan)   --->   "%rev2 = xor i1 %tmp_29, true" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 28 'xor' 'rev2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node brmerge114_demorgan)   --->   "%p_s = and i1 %Range2_all_ones, %rev2" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 29 'and' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node brmerge114_demorgan)   --->   "%deleted_ones = select i1 %carry_2, i1 %p_s, i1 %Range1_all_ones" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 30 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.97ns)   --->   "%phitmp_demorgan = and i1 %carry_2, %Range1_all_ones" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 31 'and' 'phitmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge114_demorgan = and i1 %p_Result_8, %deleted_ones" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 32 'and' 'brmerge114_demorgan' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node brmerge5)   --->   "%deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 33 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node brmerge5)   --->   "%p_not = xor i1 %deleted_zeros, true" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 34 'xor' 'p_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node brmerge5)   --->   "%brmerge = or i1 %p_Result_8, %p_not" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 35 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.97ns)   --->   "%tmp_8 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 36 'xor' 'tmp_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node brmerge5)   --->   "%overflow = and i1 %brmerge, %tmp_8" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 37 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1_demorgan = or i1 %phitmp_demorgan, %brmerge114_demorgan" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 38 'or' 'tmp1_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp1 = xor i1 %tmp1_demorgan, true" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 39 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp1" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 40 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%brmerge5 = or i1 %underflow, %overflow" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 41 'or' 'brmerge5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%tmp2 = or i1 %brmerge114_demorgan, %tmp_8" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 42 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%underflow_not = or i1 %tmp2, %phitmp_demorgan" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 43 'or' 'underflow_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Val2_6_mux = select i1 %brmerge5, i14 8191, i14 %p_Val2_4" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 44 'select' 'p_Val2_6_mux' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_1)   --->   "%p_Val2_6 = select i1 %underflow, i14 -8192, i14 %p_Val2_4" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 45 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_V_1 = select i1 %underflow_not, i14 %p_Val2_6_mux, i14 %p_Val2_6" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 46 'select' 'agg_result_V_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "ret i14 %agg_result_V_1" [firmware/nnet_utils/nnet_dense.h:90]   --->   Operation 47 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.89ns
The critical path consists of the following:
	wire read on port 'w_V' (firmware/nnet_utils/nnet_dense.h:90) [3]  (0 ns)
	'mul' operation of DSP[7] ('r.V', firmware/nnet_utils/nnet_dense.h:90) [7]  (3.89 ns)

 <State 2>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[7] ('r.V', firmware/nnet_utils/nnet_dense.h:90) [7]  (3.89 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_dense.h:90) [13]  (1.81 ns)
	'xor' operation ('rev', firmware/nnet_utils/nnet_dense.h:90) [15]  (0 ns)
	'and' operation ('carry', firmware/nnet_utils/nnet_dense.h:90) [16]  (0.978 ns)
	'select' operation ('deleted_ones', firmware/nnet_utils/nnet_dense.h:90) [26]  (0 ns)
	'and' operation ('brmerge114_demorgan', firmware/nnet_utils/nnet_dense.h:90) [32]  (0.993 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'xor' operation ('tmp_8', firmware/nnet_utils/nnet_dense.h:90) [30]  (0.978 ns)
	'and' operation ('overflow', firmware/nnet_utils/nnet_dense.h:90) [31]  (0 ns)
	'or' operation ('brmerge5', firmware/nnet_utils/nnet_dense.h:90) [36]  (0.993 ns)
	'select' operation ('p_Val2_6_mux', firmware/nnet_utils/nnet_dense.h:90) [39]  (0.702 ns)
	'select' operation ('agg_result_V_1', firmware/nnet_utils/nnet_dense.h:90) [41]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
