==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part virtex7 
INFO: [HLS 200-1611] Setting target device to 'xc7v585t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 50MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.31 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.53 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 751.727 MB.
INFO: [HLS 200-10] Analyzing design file 'mm3_no_taffo.c' ... 
WARNING: [HLS 207-5292] unused parameter 'argc' (mm3_no_taffo.c:102:14)
WARNING: [HLS 207-5292] unused parameter 'argv' (mm3_no_taffo.c:102:27)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.74 seconds. CPU system time: 0.53 seconds. Elapsed time: 1.27 seconds; current allocated memory: 753.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.85 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 754.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.180 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_2' (mm3_no_taffo.c:58) in function 'mm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_5' (mm3_no_taffo.c:58) in function 'mm3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_8' (mm3_no_taffo.c:58) in function 'mm3' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_65_2' (mm3_no_taffo.c:58) in function 'mm3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_77_5' (mm3_no_taffo.c:58) in function 'mm3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_90_8' (mm3_no_taffo.c:58) in function 'mm3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_68_3' (mm3_no_taffo.c:59) in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_80_6' (mm3_no_taffo.c:59) in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_93_9' (mm3_no_taffo.c:59) in function 'mm3' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 780.102 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_1' (mm3_no_taffo.c:57:7) in function 'mm3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_4' (mm3_no_taffo.c:57:7) in function 'mm3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_7' (mm3_no_taffo.c:57:7) in function 'mm3'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 802.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mm3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' (loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus response operation ('gmem_addr_resp', mm3_no_taffo.c:70) on port 'gmem' (mm3_no_taffo.c:70) and bus request operation ('gmem_load_req', mm3_no_taffo.c:63) on port 'gmem' (mm3_no_taffo.c:63).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 65, loop 'VITIS_LOOP_63_1_VITIS_LOOP_65_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.1 seconds; current allocated memory: 808.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 808.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' (loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus response operation ('gmem_addr_1_resp', mm3_no_taffo.c:82) on port 'gmem' (mm3_no_taffo.c:82) and bus request operation ('gmem_load_32_req', mm3_no_taffo.c:75) on port 'gmem' (mm3_no_taffo.c:75).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 65, loop 'VITIS_LOOP_75_4_VITIS_LOOP_77_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.29 seconds; current allocated memory: 811.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 811.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'.
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
WARNING: [HLS 200-880] The II Violation in module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' (loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between bus response operation ('gmem_addr_4_resp', mm3_no_taffo.c:95) on port 'gmem' (mm3_no_taffo.c:95) and bus request operation ('gmem_load_64_req', mm3_no_taffo.c:88) on port 'gmem' (mm3_no_taffo.c:88).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 65, loop 'VITIS_LOOP_88_7_VITIS_LOOP_90_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 814.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 814.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 814.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 814.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline 'VITIS_LOOP_63_1_VITIS_LOOP_65_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 817.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5' pipeline 'VITIS_LOOP_75_4_VITIS_LOOP_77_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.3 seconds; current allocated memory: 826.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8' pipeline 'VITIS_LOOP_88_7_VITIS_LOOP_90_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3_Pipeline_VITIS_LOOP_88_7_VITIS_LOOP_90_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 836.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/D' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/E' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/F' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm3/G' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'D', 'E', 'F' and 'G' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 842.969 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.4 seconds; current allocated memory: 846.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 852.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm3.
INFO: [VLOG 209-307] Generating Verilog RTL for mm3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.6 seconds. CPU system time: 1.34 seconds. Elapsed time: 18.98 seconds; current allocated memory: 100.625 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 114.11 seconds. CPU system time: 5.32 seconds. Elapsed time: 101.32 seconds; current allocated memory: 5.355 MB.
