# Clock generation and distribution for core, bus, and peripherals

**Source**: Page 85, Chunk 524  
**Category**: Clock generation and distribution for core, bus, and peripherals  
**Chunk Index**: 524

---

Figure 49. Core and bus clock generation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 350
Figure 50. Kernel clock distribution for SAIs and DFSDM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 357
Figure 51. Kernel clock distribution for SPIs and SPI/I2S . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 358

---

**AI Reasoning**: The content focuses on clock generation and distribution mechanisms, which are key features of the microcontroller. Grouping these figures under 'features' makes them easily accessible for users interested in understanding the clocking capabilities and configurations of the device.
