
ADC_Convert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006cf4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  08006e88  08006e88  00016e88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007168  08007168  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007168  08007168  00017168  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007170  08007170  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007170  08007170  00017170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007174  08007174  00017174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007178  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  200001dc  08007354  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08007354  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000951c  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001939  00000000  00000000  00029728  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000780  00000000  00000000  0002b068  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00020fff  00000000  00000000  0002b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00007a04  00000000  00000000  0004c7e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000c6fff  00000000  00000000  000541eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0011b1ea  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000690  00000000  00000000  0011b268  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00002a0c  00000000  00000000  0011b8f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006e6c 	.word	0x08006e6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08006e6c 	.word	0x08006e6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <usart_transmit>:
float voltage;

char tran_str[64]={0,};      //

void usart_transmit(void) // функция для передачи данных  по usart
{
 8000f88:	b598      	push	{r3, r4, r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	//voltage = convert_adc();
    sprintf(tran_str, "voltage %.2f", voltage);
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <usart_transmit+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff fad9 	bl	8000548 <__aeabi_f2d>
 8000f96:	4603      	mov	r3, r0
 8000f98:	460c      	mov	r4, r1
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4623      	mov	r3, r4
 8000f9e:	490b      	ldr	r1, [pc, #44]	; (8000fcc <usart_transmit+0x44>)
 8000fa0:	480b      	ldr	r0, [pc, #44]	; (8000fd0 <usart_transmit+0x48>)
 8000fa2:	f003 f871 	bl	8004088 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)tran_str, strlen(tran_str), 1000);
 8000fa6:	480a      	ldr	r0, [pc, #40]	; (8000fd0 <usart_transmit+0x48>)
 8000fa8:	f7ff f912 	bl	80001d0 <strlen>
 8000fac:	4603      	mov	r3, r0
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fb4:	4906      	ldr	r1, [pc, #24]	; (8000fd0 <usart_transmit+0x48>)
 8000fb6:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <usart_transmit+0x4c>)
 8000fb8:	f001 fd91 	bl	8002ade <HAL_UART_Transmit>
	HAL_Delay(500); 
 8000fbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000fc0:	f000 fb88 	bl	80016d4 <HAL_Delay>
	
}
 8000fc4:	bf00      	nop
 8000fc6:	bd98      	pop	{r3, r4, r7, pc}
 8000fc8:	20000290 	.word	0x20000290
 8000fcc:	08006e88 	.word	0x08006e88
 8000fd0:	200001f8 	.word	0x200001f8
 8000fd4:	20000294 	.word	0x20000294

08000fd8 <LCD_INI>:
delay_lcd();


}
void LCD_INI (void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
 HAL_Delay(40); //
 8000fdc:	2028      	movs	r0, #40	; 0x28
 8000fde:	f000 fb79 	bl	80016d4 <HAL_Delay>
 
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fee:	f000 faff 	bl	80015f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff2:	f000 f825 	bl	8001040 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff6:	f000 f909 	bl	800120c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000ffa:	f000 f88b 	bl	8001114 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000ffe:	f000 f8db 	bl	80011b8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_INI (); //
 8001002:	f7ff ffe9 	bl	8000fd8 <LCD_INI>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  u=((float)HAL_ADC_GetValue(&hadc1))*(float)3.3/(float)4096;//
 8001006:	480b      	ldr	r0, [pc, #44]	; (8001034 <main+0x4c>)
 8001008:	f000 fbc9 	bl	800179e <HAL_ADC_GetValue>
 800100c:	ee07 0a90 	vmov	s15, r0
 8001010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001014:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001038 <main+0x50>
 8001018:	ee27 7a87 	vmul.f32	s14, s15, s14
 800101c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800103c <main+0x54>
 8001020:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001024:	edc7 7a01 	vstr	s15, [r7, #4]
	  //adc = convert_adc();
	  usart_transmit();
 8001028:	f7ff ffae 	bl	8000f88 <usart_transmit>
	  HAL_Delay(200);
 800102c:	20c8      	movs	r0, #200	; 0xc8
 800102e:	f000 fb51 	bl	80016d4 <HAL_Delay>
	  u=((float)HAL_ADC_GetValue(&hadc1))*(float)3.3/(float)4096;//
 8001032:	e7e8      	b.n	8001006 <main+0x1e>
 8001034:	20000244 	.word	0x20000244
 8001038:	40533333 	.word	0x40533333
 800103c:	45800000 	.word	0x45800000

08001040 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b094      	sub	sp, #80	; 0x50
 8001044:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001046:	f107 0320 	add.w	r3, r7, #32
 800104a:	2230      	movs	r2, #48	; 0x30
 800104c:	2100      	movs	r1, #0
 800104e:	4618      	mov	r0, r3
 8001050:	f002 f9ce 	bl	80033f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001054:	f107 030c 	add.w	r3, r7, #12
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	605a      	str	r2, [r3, #4]
 800105e:	609a      	str	r2, [r3, #8]
 8001060:	60da      	str	r2, [r3, #12]
 8001062:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	4b28      	ldr	r3, [pc, #160]	; (800110c <SystemClock_Config+0xcc>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106c:	4a27      	ldr	r2, [pc, #156]	; (800110c <SystemClock_Config+0xcc>)
 800106e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001072:	6413      	str	r3, [r2, #64]	; 0x40
 8001074:	4b25      	ldr	r3, [pc, #148]	; (800110c <SystemClock_Config+0xcc>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001080:	2300      	movs	r3, #0
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	4b22      	ldr	r3, [pc, #136]	; (8001110 <SystemClock_Config+0xd0>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a21      	ldr	r2, [pc, #132]	; (8001110 <SystemClock_Config+0xd0>)
 800108a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	4b1f      	ldr	r3, [pc, #124]	; (8001110 <SystemClock_Config+0xd0>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001098:	607b      	str	r3, [r7, #4]
 800109a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800109c:	2301      	movs	r3, #1
 800109e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a6:	2302      	movs	r3, #2
 80010a8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010b0:	2304      	movs	r3, #4
 80010b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010b4:	23a8      	movs	r3, #168	; 0xa8
 80010b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b8:	2302      	movs	r3, #2
 80010ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010bc:	2304      	movs	r3, #4
 80010be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c0:	f107 0320 	add.w	r3, r7, #32
 80010c4:	4618      	mov	r0, r3
 80010c6:	f001 f85b 	bl	8002180 <HAL_RCC_OscConfig>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010d0:	f000 f920 	bl	8001314 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d4:	230f      	movs	r3, #15
 80010d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d8:	2302      	movs	r3, #2
 80010da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 80010e0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80010e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	2105      	movs	r1, #5
 80010f2:	4618      	mov	r0, r3
 80010f4:	f001 fab4 	bl	8002660 <HAL_RCC_ClockConfig>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010fe:	f000 f909 	bl	8001314 <Error_Handler>
  }
}
 8001102:	bf00      	nop
 8001104:	3750      	adds	r7, #80	; 0x50
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800
 8001110:	40007000 	.word	0x40007000

08001114 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001126:	4b21      	ldr	r3, [pc, #132]	; (80011ac <MX_ADC1_Init+0x98>)
 8001128:	4a21      	ldr	r2, [pc, #132]	; (80011b0 <MX_ADC1_Init+0x9c>)
 800112a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <MX_ADC1_Init+0x98>)
 800112e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001132:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001134:	4b1d      	ldr	r3, [pc, #116]	; (80011ac <MX_ADC1_Init+0x98>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800113a:	4b1c      	ldr	r3, [pc, #112]	; (80011ac <MX_ADC1_Init+0x98>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001140:	4b1a      	ldr	r3, [pc, #104]	; (80011ac <MX_ADC1_Init+0x98>)
 8001142:	2200      	movs	r2, #0
 8001144:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001146:	4b19      	ldr	r3, [pc, #100]	; (80011ac <MX_ADC1_Init+0x98>)
 8001148:	2200      	movs	r2, #0
 800114a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800114e:	4b17      	ldr	r3, [pc, #92]	; (80011ac <MX_ADC1_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001154:	4b15      	ldr	r3, [pc, #84]	; (80011ac <MX_ADC1_Init+0x98>)
 8001156:	4a17      	ldr	r2, [pc, #92]	; (80011b4 <MX_ADC1_Init+0xa0>)
 8001158:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800115a:	4b14      	ldr	r3, [pc, #80]	; (80011ac <MX_ADC1_Init+0x98>)
 800115c:	2200      	movs	r2, #0
 800115e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001160:	4b12      	ldr	r3, [pc, #72]	; (80011ac <MX_ADC1_Init+0x98>)
 8001162:	2201      	movs	r2, #1
 8001164:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001166:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_ADC1_Init+0x98>)
 8001168:	2200      	movs	r2, #0
 800116a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800116e:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <MX_ADC1_Init+0x98>)
 8001170:	2201      	movs	r2, #1
 8001172:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001174:	480d      	ldr	r0, [pc, #52]	; (80011ac <MX_ADC1_Init+0x98>)
 8001176:	f000 facf 	bl	8001718 <HAL_ADC_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001180:	f000 f8c8 	bl	8001314 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001184:	2305      	movs	r3, #5
 8001186:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001188:	2301      	movs	r3, #1
 800118a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800118c:	2300      	movs	r3, #0
 800118e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001190:	463b      	mov	r3, r7
 8001192:	4619      	mov	r1, r3
 8001194:	4805      	ldr	r0, [pc, #20]	; (80011ac <MX_ADC1_Init+0x98>)
 8001196:	f000 fb0f 	bl	80017b8 <HAL_ADC_ConfigChannel>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011a0:	f000 f8b8 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011a4:	bf00      	nop
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000244 	.word	0x20000244
 80011b0:	40012000 	.word	0x40012000
 80011b4:	0f000001 	.word	0x0f000001

080011b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011bc:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011be:	4a12      	ldr	r2, [pc, #72]	; (8001208 <MX_USART2_UART_Init+0x50>)
 80011c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011c2:	4b10      	ldr	r3, [pc, #64]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011dc:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011de:	220c      	movs	r2, #12
 80011e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e8:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_USART2_UART_Init+0x4c>)
 80011f0:	f001 fc28 	bl	8002a44 <HAL_UART_Init>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011fa:	f000 f88b 	bl	8001314 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20000294 	.word	0x20000294
 8001208:	40004400 	.word	0x40004400

0800120c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b08a      	sub	sp, #40	; 0x28
 8001210:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001212:	f107 0314 	add.w	r3, r7, #20
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	605a      	str	r2, [r3, #4]
 800121c:	609a      	str	r2, [r3, #8]
 800121e:	60da      	str	r2, [r3, #12]
 8001220:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
 8001226:	4b38      	ldr	r3, [pc, #224]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122a:	4a37      	ldr	r2, [pc, #220]	; (8001308 <MX_GPIO_Init+0xfc>)
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	6313      	str	r3, [r2, #48]	; 0x30
 8001232:	4b35      	ldr	r3, [pc, #212]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001236:	f003 0304 	and.w	r3, r3, #4
 800123a:	613b      	str	r3, [r7, #16]
 800123c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	4b31      	ldr	r3, [pc, #196]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	4a30      	ldr	r2, [pc, #192]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800124c:	6313      	str	r3, [r2, #48]	; 0x30
 800124e:	4b2e      	ldr	r3, [pc, #184]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	2300      	movs	r3, #0
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	4b2a      	ldr	r3, [pc, #168]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	4a29      	ldr	r2, [pc, #164]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001264:	f043 0301 	orr.w	r3, r3, #1
 8001268:	6313      	str	r3, [r2, #48]	; 0x30
 800126a:	4b27      	ldr	r3, [pc, #156]	; (8001308 <MX_GPIO_Init+0xfc>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	60bb      	str	r3, [r7, #8]
 8001274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	4b23      	ldr	r3, [pc, #140]	; (8001308 <MX_GPIO_Init+0xfc>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	4a22      	ldr	r2, [pc, #136]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001280:	f043 0308 	orr.w	r3, r3, #8
 8001284:	6313      	str	r3, [r2, #48]	; 0x30
 8001286:	4b20      	ldr	r3, [pc, #128]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128a:	f003 0308 	and.w	r3, r3, #8
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	603b      	str	r3, [r7, #0]
 8001296:	4b1c      	ldr	r3, [pc, #112]	; (8001308 <MX_GPIO_Init+0xfc>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a1b      	ldr	r2, [pc, #108]	; (8001308 <MX_GPIO_Init+0xfc>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b19      	ldr	r3, [pc, #100]	; (8001308 <MX_GPIO_Init+0xfc>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	210f      	movs	r1, #15
 80012b2:	4816      	ldr	r0, [pc, #88]	; (800130c <MX_GPIO_Init+0x100>)
 80012b4:	f000 ff4a 	bl	800214c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 7140 	mov.w	r1, #768	; 0x300
 80012be:	4814      	ldr	r0, [pc, #80]	; (8001310 <MX_GPIO_Init+0x104>)
 80012c0:	f000 ff44 	bl	800214c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80012c4:	230f      	movs	r3, #15
 80012c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	480c      	ldr	r0, [pc, #48]	; (800130c <MX_GPIO_Init+0x100>)
 80012dc:	f000 fd9c 	bl	8001e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012e0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	4805      	ldr	r0, [pc, #20]	; (8001310 <MX_GPIO_Init+0x104>)
 80012fa:	f000 fd8d 	bl	8001e18 <HAL_GPIO_Init>

}
 80012fe:	bf00      	nop
 8001300:	3728      	adds	r7, #40	; 0x28
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40023800 	.word	0x40023800
 800130c:	40020c00 	.word	0x40020c00
 8001310:	40020400 	.word	0x40020400

08001314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001318:	bf00      	nop
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr
	...

08001324 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	607b      	str	r3, [r7, #4]
 800132e:	4b13      	ldr	r3, [pc, #76]	; (800137c <HAL_MspInit+0x58>)
 8001330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001332:	4a12      	ldr	r2, [pc, #72]	; (800137c <HAL_MspInit+0x58>)
 8001334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001338:	6453      	str	r3, [r2, #68]	; 0x44
 800133a:	4b10      	ldr	r3, [pc, #64]	; (800137c <HAL_MspInit+0x58>)
 800133c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800133e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001342:	607b      	str	r3, [r7, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	4b0c      	ldr	r3, [pc, #48]	; (800137c <HAL_MspInit+0x58>)
 800134c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800134e:	4a0b      	ldr	r2, [pc, #44]	; (800137c <HAL_MspInit+0x58>)
 8001350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001354:	6413      	str	r3, [r2, #64]	; 0x40
 8001356:	4b09      	ldr	r3, [pc, #36]	; (800137c <HAL_MspInit+0x58>)
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	2100      	movs	r1, #0
 8001366:	2005      	movs	r0, #5
 8001368:	f000 fd1f 	bl	8001daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800136c:	2005      	movs	r0, #5
 800136e:	f000 fd38 	bl	8001de2 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800

08001380 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b08a      	sub	sp, #40	; 0x28
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a17      	ldr	r2, [pc, #92]	; (80013fc <HAL_ADC_MspInit+0x7c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d127      	bne.n	80013f2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80013a2:	2300      	movs	r3, #0
 80013a4:	613b      	str	r3, [r7, #16]
 80013a6:	4b16      	ldr	r3, [pc, #88]	; (8001400 <HAL_ADC_MspInit+0x80>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013aa:	4a15      	ldr	r2, [pc, #84]	; (8001400 <HAL_ADC_MspInit+0x80>)
 80013ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b0:	6453      	str	r3, [r2, #68]	; 0x44
 80013b2:	4b13      	ldr	r3, [pc, #76]	; (8001400 <HAL_ADC_MspInit+0x80>)
 80013b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ba:	613b      	str	r3, [r7, #16]
 80013bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <HAL_ADC_MspInit+0x80>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a0e      	ldr	r2, [pc, #56]	; (8001400 <HAL_ADC_MspInit+0x80>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <HAL_ADC_MspInit+0x80>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013da:	2320      	movs	r3, #32
 80013dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013de:	2303      	movs	r3, #3
 80013e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4805      	ldr	r0, [pc, #20]	; (8001404 <HAL_ADC_MspInit+0x84>)
 80013ee:	f000 fd13 	bl	8001e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	; 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40012000 	.word	0x40012000
 8001400:	40023800 	.word	0x40023800
 8001404:	40020000 	.word	0x40020000

08001408 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	; 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a19      	ldr	r2, [pc, #100]	; (800148c <HAL_UART_MspInit+0x84>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d12b      	bne.n	8001482 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	613b      	str	r3, [r7, #16]
 800142e:	4b18      	ldr	r3, [pc, #96]	; (8001490 <HAL_UART_MspInit+0x88>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	4a17      	ldr	r2, [pc, #92]	; (8001490 <HAL_UART_MspInit+0x88>)
 8001434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001438:	6413      	str	r3, [r2, #64]	; 0x40
 800143a:	4b15      	ldr	r3, [pc, #84]	; (8001490 <HAL_UART_MspInit+0x88>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001442:	613b      	str	r3, [r7, #16]
 8001444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
 800144a:	4b11      	ldr	r3, [pc, #68]	; (8001490 <HAL_UART_MspInit+0x88>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a10      	ldr	r2, [pc, #64]	; (8001490 <HAL_UART_MspInit+0x88>)
 8001450:	f043 0301 	orr.w	r3, r3, #1
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <HAL_UART_MspInit+0x88>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0301 	and.w	r3, r3, #1
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001462:	230c      	movs	r3, #12
 8001464:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	2302      	movs	r3, #2
 8001468:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800146e:	2303      	movs	r3, #3
 8001470:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001472:	2307      	movs	r3, #7
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001476:	f107 0314 	add.w	r3, r7, #20
 800147a:	4619      	mov	r1, r3
 800147c:	4805      	ldr	r0, [pc, #20]	; (8001494 <HAL_UART_MspInit+0x8c>)
 800147e:	f000 fccb 	bl	8001e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001482:	bf00      	nop
 8001484:	3728      	adds	r7, #40	; 0x28
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40004400 	.word	0x40004400
 8001490:	40023800 	.word	0x40023800
 8001494:	40020000 	.word	0x40020000

08001498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014aa:	e7fe      	b.n	80014aa <HardFault_Handler+0x4>

080014ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <MemManage_Handler+0x4>

080014b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b6:	e7fe      	b.n	80014b6 <BusFault_Handler+0x4>

080014b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014bc:	e7fe      	b.n	80014bc <UsageFault_Handler+0x4>

080014be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr

080014cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr

080014da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014da:	b480      	push	{r7}
 80014dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ec:	f000 f8d2 	bl	8001694 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f0:	bf00      	nop
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
	...

08001504 <_sbrk>:
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	4a14      	ldr	r2, [pc, #80]	; (8001560 <_sbrk+0x5c>)
 800150e:	4b15      	ldr	r3, [pc, #84]	; (8001564 <_sbrk+0x60>)
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	4b13      	ldr	r3, [pc, #76]	; (8001568 <_sbrk+0x64>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d102      	bne.n	8001526 <_sbrk+0x22>
 8001520:	4b11      	ldr	r3, [pc, #68]	; (8001568 <_sbrk+0x64>)
 8001522:	4a12      	ldr	r2, [pc, #72]	; (800156c <_sbrk+0x68>)
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	4b10      	ldr	r3, [pc, #64]	; (8001568 <_sbrk+0x64>)
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4413      	add	r3, r2
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	429a      	cmp	r2, r3
 8001532:	d207      	bcs.n	8001544 <_sbrk+0x40>
 8001534:	f001 ff32 	bl	800339c <__errno>
 8001538:	4602      	mov	r2, r0
 800153a:	230c      	movs	r3, #12
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	e009      	b.n	8001558 <_sbrk+0x54>
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <_sbrk+0x64>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	4b07      	ldr	r3, [pc, #28]	; (8001568 <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	4a05      	ldr	r2, [pc, #20]	; (8001568 <_sbrk+0x64>)
 8001554:	6013      	str	r3, [r2, #0]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	20020000 	.word	0x20020000
 8001564:	00000400 	.word	0x00000400
 8001568:	20000238 	.word	0x20000238
 800156c:	200002e0 	.word	0x200002e0

08001570 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001574:	4b08      	ldr	r3, [pc, #32]	; (8001598 <SystemInit+0x28>)
 8001576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800157a:	4a07      	ldr	r2, [pc, #28]	; (8001598 <SystemInit+0x28>)
 800157c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001580:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001584:	4b04      	ldr	r3, [pc, #16]	; (8001598 <SystemInit+0x28>)
 8001586:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800158a:	609a      	str	r2, [r3, #8]
#endif
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <Reset_Handler>:
 800159c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80015d4 <LoopFillZerobss+0x14>
 80015a0:	2100      	movs	r1, #0
 80015a2:	e003      	b.n	80015ac <LoopCopyDataInit>

080015a4 <CopyDataInit>:
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <LoopFillZerobss+0x18>)
 80015a6:	585b      	ldr	r3, [r3, r1]
 80015a8:	5043      	str	r3, [r0, r1]
 80015aa:	3104      	adds	r1, #4

080015ac <LoopCopyDataInit>:
 80015ac:	480b      	ldr	r0, [pc, #44]	; (80015dc <LoopFillZerobss+0x1c>)
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <LoopFillZerobss+0x20>)
 80015b0:	1842      	adds	r2, r0, r1
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d3f6      	bcc.n	80015a4 <CopyDataInit>
 80015b6:	4a0b      	ldr	r2, [pc, #44]	; (80015e4 <LoopFillZerobss+0x24>)
 80015b8:	e002      	b.n	80015c0 <LoopFillZerobss>

080015ba <FillZerobss>:
 80015ba:	2300      	movs	r3, #0
 80015bc:	f842 3b04 	str.w	r3, [r2], #4

080015c0 <LoopFillZerobss>:
 80015c0:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <LoopFillZerobss+0x28>)
 80015c2:	429a      	cmp	r2, r3
 80015c4:	d3f9      	bcc.n	80015ba <FillZerobss>
 80015c6:	f7ff ffd3 	bl	8001570 <SystemInit>
 80015ca:	f001 feed 	bl	80033a8 <__libc_init_array>
 80015ce:	f7ff fd0b 	bl	8000fe8 <main>
 80015d2:	4770      	bx	lr
 80015d4:	20020000 	.word	0x20020000
 80015d8:	08007178 	.word	0x08007178
 80015dc:	20000000 	.word	0x20000000
 80015e0:	200001dc 	.word	0x200001dc
 80015e4:	200001dc 	.word	0x200001dc
 80015e8:	200002dc 	.word	0x200002dc

080015ec <ADC_IRQHandler>:
 80015ec:	e7fe      	b.n	80015ec <ADC_IRQHandler>
	...

080015f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015f4:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <HAL_Init+0x40>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a0d      	ldr	r2, [pc, #52]	; (8001630 <HAL_Init+0x40>)
 80015fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <HAL_Init+0x40>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <HAL_Init+0x40>)
 8001606:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800160a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800160c:	4b08      	ldr	r3, [pc, #32]	; (8001630 <HAL_Init+0x40>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a07      	ldr	r2, [pc, #28]	; (8001630 <HAL_Init+0x40>)
 8001612:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001616:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001618:	2003      	movs	r0, #3
 800161a:	f000 fbbb 	bl	8001d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800161e:	2000      	movs	r0, #0
 8001620:	f000 f808 	bl	8001634 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001624:	f7ff fe7e 	bl	8001324 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40023c00 	.word	0x40023c00

08001634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800163c:	4b12      	ldr	r3, [pc, #72]	; (8001688 <HAL_InitTick+0x54>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b12      	ldr	r3, [pc, #72]	; (800168c <HAL_InitTick+0x58>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	4619      	mov	r1, r3
 8001646:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800164a:	fbb3 f3f1 	udiv	r3, r3, r1
 800164e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001652:	4618      	mov	r0, r3
 8001654:	f000 fbd3 	bl	8001dfe <HAL_SYSTICK_Config>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e00e      	b.n	8001680 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b0f      	cmp	r3, #15
 8001666:	d80a      	bhi.n	800167e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001668:	2200      	movs	r2, #0
 800166a:	6879      	ldr	r1, [r7, #4]
 800166c:	f04f 30ff 	mov.w	r0, #4294967295
 8001670:	f000 fb9b 	bl	8001daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001674:	4a06      	ldr	r2, [pc, #24]	; (8001690 <HAL_InitTick+0x5c>)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	e000      	b.n	8001680 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	20000000 	.word	0x20000000
 800168c:	20000008 	.word	0x20000008
 8001690:	20000004 	.word	0x20000004

08001694 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_IncTick+0x20>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	461a      	mov	r2, r3
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <HAL_IncTick+0x24>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4413      	add	r3, r2
 80016a4:	4a04      	ldr	r2, [pc, #16]	; (80016b8 <HAL_IncTick+0x24>)
 80016a6:	6013      	str	r3, [r2, #0]
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	20000008 	.word	0x20000008
 80016b8:	200002d4 	.word	0x200002d4

080016bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  return uwTick;
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <HAL_GetTick+0x14>)
 80016c2:	681b      	ldr	r3, [r3, #0]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	200002d4 	.word	0x200002d4

080016d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016dc:	f7ff ffee 	bl	80016bc <HAL_GetTick>
 80016e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016ec:	d005      	beq.n	80016fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80016ee:	4b09      	ldr	r3, [pc, #36]	; (8001714 <HAL_Delay+0x40>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	461a      	mov	r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	4413      	add	r3, r2
 80016f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80016fa:	bf00      	nop
 80016fc:	f7ff ffde 	bl	80016bc <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	68fa      	ldr	r2, [r7, #12]
 8001708:	429a      	cmp	r2, r3
 800170a:	d8f7      	bhi.n	80016fc <HAL_Delay+0x28>
  {
  }
}
 800170c:	bf00      	nop
 800170e:	3710      	adds	r7, #16
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}
 8001714:	20000008 	.word	0x20000008

08001718 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001720:	2300      	movs	r3, #0
 8001722:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d101      	bne.n	800172e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e033      	b.n	8001796 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001732:	2b00      	cmp	r3, #0
 8001734:	d109      	bne.n	800174a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7ff fe22 	bl	8001380 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2200      	movs	r2, #0
 8001746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800174e:	f003 0310 	and.w	r3, r3, #16
 8001752:	2b00      	cmp	r3, #0
 8001754:	d118      	bne.n	8001788 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800175e:	f023 0302 	bic.w	r3, r3, #2
 8001762:	f043 0202 	orr.w	r2, r3, #2
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f000 f946 	bl	80019fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177a:	f023 0303 	bic.w	r3, r3, #3
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	641a      	str	r2, [r3, #64]	; 0x40
 8001786:	e001      	b.n	800178c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001794:	7bfb      	ldrb	r3, [r7, #15]
}
 8001796:	4618      	mov	r0, r3
 8001798:	3710      	adds	r7, #16
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800179e:	b480      	push	{r7}
 80017a0:	b083      	sub	sp, #12
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d101      	bne.n	80017d4 <HAL_ADC_ConfigChannel+0x1c>
 80017d0:	2302      	movs	r3, #2
 80017d2:	e105      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x228>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2b09      	cmp	r3, #9
 80017e2:	d925      	bls.n	8001830 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68d9      	ldr	r1, [r3, #12]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	461a      	mov	r2, r3
 80017f2:	4613      	mov	r3, r2
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	4413      	add	r3, r2
 80017f8:	3b1e      	subs	r3, #30
 80017fa:	2207      	movs	r2, #7
 80017fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001800:	43da      	mvns	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	400a      	ands	r2, r1
 8001808:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	68d9      	ldr	r1, [r3, #12]
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	689a      	ldr	r2, [r3, #8]
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	b29b      	uxth	r3, r3
 800181a:	4618      	mov	r0, r3
 800181c:	4603      	mov	r3, r0
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	4403      	add	r3, r0
 8001822:	3b1e      	subs	r3, #30
 8001824:	409a      	lsls	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	430a      	orrs	r2, r1
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	e022      	b.n	8001876 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	6919      	ldr	r1, [r3, #16]
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	b29b      	uxth	r3, r3
 800183c:	461a      	mov	r2, r3
 800183e:	4613      	mov	r3, r2
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	4413      	add	r3, r2
 8001844:	2207      	movs	r2, #7
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	400a      	ands	r2, r1
 8001852:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6919      	ldr	r1, [r3, #16]
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	b29b      	uxth	r3, r3
 8001864:	4618      	mov	r0, r3
 8001866:	4603      	mov	r3, r0
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	4403      	add	r3, r0
 800186c:	409a      	lsls	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	430a      	orrs	r2, r1
 8001874:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	2b06      	cmp	r3, #6
 800187c:	d824      	bhi.n	80018c8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685a      	ldr	r2, [r3, #4]
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	3b05      	subs	r3, #5
 8001890:	221f      	movs	r2, #31
 8001892:	fa02 f303 	lsl.w	r3, r2, r3
 8001896:	43da      	mvns	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	400a      	ands	r2, r1
 800189e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	4618      	mov	r0, r3
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	3b05      	subs	r3, #5
 80018ba:	fa00 f203 	lsl.w	r2, r0, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	430a      	orrs	r2, r1
 80018c4:	635a      	str	r2, [r3, #52]	; 0x34
 80018c6:	e04c      	b.n	8001962 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b0c      	cmp	r3, #12
 80018ce:	d824      	bhi.n	800191a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685a      	ldr	r2, [r3, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	3b23      	subs	r3, #35	; 0x23
 80018e2:	221f      	movs	r2, #31
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43da      	mvns	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	400a      	ands	r2, r1
 80018f0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	b29b      	uxth	r3, r3
 80018fe:	4618      	mov	r0, r3
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685a      	ldr	r2, [r3, #4]
 8001904:	4613      	mov	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	3b23      	subs	r3, #35	; 0x23
 800190c:	fa00 f203 	lsl.w	r2, r0, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	430a      	orrs	r2, r1
 8001916:	631a      	str	r2, [r3, #48]	; 0x30
 8001918:	e023      	b.n	8001962 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	4613      	mov	r3, r2
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	3b41      	subs	r3, #65	; 0x41
 800192c:	221f      	movs	r2, #31
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43da      	mvns	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	400a      	ands	r2, r1
 800193a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	b29b      	uxth	r3, r3
 8001948:	4618      	mov	r0, r3
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685a      	ldr	r2, [r3, #4]
 800194e:	4613      	mov	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	3b41      	subs	r3, #65	; 0x41
 8001956:	fa00 f203 	lsl.w	r2, r0, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	430a      	orrs	r2, r1
 8001960:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001962:	4b22      	ldr	r3, [pc, #136]	; (80019ec <HAL_ADC_ConfigChannel+0x234>)
 8001964:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a21      	ldr	r2, [pc, #132]	; (80019f0 <HAL_ADC_ConfigChannel+0x238>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d109      	bne.n	8001984 <HAL_ADC_ConfigChannel+0x1cc>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b12      	cmp	r3, #18
 8001976:	d105      	bne.n	8001984 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a19      	ldr	r2, [pc, #100]	; (80019f0 <HAL_ADC_ConfigChannel+0x238>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d123      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x21e>
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2b10      	cmp	r3, #16
 8001994:	d003      	beq.n	800199e <HAL_ADC_ConfigChannel+0x1e6>
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2b11      	cmp	r3, #17
 800199c:	d11b      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b10      	cmp	r3, #16
 80019b0:	d111      	bne.n	80019d6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <HAL_ADC_ConfigChannel+0x23c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a10      	ldr	r2, [pc, #64]	; (80019f8 <HAL_ADC_ConfigChannel+0x240>)
 80019b8:	fba2 2303 	umull	r2, r3, r2, r3
 80019bc:	0c9a      	lsrs	r2, r3, #18
 80019be:	4613      	mov	r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4413      	add	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019c8:	e002      	b.n	80019d0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d1f9      	bne.n	80019ca <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2200      	movs	r2, #0
 80019da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80019de:	2300      	movs	r3, #0
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	40012300 	.word	0x40012300
 80019f0:	40012000 	.word	0x40012000
 80019f4:	20000000 	.word	0x20000000
 80019f8:	431bde83 	.word	0x431bde83

080019fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a04:	4b79      	ldr	r3, [pc, #484]	; (8001bec <ADC_Init+0x1f0>)
 8001a06:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685a      	ldr	r2, [r3, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	6859      	ldr	r1, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	691b      	ldr	r3, [r3, #16]
 8001a3c:	021a      	lsls	r2, r3, #8
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001a54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6859      	ldr	r1, [r3, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	430a      	orrs	r2, r1
 8001a66:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6899      	ldr	r1, [r3, #8]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68da      	ldr	r2, [r3, #12]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8e:	4a58      	ldr	r2, [pc, #352]	; (8001bf0 <ADC_Init+0x1f4>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d022      	beq.n	8001ada <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689a      	ldr	r2, [r3, #8]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001aa2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	6899      	ldr	r1, [r3, #8]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	689a      	ldr	r2, [r3, #8]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001ac4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	6899      	ldr	r1, [r3, #8]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	e00f      	b.n	8001afa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ae8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	689a      	ldr	r2, [r3, #8]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001af8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0202 	bic.w	r2, r2, #2
 8001b08:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6899      	ldr	r1, [r3, #8]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	7e1b      	ldrb	r3, [r3, #24]
 8001b14:	005a      	lsls	r2, r3, #1
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d01b      	beq.n	8001b60 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	685a      	ldr	r2, [r3, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b36:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	685a      	ldr	r2, [r3, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001b46:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6859      	ldr	r1, [r3, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b52:	3b01      	subs	r3, #1
 8001b54:	035a      	lsls	r2, r3, #13
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	430a      	orrs	r2, r1
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	e007      	b.n	8001b70 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b6e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001b7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	051a      	lsls	r2, r3, #20
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	689a      	ldr	r2, [r3, #8]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	6899      	ldr	r1, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001bb2:	025a      	lsls	r2, r3, #9
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	430a      	orrs	r2, r1
 8001bba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	6899      	ldr	r1, [r3, #8]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	029a      	lsls	r2, r3, #10
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	609a      	str	r2, [r3, #8]
}
 8001be0:	bf00      	nop
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr
 8001bec:	40012300 	.word	0x40012300
 8001bf0:	0f000001 	.word	0x0f000001

08001bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c04:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c10:	4013      	ands	r3, r2
 8001c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c26:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <__NVIC_SetPriorityGrouping+0x44>)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	60d3      	str	r3, [r2, #12]
}
 8001c2c:	bf00      	nop
 8001c2e:	3714      	adds	r7, #20
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <__NVIC_GetPriorityGrouping+0x18>)
 8001c42:	68db      	ldr	r3, [r3, #12]
 8001c44:	0a1b      	lsrs	r3, r3, #8
 8001c46:	f003 0307 	and.w	r3, r3, #7
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr
 8001c54:	e000ed00 	.word	0xe000ed00

08001c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b083      	sub	sp, #12
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	db0b      	blt.n	8001c82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	f003 021f 	and.w	r2, r3, #31
 8001c70:	4907      	ldr	r1, [pc, #28]	; (8001c90 <__NVIC_EnableIRQ+0x38>)
 8001c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c76:	095b      	lsrs	r3, r3, #5
 8001c78:	2001      	movs	r0, #1
 8001c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000e100 	.word	0xe000e100

08001c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	db0a      	blt.n	8001cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	b2da      	uxtb	r2, r3
 8001cac:	490c      	ldr	r1, [pc, #48]	; (8001ce0 <__NVIC_SetPriority+0x4c>)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	0112      	lsls	r2, r2, #4
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	440b      	add	r3, r1
 8001cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cbc:	e00a      	b.n	8001cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	4908      	ldr	r1, [pc, #32]	; (8001ce4 <__NVIC_SetPriority+0x50>)
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	3b04      	subs	r3, #4
 8001ccc:	0112      	lsls	r2, r2, #4
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	440b      	add	r3, r1
 8001cd2:	761a      	strb	r2, [r3, #24]
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr
 8001ce0:	e000e100 	.word	0xe000e100
 8001ce4:	e000ed00 	.word	0xe000ed00

08001ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b089      	sub	sp, #36	; 0x24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	60f8      	str	r0, [r7, #12]
 8001cf0:	60b9      	str	r1, [r7, #8]
 8001cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 0307 	and.w	r3, r3, #7
 8001cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f1c3 0307 	rsb	r3, r3, #7
 8001d02:	2b04      	cmp	r3, #4
 8001d04:	bf28      	it	cs
 8001d06:	2304      	movcs	r3, #4
 8001d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	3304      	adds	r3, #4
 8001d0e:	2b06      	cmp	r3, #6
 8001d10:	d902      	bls.n	8001d18 <NVIC_EncodePriority+0x30>
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	3b03      	subs	r3, #3
 8001d16:	e000      	b.n	8001d1a <NVIC_EncodePriority+0x32>
 8001d18:	2300      	movs	r3, #0
 8001d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d20:	69bb      	ldr	r3, [r7, #24]
 8001d22:	fa02 f303 	lsl.w	r3, r2, r3
 8001d26:	43da      	mvns	r2, r3
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	401a      	ands	r2, r3
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d30:	f04f 31ff 	mov.w	r1, #4294967295
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3a:	43d9      	mvns	r1, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d40:	4313      	orrs	r3, r2
         );
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3724      	adds	r7, #36	; 0x24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
	...

08001d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d60:	d301      	bcc.n	8001d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d62:	2301      	movs	r3, #1
 8001d64:	e00f      	b.n	8001d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <SysTick_Config+0x40>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d6e:	210f      	movs	r1, #15
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	f7ff ff8e 	bl	8001c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d78:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <SysTick_Config+0x40>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d7e:	4b04      	ldr	r3, [pc, #16]	; (8001d90 <SysTick_Config+0x40>)
 8001d80:	2207      	movs	r2, #7
 8001d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d84:	2300      	movs	r3, #0
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	e000e010 	.word	0xe000e010

08001d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7ff ff29 	bl	8001bf4 <__NVIC_SetPriorityGrouping>
}
 8001da2:	bf00      	nop
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}

08001daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	4603      	mov	r3, r0
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
 8001db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001db8:	2300      	movs	r3, #0
 8001dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dbc:	f7ff ff3e 	bl	8001c3c <__NVIC_GetPriorityGrouping>
 8001dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	68b9      	ldr	r1, [r7, #8]
 8001dc6:	6978      	ldr	r0, [r7, #20]
 8001dc8:	f7ff ff8e 	bl	8001ce8 <NVIC_EncodePriority>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7ff ff5d 	bl	8001c94 <__NVIC_SetPriority>
}
 8001dda:	bf00      	nop
 8001ddc:	3718      	adds	r7, #24
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	4603      	mov	r3, r0
 8001dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff ff31 	bl	8001c58 <__NVIC_EnableIRQ>
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff ffa2 	bl	8001d50 <SysTick_Config>
 8001e0c:	4603      	mov	r3, r0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
 8001e32:	e16b      	b.n	800210c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e34:	2201      	movs	r2, #1
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	4013      	ands	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	f040 815a 	bne.w	8002106 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d00b      	beq.n	8001e72 <HAL_GPIO_Init+0x5a>
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d007      	beq.n	8001e72 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e66:	2b11      	cmp	r3, #17
 8001e68:	d003      	beq.n	8001e72 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b12      	cmp	r3, #18
 8001e70:	d130      	bne.n	8001ed4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68da      	ldr	r2, [r3, #12]
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	fa02 f303 	lsl.w	r3, r2, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	69ba      	ldr	r2, [r7, #24]
 8001ea0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	69ba      	ldr	r2, [r7, #24]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	091b      	lsrs	r3, r3, #4
 8001ebe:	f003 0201 	and.w	r2, r3, #1
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	69ba      	ldr	r2, [r7, #24]
 8001ed2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	69ba      	ldr	r2, [r7, #24]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d003      	beq.n	8001f14 <HAL_GPIO_Init+0xfc>
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b12      	cmp	r3, #18
 8001f12:	d123      	bne.n	8001f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	08da      	lsrs	r2, r3, #3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	3208      	adds	r2, #8
 8001f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	f003 0307 	and.w	r3, r3, #7
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	220f      	movs	r2, #15
 8001f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f30:	43db      	mvns	r3, r3
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	4013      	ands	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	691a      	ldr	r2, [r3, #16]
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	08da      	lsrs	r2, r3, #3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	3208      	adds	r2, #8
 8001f56:	69b9      	ldr	r1, [r7, #24]
 8001f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	2203      	movs	r2, #3
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	69ba      	ldr	r2, [r7, #24]
 8001f70:	4013      	ands	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 0203 	and.w	r2, r3, #3
 8001f7c:	69fb      	ldr	r3, [r7, #28]
 8001f7e:	005b      	lsls	r3, r3, #1
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f000 80b4 	beq.w	8002106 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	4b5f      	ldr	r3, [pc, #380]	; (8002120 <HAL_GPIO_Init+0x308>)
 8001fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fa6:	4a5e      	ldr	r2, [pc, #376]	; (8002120 <HAL_GPIO_Init+0x308>)
 8001fa8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fac:	6453      	str	r3, [r2, #68]	; 0x44
 8001fae:	4b5c      	ldr	r3, [pc, #368]	; (8002120 <HAL_GPIO_Init+0x308>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fba:	4a5a      	ldr	r2, [pc, #360]	; (8002124 <HAL_GPIO_Init+0x30c>)
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	089b      	lsrs	r3, r3, #2
 8001fc0:	3302      	adds	r3, #2
 8001fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f003 0303 	and.w	r3, r3, #3
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	220f      	movs	r2, #15
 8001fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a51      	ldr	r2, [pc, #324]	; (8002128 <HAL_GPIO_Init+0x310>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d02b      	beq.n	800203e <HAL_GPIO_Init+0x226>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a50      	ldr	r2, [pc, #320]	; (800212c <HAL_GPIO_Init+0x314>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d025      	beq.n	800203a <HAL_GPIO_Init+0x222>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a4f      	ldr	r2, [pc, #316]	; (8002130 <HAL_GPIO_Init+0x318>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d01f      	beq.n	8002036 <HAL_GPIO_Init+0x21e>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a4e      	ldr	r2, [pc, #312]	; (8002134 <HAL_GPIO_Init+0x31c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d019      	beq.n	8002032 <HAL_GPIO_Init+0x21a>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a4d      	ldr	r2, [pc, #308]	; (8002138 <HAL_GPIO_Init+0x320>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d013      	beq.n	800202e <HAL_GPIO_Init+0x216>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a4c      	ldr	r2, [pc, #304]	; (800213c <HAL_GPIO_Init+0x324>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d00d      	beq.n	800202a <HAL_GPIO_Init+0x212>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4a4b      	ldr	r2, [pc, #300]	; (8002140 <HAL_GPIO_Init+0x328>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d007      	beq.n	8002026 <HAL_GPIO_Init+0x20e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a4a      	ldr	r2, [pc, #296]	; (8002144 <HAL_GPIO_Init+0x32c>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d101      	bne.n	8002022 <HAL_GPIO_Init+0x20a>
 800201e:	2307      	movs	r3, #7
 8002020:	e00e      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002022:	2308      	movs	r3, #8
 8002024:	e00c      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002026:	2306      	movs	r3, #6
 8002028:	e00a      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800202a:	2305      	movs	r3, #5
 800202c:	e008      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800202e:	2304      	movs	r3, #4
 8002030:	e006      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002032:	2303      	movs	r3, #3
 8002034:	e004      	b.n	8002040 <HAL_GPIO_Init+0x228>
 8002036:	2302      	movs	r3, #2
 8002038:	e002      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <HAL_GPIO_Init+0x228>
 800203e:	2300      	movs	r3, #0
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	f002 0203 	and.w	r2, r2, #3
 8002046:	0092      	lsls	r2, r2, #2
 8002048:	4093      	lsls	r3, r2
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	4313      	orrs	r3, r2
 800204e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002050:	4934      	ldr	r1, [pc, #208]	; (8002124 <HAL_GPIO_Init+0x30c>)
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	089b      	lsrs	r3, r3, #2
 8002056:	3302      	adds	r3, #2
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800205e:	4b3a      	ldr	r3, [pc, #232]	; (8002148 <HAL_GPIO_Init+0x330>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	43db      	mvns	r3, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4013      	ands	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d003      	beq.n	8002082 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800207a:	69ba      	ldr	r2, [r7, #24]
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002082:	4a31      	ldr	r2, [pc, #196]	; (8002148 <HAL_GPIO_Init+0x330>)
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002088:	4b2f      	ldr	r3, [pc, #188]	; (8002148 <HAL_GPIO_Init+0x330>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020ac:	4a26      	ldr	r2, [pc, #152]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020b2:	4b25      	ldr	r3, [pc, #148]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4013      	ands	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020d6:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020dc:	4b1a      	ldr	r3, [pc, #104]	; (8002148 <HAL_GPIO_Init+0x330>)
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	69ba      	ldr	r2, [r7, #24]
 80020e8:	4013      	ands	r3, r2
 80020ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002100:	4a11      	ldr	r2, [pc, #68]	; (8002148 <HAL_GPIO_Init+0x330>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3301      	adds	r3, #1
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	2b0f      	cmp	r3, #15
 8002110:	f67f ae90 	bls.w	8001e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002114:	bf00      	nop
 8002116:	3724      	adds	r7, #36	; 0x24
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40023800 	.word	0x40023800
 8002124:	40013800 	.word	0x40013800
 8002128:	40020000 	.word	0x40020000
 800212c:	40020400 	.word	0x40020400
 8002130:	40020800 	.word	0x40020800
 8002134:	40020c00 	.word	0x40020c00
 8002138:	40021000 	.word	0x40021000
 800213c:	40021400 	.word	0x40021400
 8002140:	40021800 	.word	0x40021800
 8002144:	40021c00 	.word	0x40021c00
 8002148:	40013c00 	.word	0x40013c00

0800214c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	460b      	mov	r3, r1
 8002156:	807b      	strh	r3, [r7, #2]
 8002158:	4613      	mov	r3, r2
 800215a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800215c:	787b      	ldrb	r3, [r7, #1]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002162:	887a      	ldrh	r2, [r7, #2]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002168:	e003      	b.n	8002172 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800216a:	887b      	ldrh	r3, [r7, #2]
 800216c:	041a      	lsls	r2, r3, #16
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	619a      	str	r2, [r3, #24]
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
	...

08002180 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d101      	bne.n	8002192 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e25b      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0301 	and.w	r3, r3, #1
 800219a:	2b00      	cmp	r3, #0
 800219c:	d075      	beq.n	800228a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800219e:	4ba3      	ldr	r3, [pc, #652]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d00c      	beq.n	80021c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021aa:	4ba0      	ldr	r3, [pc, #640]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021b2:	2b08      	cmp	r3, #8
 80021b4:	d112      	bne.n	80021dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b6:	4b9d      	ldr	r3, [pc, #628]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021c2:	d10b      	bne.n	80021dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	4b99      	ldr	r3, [pc, #612]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d05b      	beq.n	8002288 <HAL_RCC_OscConfig+0x108>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d157      	bne.n	8002288 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e236      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e4:	d106      	bne.n	80021f4 <HAL_RCC_OscConfig+0x74>
 80021e6:	4b91      	ldr	r3, [pc, #580]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a90      	ldr	r2, [pc, #576]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e01d      	b.n	8002230 <HAL_RCC_OscConfig+0xb0>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0x98>
 80021fe:	4b8b      	ldr	r3, [pc, #556]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a8a      	ldr	r2, [pc, #552]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002204:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b88      	ldr	r3, [pc, #544]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a87      	ldr	r2, [pc, #540]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0xb0>
 8002218:	4b84      	ldr	r3, [pc, #528]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a83      	ldr	r2, [pc, #524]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800221e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b81      	ldr	r3, [pc, #516]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a80      	ldr	r2, [pc, #512]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800222a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800222e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002238:	f7ff fa40 	bl	80016bc <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002240:	f7ff fa3c 	bl	80016bc <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	; 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e1fb      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b76      	ldr	r3, [pc, #472]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0xc0>
 800225e:	e014      	b.n	800228a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002260:	f7ff fa2c 	bl	80016bc <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002268:	f7ff fa28 	bl	80016bc <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	; 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e1e7      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	4b6c      	ldr	r3, [pc, #432]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0xe8>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d063      	beq.n	800235e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002296:	4b65      	ldr	r3, [pc, #404]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00b      	beq.n	80022ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022a2:	4b62      	ldr	r3, [pc, #392]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d11c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ae:	4b5f      	ldr	r3, [pc, #380]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d116      	bne.n	80022e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ba:	4b5c      	ldr	r3, [pc, #368]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d005      	beq.n	80022d2 <HAL_RCC_OscConfig+0x152>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d001      	beq.n	80022d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022ce:	2301      	movs	r3, #1
 80022d0:	e1bb      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d2:	4b56      	ldr	r3, [pc, #344]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	4952      	ldr	r1, [pc, #328]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80022e2:	4313      	orrs	r3, r2
 80022e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022e6:	e03a      	b.n	800235e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d020      	beq.n	8002332 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022f0:	4b4f      	ldr	r3, [pc, #316]	; (8002430 <HAL_RCC_OscConfig+0x2b0>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f6:	f7ff f9e1 	bl	80016bc <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022fe:	f7ff f9dd 	bl	80016bc <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e19c      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002310:	4b46      	ldr	r3, [pc, #280]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0f0      	beq.n	80022fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800231c:	4b43      	ldr	r3, [pc, #268]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	4940      	ldr	r1, [pc, #256]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 800232c:	4313      	orrs	r3, r2
 800232e:	600b      	str	r3, [r1, #0]
 8002330:	e015      	b.n	800235e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002332:	4b3f      	ldr	r3, [pc, #252]	; (8002430 <HAL_RCC_OscConfig+0x2b0>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002338:	f7ff f9c0 	bl	80016bc <HAL_GetTick>
 800233c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800233e:	e008      	b.n	8002352 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002340:	f7ff f9bc 	bl	80016bc <HAL_GetTick>
 8002344:	4602      	mov	r2, r0
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	2b02      	cmp	r3, #2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e17b      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002352:	4b36      	ldr	r3, [pc, #216]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1f0      	bne.n	8002340 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0308 	and.w	r3, r3, #8
 8002366:	2b00      	cmp	r3, #0
 8002368:	d030      	beq.n	80023cc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d016      	beq.n	80023a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002372:	4b30      	ldr	r3, [pc, #192]	; (8002434 <HAL_RCC_OscConfig+0x2b4>)
 8002374:	2201      	movs	r2, #1
 8002376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002378:	f7ff f9a0 	bl	80016bc <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002380:	f7ff f99c 	bl	80016bc <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e15b      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002392:	4b26      	ldr	r3, [pc, #152]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 8002394:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f0      	beq.n	8002380 <HAL_RCC_OscConfig+0x200>
 800239e:	e015      	b.n	80023cc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a0:	4b24      	ldr	r3, [pc, #144]	; (8002434 <HAL_RCC_OscConfig+0x2b4>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a6:	f7ff f989 	bl	80016bc <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ac:	e008      	b.n	80023c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023ae:	f7ff f985 	bl	80016bc <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	2b02      	cmp	r3, #2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e144      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c0:	4b1a      	ldr	r3, [pc, #104]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80023c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d1f0      	bne.n	80023ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	f000 80a0 	beq.w	800251a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023da:	2300      	movs	r3, #0
 80023dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023de:	4b13      	ldr	r3, [pc, #76]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d10f      	bne.n	800240a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	4b0f      	ldr	r3, [pc, #60]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	4a0e      	ldr	r2, [pc, #56]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80023f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023f8:	6413      	str	r3, [r2, #64]	; 0x40
 80023fa:	4b0c      	ldr	r3, [pc, #48]	; (800242c <HAL_RCC_OscConfig+0x2ac>)
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002406:	2301      	movs	r3, #1
 8002408:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800240a:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <HAL_RCC_OscConfig+0x2b8>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002412:	2b00      	cmp	r3, #0
 8002414:	d121      	bne.n	800245a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002416:	4b08      	ldr	r3, [pc, #32]	; (8002438 <HAL_RCC_OscConfig+0x2b8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a07      	ldr	r2, [pc, #28]	; (8002438 <HAL_RCC_OscConfig+0x2b8>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002422:	f7ff f94b 	bl	80016bc <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002428:	e011      	b.n	800244e <HAL_RCC_OscConfig+0x2ce>
 800242a:	bf00      	nop
 800242c:	40023800 	.word	0x40023800
 8002430:	42470000 	.word	0x42470000
 8002434:	42470e80 	.word	0x42470e80
 8002438:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800243c:	f7ff f93e 	bl	80016bc <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e0fd      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244e:	4b81      	ldr	r3, [pc, #516]	; (8002654 <HAL_RCC_OscConfig+0x4d4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002456:	2b00      	cmp	r3, #0
 8002458:	d0f0      	beq.n	800243c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d106      	bne.n	8002470 <HAL_RCC_OscConfig+0x2f0>
 8002462:	4b7d      	ldr	r3, [pc, #500]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002466:	4a7c      	ldr	r2, [pc, #496]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6713      	str	r3, [r2, #112]	; 0x70
 800246e:	e01c      	b.n	80024aa <HAL_RCC_OscConfig+0x32a>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	2b05      	cmp	r3, #5
 8002476:	d10c      	bne.n	8002492 <HAL_RCC_OscConfig+0x312>
 8002478:	4b77      	ldr	r3, [pc, #476]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 800247a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247c:	4a76      	ldr	r2, [pc, #472]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 800247e:	f043 0304 	orr.w	r3, r3, #4
 8002482:	6713      	str	r3, [r2, #112]	; 0x70
 8002484:	4b74      	ldr	r3, [pc, #464]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002488:	4a73      	ldr	r2, [pc, #460]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	6713      	str	r3, [r2, #112]	; 0x70
 8002490:	e00b      	b.n	80024aa <HAL_RCC_OscConfig+0x32a>
 8002492:	4b71      	ldr	r3, [pc, #452]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002494:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002496:	4a70      	ldr	r2, [pc, #448]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002498:	f023 0301 	bic.w	r3, r3, #1
 800249c:	6713      	str	r3, [r2, #112]	; 0x70
 800249e:	4b6e      	ldr	r3, [pc, #440]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80024a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a2:	4a6d      	ldr	r2, [pc, #436]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80024a4:	f023 0304 	bic.w	r3, r3, #4
 80024a8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d015      	beq.n	80024de <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b2:	f7ff f903 	bl	80016bc <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b8:	e00a      	b.n	80024d0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ba:	f7ff f8ff 	bl	80016bc <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e0bc      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d0:	4b61      	ldr	r3, [pc, #388]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80024d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d4:	f003 0302 	and.w	r3, r3, #2
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0ee      	beq.n	80024ba <HAL_RCC_OscConfig+0x33a>
 80024dc:	e014      	b.n	8002508 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024de:	f7ff f8ed 	bl	80016bc <HAL_GetTick>
 80024e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e4:	e00a      	b.n	80024fc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024e6:	f7ff f8e9 	bl	80016bc <HAL_GetTick>
 80024ea:	4602      	mov	r2, r0
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e0a6      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024fc:	4b56      	ldr	r3, [pc, #344]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80024fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1ee      	bne.n	80024e6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002508:	7dfb      	ldrb	r3, [r7, #23]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d105      	bne.n	800251a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800250e:	4b52      	ldr	r3, [pc, #328]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002512:	4a51      	ldr	r2, [pc, #324]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002518:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 8092 	beq.w	8002648 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002524:	4b4c      	ldr	r3, [pc, #304]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 030c 	and.w	r3, r3, #12
 800252c:	2b08      	cmp	r3, #8
 800252e:	d05c      	beq.n	80025ea <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	2b02      	cmp	r3, #2
 8002536:	d141      	bne.n	80025bc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002538:	4b48      	ldr	r3, [pc, #288]	; (800265c <HAL_RCC_OscConfig+0x4dc>)
 800253a:	2200      	movs	r2, #0
 800253c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253e:	f7ff f8bd 	bl	80016bc <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002546:	f7ff f8b9 	bl	80016bc <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e078      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002558:	4b3f      	ldr	r3, [pc, #252]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1f0      	bne.n	8002546 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69da      	ldr	r2, [r3, #28]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a1b      	ldr	r3, [r3, #32]
 800256c:	431a      	orrs	r2, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	019b      	lsls	r3, r3, #6
 8002574:	431a      	orrs	r2, r3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800257a:	085b      	lsrs	r3, r3, #1
 800257c:	3b01      	subs	r3, #1
 800257e:	041b      	lsls	r3, r3, #16
 8002580:	431a      	orrs	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	061b      	lsls	r3, r3, #24
 8002588:	4933      	ldr	r1, [pc, #204]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 800258a:	4313      	orrs	r3, r2
 800258c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800258e:	4b33      	ldr	r3, [pc, #204]	; (800265c <HAL_RCC_OscConfig+0x4dc>)
 8002590:	2201      	movs	r2, #1
 8002592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002594:	f7ff f892 	bl	80016bc <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800259c:	f7ff f88e 	bl	80016bc <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e04d      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025ae:	4b2a      	ldr	r3, [pc, #168]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d0f0      	beq.n	800259c <HAL_RCC_OscConfig+0x41c>
 80025ba:	e045      	b.n	8002648 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025bc:	4b27      	ldr	r3, [pc, #156]	; (800265c <HAL_RCC_OscConfig+0x4dc>)
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c2:	f7ff f87b 	bl	80016bc <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025ca:	f7ff f877 	bl	80016bc <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e036      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025dc:	4b1e      	ldr	r3, [pc, #120]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1f0      	bne.n	80025ca <HAL_RCC_OscConfig+0x44a>
 80025e8:	e02e      	b.n	8002648 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d101      	bne.n	80025f6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e029      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025f6:	4b18      	ldr	r3, [pc, #96]	; (8002658 <HAL_RCC_OscConfig+0x4d8>)
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	429a      	cmp	r2, r3
 8002608:	d11c      	bne.n	8002644 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002614:	429a      	cmp	r2, r3
 8002616:	d115      	bne.n	8002644 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800261e:	4013      	ands	r3, r2
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002624:	4293      	cmp	r3, r2
 8002626:	d10d      	bne.n	8002644 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002632:	429a      	cmp	r2, r3
 8002634:	d106      	bne.n	8002644 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e000      	b.n	800264a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40007000 	.word	0x40007000
 8002658:	40023800 	.word	0x40023800
 800265c:	42470060 	.word	0x42470060

08002660 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e0cc      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002674:	4b68      	ldr	r3, [pc, #416]	; (8002818 <HAL_RCC_ClockConfig+0x1b8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d90c      	bls.n	800269c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002682:	4b65      	ldr	r3, [pc, #404]	; (8002818 <HAL_RCC_ClockConfig+0x1b8>)
 8002684:	683a      	ldr	r2, [r7, #0]
 8002686:	b2d2      	uxtb	r2, r2
 8002688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800268a:	4b63      	ldr	r3, [pc, #396]	; (8002818 <HAL_RCC_ClockConfig+0x1b8>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 030f 	and.w	r3, r3, #15
 8002692:	683a      	ldr	r2, [r7, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d001      	beq.n	800269c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002698:	2301      	movs	r3, #1
 800269a:	e0b8      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d020      	beq.n	80026ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0304 	and.w	r3, r3, #4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d005      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b4:	4b59      	ldr	r3, [pc, #356]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80026b6:	689b      	ldr	r3, [r3, #8]
 80026b8:	4a58      	ldr	r2, [pc, #352]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80026ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80026be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d005      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026cc:	4b53      	ldr	r3, [pc, #332]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	4a52      	ldr	r2, [pc, #328]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80026d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80026d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d8:	4b50      	ldr	r3, [pc, #320]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	494d      	ldr	r1, [pc, #308]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d044      	beq.n	8002780 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d107      	bne.n	800270e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026fe:	4b47      	ldr	r3, [pc, #284]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d119      	bne.n	800273e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e07f      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d003      	beq.n	800271e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800271a:	2b03      	cmp	r3, #3
 800271c:	d107      	bne.n	800272e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271e:	4b3f      	ldr	r3, [pc, #252]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d109      	bne.n	800273e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e06f      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800272e:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e067      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800273e:	4b37      	ldr	r3, [pc, #220]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f023 0203 	bic.w	r2, r3, #3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	4934      	ldr	r1, [pc, #208]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 800274c:	4313      	orrs	r3, r2
 800274e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002750:	f7fe ffb4 	bl	80016bc <HAL_GetTick>
 8002754:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002756:	e00a      	b.n	800276e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002758:	f7fe ffb0 	bl	80016bc <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	f241 3288 	movw	r2, #5000	; 0x1388
 8002766:	4293      	cmp	r3, r2
 8002768:	d901      	bls.n	800276e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e04f      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800276e:	4b2b      	ldr	r3, [pc, #172]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	f003 020c 	and.w	r2, r3, #12
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	429a      	cmp	r2, r3
 800277e:	d1eb      	bne.n	8002758 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002780:	4b25      	ldr	r3, [pc, #148]	; (8002818 <HAL_RCC_ClockConfig+0x1b8>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 030f 	and.w	r3, r3, #15
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	429a      	cmp	r2, r3
 800278c:	d20c      	bcs.n	80027a8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278e:	4b22      	ldr	r3, [pc, #136]	; (8002818 <HAL_RCC_ClockConfig+0x1b8>)
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	b2d2      	uxtb	r2, r2
 8002794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002796:	4b20      	ldr	r3, [pc, #128]	; (8002818 <HAL_RCC_ClockConfig+0x1b8>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	683a      	ldr	r2, [r7, #0]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d001      	beq.n	80027a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e032      	b.n	800280e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d008      	beq.n	80027c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027b4:	4b19      	ldr	r3, [pc, #100]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	4916      	ldr	r1, [pc, #88]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d009      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027d2:	4b12      	ldr	r3, [pc, #72]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	00db      	lsls	r3, r3, #3
 80027e0:	490e      	ldr	r1, [pc, #56]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80027e6:	f000 f821 	bl	800282c <HAL_RCC_GetSysClockFreq>
 80027ea:	4601      	mov	r1, r0
 80027ec:	4b0b      	ldr	r3, [pc, #44]	; (800281c <HAL_RCC_ClockConfig+0x1bc>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	4a0a      	ldr	r2, [pc, #40]	; (8002820 <HAL_RCC_ClockConfig+0x1c0>)
 80027f8:	5cd3      	ldrb	r3, [r2, r3]
 80027fa:	fa21 f303 	lsr.w	r3, r1, r3
 80027fe:	4a09      	ldr	r2, [pc, #36]	; (8002824 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_RCC_ClockConfig+0x1c8>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe ff14 	bl	8001634 <HAL_InitTick>

  return HAL_OK;
 800280c:	2300      	movs	r3, #0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023c00 	.word	0x40023c00
 800281c:	40023800 	.word	0x40023800
 8002820:	08006e98 	.word	0x08006e98
 8002824:	20000000 	.word	0x20000000
 8002828:	20000004 	.word	0x20000004

0800282c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800282c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	2300      	movs	r3, #0
 8002838:	60fb      	str	r3, [r7, #12]
 800283a:	2300      	movs	r3, #0
 800283c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002842:	4b63      	ldr	r3, [pc, #396]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 030c 	and.w	r3, r3, #12
 800284a:	2b04      	cmp	r3, #4
 800284c:	d007      	beq.n	800285e <HAL_RCC_GetSysClockFreq+0x32>
 800284e:	2b08      	cmp	r3, #8
 8002850:	d008      	beq.n	8002864 <HAL_RCC_GetSysClockFreq+0x38>
 8002852:	2b00      	cmp	r3, #0
 8002854:	f040 80b4 	bne.w	80029c0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002858:	4b5e      	ldr	r3, [pc, #376]	; (80029d4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800285a:	60bb      	str	r3, [r7, #8]
       break;
 800285c:	e0b3      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800285e:	4b5e      	ldr	r3, [pc, #376]	; (80029d8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002860:	60bb      	str	r3, [r7, #8]
      break;
 8002862:	e0b0      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002864:	4b5a      	ldr	r3, [pc, #360]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800286c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800286e:	4b58      	ldr	r3, [pc, #352]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d04a      	beq.n	8002910 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800287a:	4b55      	ldr	r3, [pc, #340]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	099b      	lsrs	r3, r3, #6
 8002880:	f04f 0400 	mov.w	r4, #0
 8002884:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002888:	f04f 0200 	mov.w	r2, #0
 800288c:	ea03 0501 	and.w	r5, r3, r1
 8002890:	ea04 0602 	and.w	r6, r4, r2
 8002894:	4629      	mov	r1, r5
 8002896:	4632      	mov	r2, r6
 8002898:	f04f 0300 	mov.w	r3, #0
 800289c:	f04f 0400 	mov.w	r4, #0
 80028a0:	0154      	lsls	r4, r2, #5
 80028a2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80028a6:	014b      	lsls	r3, r1, #5
 80028a8:	4619      	mov	r1, r3
 80028aa:	4622      	mov	r2, r4
 80028ac:	1b49      	subs	r1, r1, r5
 80028ae:	eb62 0206 	sbc.w	r2, r2, r6
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	f04f 0400 	mov.w	r4, #0
 80028ba:	0194      	lsls	r4, r2, #6
 80028bc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80028c0:	018b      	lsls	r3, r1, #6
 80028c2:	1a5b      	subs	r3, r3, r1
 80028c4:	eb64 0402 	sbc.w	r4, r4, r2
 80028c8:	f04f 0100 	mov.w	r1, #0
 80028cc:	f04f 0200 	mov.w	r2, #0
 80028d0:	00e2      	lsls	r2, r4, #3
 80028d2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80028d6:	00d9      	lsls	r1, r3, #3
 80028d8:	460b      	mov	r3, r1
 80028da:	4614      	mov	r4, r2
 80028dc:	195b      	adds	r3, r3, r5
 80028de:	eb44 0406 	adc.w	r4, r4, r6
 80028e2:	f04f 0100 	mov.w	r1, #0
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	0262      	lsls	r2, r4, #9
 80028ec:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80028f0:	0259      	lsls	r1, r3, #9
 80028f2:	460b      	mov	r3, r1
 80028f4:	4614      	mov	r4, r2
 80028f6:	4618      	mov	r0, r3
 80028f8:	4621      	mov	r1, r4
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f04f 0400 	mov.w	r4, #0
 8002900:	461a      	mov	r2, r3
 8002902:	4623      	mov	r3, r4
 8002904:	f7fe f9c0 	bl	8000c88 <__aeabi_uldivmod>
 8002908:	4603      	mov	r3, r0
 800290a:	460c      	mov	r4, r1
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	e049      	b.n	80029a4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002910:	4b2f      	ldr	r3, [pc, #188]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	099b      	lsrs	r3, r3, #6
 8002916:	f04f 0400 	mov.w	r4, #0
 800291a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	ea03 0501 	and.w	r5, r3, r1
 8002926:	ea04 0602 	and.w	r6, r4, r2
 800292a:	4629      	mov	r1, r5
 800292c:	4632      	mov	r2, r6
 800292e:	f04f 0300 	mov.w	r3, #0
 8002932:	f04f 0400 	mov.w	r4, #0
 8002936:	0154      	lsls	r4, r2, #5
 8002938:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800293c:	014b      	lsls	r3, r1, #5
 800293e:	4619      	mov	r1, r3
 8002940:	4622      	mov	r2, r4
 8002942:	1b49      	subs	r1, r1, r5
 8002944:	eb62 0206 	sbc.w	r2, r2, r6
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	f04f 0400 	mov.w	r4, #0
 8002950:	0194      	lsls	r4, r2, #6
 8002952:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002956:	018b      	lsls	r3, r1, #6
 8002958:	1a5b      	subs	r3, r3, r1
 800295a:	eb64 0402 	sbc.w	r4, r4, r2
 800295e:	f04f 0100 	mov.w	r1, #0
 8002962:	f04f 0200 	mov.w	r2, #0
 8002966:	00e2      	lsls	r2, r4, #3
 8002968:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800296c:	00d9      	lsls	r1, r3, #3
 800296e:	460b      	mov	r3, r1
 8002970:	4614      	mov	r4, r2
 8002972:	195b      	adds	r3, r3, r5
 8002974:	eb44 0406 	adc.w	r4, r4, r6
 8002978:	f04f 0100 	mov.w	r1, #0
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	02a2      	lsls	r2, r4, #10
 8002982:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002986:	0299      	lsls	r1, r3, #10
 8002988:	460b      	mov	r3, r1
 800298a:	4614      	mov	r4, r2
 800298c:	4618      	mov	r0, r3
 800298e:	4621      	mov	r1, r4
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f04f 0400 	mov.w	r4, #0
 8002996:	461a      	mov	r2, r3
 8002998:	4623      	mov	r3, r4
 800299a:	f7fe f975 	bl	8000c88 <__aeabi_uldivmod>
 800299e:	4603      	mov	r3, r0
 80029a0:	460c      	mov	r4, r1
 80029a2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80029a4:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	0c1b      	lsrs	r3, r3, #16
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	3301      	adds	r3, #1
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029bc:	60bb      	str	r3, [r7, #8]
      break;
 80029be:	e002      	b.n	80029c6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029c0:	4b04      	ldr	r3, [pc, #16]	; (80029d4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80029c2:	60bb      	str	r3, [r7, #8]
      break;
 80029c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029c6:	68bb      	ldr	r3, [r7, #8]
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029d0:	40023800 	.word	0x40023800
 80029d4:	00f42400 	.word	0x00f42400
 80029d8:	007a1200 	.word	0x007a1200

080029dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029e0:	4b03      	ldr	r3, [pc, #12]	; (80029f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029e2:	681b      	ldr	r3, [r3, #0]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	20000000 	.word	0x20000000

080029f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80029f8:	f7ff fff0 	bl	80029dc <HAL_RCC_GetHCLKFreq>
 80029fc:	4601      	mov	r1, r0
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	0a9b      	lsrs	r3, r3, #10
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	4a03      	ldr	r2, [pc, #12]	; (8002a18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a0a:	5cd3      	ldrb	r3, [r2, r3]
 8002a0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40023800 	.word	0x40023800
 8002a18:	08006ea8 	.word	0x08006ea8

08002a1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a20:	f7ff ffdc 	bl	80029dc <HAL_RCC_GetHCLKFreq>
 8002a24:	4601      	mov	r1, r0
 8002a26:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	0b5b      	lsrs	r3, r3, #13
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	4a03      	ldr	r2, [pc, #12]	; (8002a40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a32:	5cd3      	ldrb	r3, [r2, r3]
 8002a34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	08006ea8 	.word	0x08006ea8

08002a44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e03f      	b.n	8002ad6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d106      	bne.n	8002a70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7fe fccc 	bl	8001408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2224      	movs	r2, #36	; 0x24
 8002a74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	68da      	ldr	r2, [r3, #12]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f90b 	bl	8002ca4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	691a      	ldr	r2, [r3, #16]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002a9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	695a      	ldr	r2, [r3, #20]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002aac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68da      	ldr	r2, [r3, #12]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002abc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2220      	movs	r2, #32
 8002ad0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b088      	sub	sp, #32
 8002ae2:	af02      	add	r7, sp, #8
 8002ae4:	60f8      	str	r0, [r7, #12]
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	603b      	str	r3, [r7, #0]
 8002aea:	4613      	mov	r3, r2
 8002aec:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	2b20      	cmp	r3, #32
 8002afc:	f040 8083 	bne.w	8002c06 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <HAL_UART_Transmit+0x2e>
 8002b06:	88fb      	ldrh	r3, [r7, #6]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e07b      	b.n	8002c08 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d101      	bne.n	8002b1e <HAL_UART_Transmit+0x40>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e074      	b.n	8002c08 <HAL_UART_Transmit+0x12a>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2201      	movs	r2, #1
 8002b22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2221      	movs	r2, #33	; 0x21
 8002b30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002b34:	f7fe fdc2 	bl	80016bc <HAL_GetTick>
 8002b38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	88fa      	ldrh	r2, [r7, #6]
 8002b3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	88fa      	ldrh	r2, [r7, #6]
 8002b44:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002b4e:	e042      	b.n	8002bd6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	3b01      	subs	r3, #1
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b66:	d122      	bne.n	8002bae <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2180      	movs	r1, #128	; 0x80
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 f84c 	bl	8002c10 <UART_WaitOnFlagUntilTimeout>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e042      	b.n	8002c08 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	461a      	mov	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b94:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d103      	bne.n	8002ba6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	e017      	b.n	8002bd6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	60bb      	str	r3, [r7, #8]
 8002bac:	e013      	b.n	8002bd6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2180      	movs	r1, #128	; 0x80
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 f829 	bl	8002c10 <UART_WaitOnFlagUntilTimeout>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e01f      	b.n	8002c08 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	1c5a      	adds	r2, r3, #1
 8002bcc:	60ba      	str	r2, [r7, #8]
 8002bce:	781a      	ldrb	r2, [r3, #0]
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1b7      	bne.n	8002b50 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	2200      	movs	r2, #0
 8002be8:	2140      	movs	r1, #64	; 0x40
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 f810 	bl	8002c10 <UART_WaitOnFlagUntilTimeout>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e006      	b.n	8002c08 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002c06:	2302      	movs	r3, #2
  }
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	603b      	str	r3, [r7, #0]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c20:	e02c      	b.n	8002c7c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c28:	d028      	beq.n	8002c7c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d007      	beq.n	8002c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c30:	f7fe fd44 	bl	80016bc <HAL_GetTick>
 8002c34:	4602      	mov	r2, r0
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d21d      	bcs.n	8002c7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c4e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	695a      	ldr	r2, [r3, #20]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0201 	bic.w	r2, r2, #1
 8002c5e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2220      	movs	r2, #32
 8002c64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e00f      	b.n	8002c9c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	4013      	ands	r3, r2
 8002c86:	68ba      	ldr	r2, [r7, #8]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	bf0c      	ite	eq
 8002c8c:	2301      	moveq	r3, #1
 8002c8e:	2300      	movne	r3, #0
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	461a      	mov	r2, r3
 8002c94:	79fb      	ldrb	r3, [r7, #7]
 8002c96:	429a      	cmp	r2, r3
 8002c98:	d0c3      	beq.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3710      	adds	r7, #16
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ca8:	b085      	sub	sp, #20
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	691b      	ldr	r3, [r3, #16]
 8002cb4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	431a      	orrs	r2, r3
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68db      	ldr	r3, [r3, #12]
 8002ce2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002ce6:	f023 030c 	bic.w	r3, r3, #12
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6812      	ldr	r2, [r2, #0]
 8002cee:	68f9      	ldr	r1, [r7, #12]
 8002cf0:	430b      	orrs	r3, r1
 8002cf2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	695b      	ldr	r3, [r3, #20]
 8002cfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	699a      	ldr	r2, [r3, #24]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	430a      	orrs	r2, r1
 8002d08:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d12:	f040 818b 	bne.w	800302c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4ac1      	ldr	r2, [pc, #772]	; (8003020 <UART_SetConfig+0x37c>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d005      	beq.n	8002d2c <UART_SetConfig+0x88>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4abf      	ldr	r2, [pc, #764]	; (8003024 <UART_SetConfig+0x380>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	f040 80bd 	bne.w	8002ea6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d2c:	f7ff fe76 	bl	8002a1c <HAL_RCC_GetPCLK2Freq>
 8002d30:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	461d      	mov	r5, r3
 8002d36:	f04f 0600 	mov.w	r6, #0
 8002d3a:	46a8      	mov	r8, r5
 8002d3c:	46b1      	mov	r9, r6
 8002d3e:	eb18 0308 	adds.w	r3, r8, r8
 8002d42:	eb49 0409 	adc.w	r4, r9, r9
 8002d46:	4698      	mov	r8, r3
 8002d48:	46a1      	mov	r9, r4
 8002d4a:	eb18 0805 	adds.w	r8, r8, r5
 8002d4e:	eb49 0906 	adc.w	r9, r9, r6
 8002d52:	f04f 0100 	mov.w	r1, #0
 8002d56:	f04f 0200 	mov.w	r2, #0
 8002d5a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d5e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d62:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d66:	4688      	mov	r8, r1
 8002d68:	4691      	mov	r9, r2
 8002d6a:	eb18 0005 	adds.w	r0, r8, r5
 8002d6e:	eb49 0106 	adc.w	r1, r9, r6
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	461d      	mov	r5, r3
 8002d78:	f04f 0600 	mov.w	r6, #0
 8002d7c:	196b      	adds	r3, r5, r5
 8002d7e:	eb46 0406 	adc.w	r4, r6, r6
 8002d82:	461a      	mov	r2, r3
 8002d84:	4623      	mov	r3, r4
 8002d86:	f7fd ff7f 	bl	8000c88 <__aeabi_uldivmod>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	461a      	mov	r2, r3
 8002d90:	4ba5      	ldr	r3, [pc, #660]	; (8003028 <UART_SetConfig+0x384>)
 8002d92:	fba3 2302 	umull	r2, r3, r3, r2
 8002d96:	095b      	lsrs	r3, r3, #5
 8002d98:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	461d      	mov	r5, r3
 8002da0:	f04f 0600 	mov.w	r6, #0
 8002da4:	46a9      	mov	r9, r5
 8002da6:	46b2      	mov	sl, r6
 8002da8:	eb19 0309 	adds.w	r3, r9, r9
 8002dac:	eb4a 040a 	adc.w	r4, sl, sl
 8002db0:	4699      	mov	r9, r3
 8002db2:	46a2      	mov	sl, r4
 8002db4:	eb19 0905 	adds.w	r9, r9, r5
 8002db8:	eb4a 0a06 	adc.w	sl, sl, r6
 8002dbc:	f04f 0100 	mov.w	r1, #0
 8002dc0:	f04f 0200 	mov.w	r2, #0
 8002dc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dc8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002dcc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002dd0:	4689      	mov	r9, r1
 8002dd2:	4692      	mov	sl, r2
 8002dd4:	eb19 0005 	adds.w	r0, r9, r5
 8002dd8:	eb4a 0106 	adc.w	r1, sl, r6
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	461d      	mov	r5, r3
 8002de2:	f04f 0600 	mov.w	r6, #0
 8002de6:	196b      	adds	r3, r5, r5
 8002de8:	eb46 0406 	adc.w	r4, r6, r6
 8002dec:	461a      	mov	r2, r3
 8002dee:	4623      	mov	r3, r4
 8002df0:	f7fd ff4a 	bl	8000c88 <__aeabi_uldivmod>
 8002df4:	4603      	mov	r3, r0
 8002df6:	460c      	mov	r4, r1
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4b8b      	ldr	r3, [pc, #556]	; (8003028 <UART_SetConfig+0x384>)
 8002dfc:	fba3 1302 	umull	r1, r3, r3, r2
 8002e00:	095b      	lsrs	r3, r3, #5
 8002e02:	2164      	movs	r1, #100	; 0x64
 8002e04:	fb01 f303 	mul.w	r3, r1, r3
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	3332      	adds	r3, #50	; 0x32
 8002e0e:	4a86      	ldr	r2, [pc, #536]	; (8003028 <UART_SetConfig+0x384>)
 8002e10:	fba2 2303 	umull	r2, r3, r2, r3
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e1c:	4498      	add	r8, r3
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	461d      	mov	r5, r3
 8002e22:	f04f 0600 	mov.w	r6, #0
 8002e26:	46a9      	mov	r9, r5
 8002e28:	46b2      	mov	sl, r6
 8002e2a:	eb19 0309 	adds.w	r3, r9, r9
 8002e2e:	eb4a 040a 	adc.w	r4, sl, sl
 8002e32:	4699      	mov	r9, r3
 8002e34:	46a2      	mov	sl, r4
 8002e36:	eb19 0905 	adds.w	r9, r9, r5
 8002e3a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002e3e:	f04f 0100 	mov.w	r1, #0
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e52:	4689      	mov	r9, r1
 8002e54:	4692      	mov	sl, r2
 8002e56:	eb19 0005 	adds.w	r0, r9, r5
 8002e5a:	eb4a 0106 	adc.w	r1, sl, r6
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	461d      	mov	r5, r3
 8002e64:	f04f 0600 	mov.w	r6, #0
 8002e68:	196b      	adds	r3, r5, r5
 8002e6a:	eb46 0406 	adc.w	r4, r6, r6
 8002e6e:	461a      	mov	r2, r3
 8002e70:	4623      	mov	r3, r4
 8002e72:	f7fd ff09 	bl	8000c88 <__aeabi_uldivmod>
 8002e76:	4603      	mov	r3, r0
 8002e78:	460c      	mov	r4, r1
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	4b6a      	ldr	r3, [pc, #424]	; (8003028 <UART_SetConfig+0x384>)
 8002e7e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e82:	095b      	lsrs	r3, r3, #5
 8002e84:	2164      	movs	r1, #100	; 0x64
 8002e86:	fb01 f303 	mul.w	r3, r1, r3
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	3332      	adds	r3, #50	; 0x32
 8002e90:	4a65      	ldr	r2, [pc, #404]	; (8003028 <UART_SetConfig+0x384>)
 8002e92:	fba2 2303 	umull	r2, r3, r2, r3
 8002e96:	095b      	lsrs	r3, r3, #5
 8002e98:	f003 0207 	and.w	r2, r3, #7
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4442      	add	r2, r8
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	e26f      	b.n	8003386 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ea6:	f7ff fda5 	bl	80029f4 <HAL_RCC_GetPCLK1Freq>
 8002eaa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	461d      	mov	r5, r3
 8002eb0:	f04f 0600 	mov.w	r6, #0
 8002eb4:	46a8      	mov	r8, r5
 8002eb6:	46b1      	mov	r9, r6
 8002eb8:	eb18 0308 	adds.w	r3, r8, r8
 8002ebc:	eb49 0409 	adc.w	r4, r9, r9
 8002ec0:	4698      	mov	r8, r3
 8002ec2:	46a1      	mov	r9, r4
 8002ec4:	eb18 0805 	adds.w	r8, r8, r5
 8002ec8:	eb49 0906 	adc.w	r9, r9, r6
 8002ecc:	f04f 0100 	mov.w	r1, #0
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002ed8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002edc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ee0:	4688      	mov	r8, r1
 8002ee2:	4691      	mov	r9, r2
 8002ee4:	eb18 0005 	adds.w	r0, r8, r5
 8002ee8:	eb49 0106 	adc.w	r1, r9, r6
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	461d      	mov	r5, r3
 8002ef2:	f04f 0600 	mov.w	r6, #0
 8002ef6:	196b      	adds	r3, r5, r5
 8002ef8:	eb46 0406 	adc.w	r4, r6, r6
 8002efc:	461a      	mov	r2, r3
 8002efe:	4623      	mov	r3, r4
 8002f00:	f7fd fec2 	bl	8000c88 <__aeabi_uldivmod>
 8002f04:	4603      	mov	r3, r0
 8002f06:	460c      	mov	r4, r1
 8002f08:	461a      	mov	r2, r3
 8002f0a:	4b47      	ldr	r3, [pc, #284]	; (8003028 <UART_SetConfig+0x384>)
 8002f0c:	fba3 2302 	umull	r2, r3, r3, r2
 8002f10:	095b      	lsrs	r3, r3, #5
 8002f12:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	461d      	mov	r5, r3
 8002f1a:	f04f 0600 	mov.w	r6, #0
 8002f1e:	46a9      	mov	r9, r5
 8002f20:	46b2      	mov	sl, r6
 8002f22:	eb19 0309 	adds.w	r3, r9, r9
 8002f26:	eb4a 040a 	adc.w	r4, sl, sl
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	46a2      	mov	sl, r4
 8002f2e:	eb19 0905 	adds.w	r9, r9, r5
 8002f32:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f36:	f04f 0100 	mov.w	r1, #0
 8002f3a:	f04f 0200 	mov.w	r2, #0
 8002f3e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f42:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f46:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f4a:	4689      	mov	r9, r1
 8002f4c:	4692      	mov	sl, r2
 8002f4e:	eb19 0005 	adds.w	r0, r9, r5
 8002f52:	eb4a 0106 	adc.w	r1, sl, r6
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	461d      	mov	r5, r3
 8002f5c:	f04f 0600 	mov.w	r6, #0
 8002f60:	196b      	adds	r3, r5, r5
 8002f62:	eb46 0406 	adc.w	r4, r6, r6
 8002f66:	461a      	mov	r2, r3
 8002f68:	4623      	mov	r3, r4
 8002f6a:	f7fd fe8d 	bl	8000c88 <__aeabi_uldivmod>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	460c      	mov	r4, r1
 8002f72:	461a      	mov	r2, r3
 8002f74:	4b2c      	ldr	r3, [pc, #176]	; (8003028 <UART_SetConfig+0x384>)
 8002f76:	fba3 1302 	umull	r1, r3, r3, r2
 8002f7a:	095b      	lsrs	r3, r3, #5
 8002f7c:	2164      	movs	r1, #100	; 0x64
 8002f7e:	fb01 f303 	mul.w	r3, r1, r3
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	00db      	lsls	r3, r3, #3
 8002f86:	3332      	adds	r3, #50	; 0x32
 8002f88:	4a27      	ldr	r2, [pc, #156]	; (8003028 <UART_SetConfig+0x384>)
 8002f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8e:	095b      	lsrs	r3, r3, #5
 8002f90:	005b      	lsls	r3, r3, #1
 8002f92:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f96:	4498      	add	r8, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	461d      	mov	r5, r3
 8002f9c:	f04f 0600 	mov.w	r6, #0
 8002fa0:	46a9      	mov	r9, r5
 8002fa2:	46b2      	mov	sl, r6
 8002fa4:	eb19 0309 	adds.w	r3, r9, r9
 8002fa8:	eb4a 040a 	adc.w	r4, sl, sl
 8002fac:	4699      	mov	r9, r3
 8002fae:	46a2      	mov	sl, r4
 8002fb0:	eb19 0905 	adds.w	r9, r9, r5
 8002fb4:	eb4a 0a06 	adc.w	sl, sl, r6
 8002fb8:	f04f 0100 	mov.w	r1, #0
 8002fbc:	f04f 0200 	mov.w	r2, #0
 8002fc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fc4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002fc8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002fcc:	4689      	mov	r9, r1
 8002fce:	4692      	mov	sl, r2
 8002fd0:	eb19 0005 	adds.w	r0, r9, r5
 8002fd4:	eb4a 0106 	adc.w	r1, sl, r6
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	461d      	mov	r5, r3
 8002fde:	f04f 0600 	mov.w	r6, #0
 8002fe2:	196b      	adds	r3, r5, r5
 8002fe4:	eb46 0406 	adc.w	r4, r6, r6
 8002fe8:	461a      	mov	r2, r3
 8002fea:	4623      	mov	r3, r4
 8002fec:	f7fd fe4c 	bl	8000c88 <__aeabi_uldivmod>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	460c      	mov	r4, r1
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <UART_SetConfig+0x384>)
 8002ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8002ffc:	095b      	lsrs	r3, r3, #5
 8002ffe:	2164      	movs	r1, #100	; 0x64
 8003000:	fb01 f303 	mul.w	r3, r1, r3
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	00db      	lsls	r3, r3, #3
 8003008:	3332      	adds	r3, #50	; 0x32
 800300a:	4a07      	ldr	r2, [pc, #28]	; (8003028 <UART_SetConfig+0x384>)
 800300c:	fba2 2303 	umull	r2, r3, r2, r3
 8003010:	095b      	lsrs	r3, r3, #5
 8003012:	f003 0207 	and.w	r2, r3, #7
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4442      	add	r2, r8
 800301c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800301e:	e1b2      	b.n	8003386 <UART_SetConfig+0x6e2>
 8003020:	40011000 	.word	0x40011000
 8003024:	40011400 	.word	0x40011400
 8003028:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4ad7      	ldr	r2, [pc, #860]	; (8003390 <UART_SetConfig+0x6ec>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d005      	beq.n	8003042 <UART_SetConfig+0x39e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4ad6      	ldr	r2, [pc, #856]	; (8003394 <UART_SetConfig+0x6f0>)
 800303c:	4293      	cmp	r3, r2
 800303e:	f040 80d1 	bne.w	80031e4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003042:	f7ff fceb 	bl	8002a1c <HAL_RCC_GetPCLK2Freq>
 8003046:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	469a      	mov	sl, r3
 800304c:	f04f 0b00 	mov.w	fp, #0
 8003050:	46d0      	mov	r8, sl
 8003052:	46d9      	mov	r9, fp
 8003054:	eb18 0308 	adds.w	r3, r8, r8
 8003058:	eb49 0409 	adc.w	r4, r9, r9
 800305c:	4698      	mov	r8, r3
 800305e:	46a1      	mov	r9, r4
 8003060:	eb18 080a 	adds.w	r8, r8, sl
 8003064:	eb49 090b 	adc.w	r9, r9, fp
 8003068:	f04f 0100 	mov.w	r1, #0
 800306c:	f04f 0200 	mov.w	r2, #0
 8003070:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003074:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003078:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800307c:	4688      	mov	r8, r1
 800307e:	4691      	mov	r9, r2
 8003080:	eb1a 0508 	adds.w	r5, sl, r8
 8003084:	eb4b 0609 	adc.w	r6, fp, r9
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	4619      	mov	r1, r3
 800308e:	f04f 0200 	mov.w	r2, #0
 8003092:	f04f 0300 	mov.w	r3, #0
 8003096:	f04f 0400 	mov.w	r4, #0
 800309a:	0094      	lsls	r4, r2, #2
 800309c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030a0:	008b      	lsls	r3, r1, #2
 80030a2:	461a      	mov	r2, r3
 80030a4:	4623      	mov	r3, r4
 80030a6:	4628      	mov	r0, r5
 80030a8:	4631      	mov	r1, r6
 80030aa:	f7fd fded 	bl	8000c88 <__aeabi_uldivmod>
 80030ae:	4603      	mov	r3, r0
 80030b0:	460c      	mov	r4, r1
 80030b2:	461a      	mov	r2, r3
 80030b4:	4bb8      	ldr	r3, [pc, #736]	; (8003398 <UART_SetConfig+0x6f4>)
 80030b6:	fba3 2302 	umull	r2, r3, r3, r2
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	469b      	mov	fp, r3
 80030c4:	f04f 0c00 	mov.w	ip, #0
 80030c8:	46d9      	mov	r9, fp
 80030ca:	46e2      	mov	sl, ip
 80030cc:	eb19 0309 	adds.w	r3, r9, r9
 80030d0:	eb4a 040a 	adc.w	r4, sl, sl
 80030d4:	4699      	mov	r9, r3
 80030d6:	46a2      	mov	sl, r4
 80030d8:	eb19 090b 	adds.w	r9, r9, fp
 80030dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80030e0:	f04f 0100 	mov.w	r1, #0
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80030f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80030f4:	4689      	mov	r9, r1
 80030f6:	4692      	mov	sl, r2
 80030f8:	eb1b 0509 	adds.w	r5, fp, r9
 80030fc:	eb4c 060a 	adc.w	r6, ip, sl
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	4619      	mov	r1, r3
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	f04f 0400 	mov.w	r4, #0
 8003112:	0094      	lsls	r4, r2, #2
 8003114:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003118:	008b      	lsls	r3, r1, #2
 800311a:	461a      	mov	r2, r3
 800311c:	4623      	mov	r3, r4
 800311e:	4628      	mov	r0, r5
 8003120:	4631      	mov	r1, r6
 8003122:	f7fd fdb1 	bl	8000c88 <__aeabi_uldivmod>
 8003126:	4603      	mov	r3, r0
 8003128:	460c      	mov	r4, r1
 800312a:	461a      	mov	r2, r3
 800312c:	4b9a      	ldr	r3, [pc, #616]	; (8003398 <UART_SetConfig+0x6f4>)
 800312e:	fba3 1302 	umull	r1, r3, r3, r2
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	2164      	movs	r1, #100	; 0x64
 8003136:	fb01 f303 	mul.w	r3, r1, r3
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	3332      	adds	r3, #50	; 0x32
 8003140:	4a95      	ldr	r2, [pc, #596]	; (8003398 <UART_SetConfig+0x6f4>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	095b      	lsrs	r3, r3, #5
 8003148:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800314c:	4498      	add	r8, r3
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	469b      	mov	fp, r3
 8003152:	f04f 0c00 	mov.w	ip, #0
 8003156:	46d9      	mov	r9, fp
 8003158:	46e2      	mov	sl, ip
 800315a:	eb19 0309 	adds.w	r3, r9, r9
 800315e:	eb4a 040a 	adc.w	r4, sl, sl
 8003162:	4699      	mov	r9, r3
 8003164:	46a2      	mov	sl, r4
 8003166:	eb19 090b 	adds.w	r9, r9, fp
 800316a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800316e:	f04f 0100 	mov.w	r1, #0
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800317a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800317e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003182:	4689      	mov	r9, r1
 8003184:	4692      	mov	sl, r2
 8003186:	eb1b 0509 	adds.w	r5, fp, r9
 800318a:	eb4c 060a 	adc.w	r6, ip, sl
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	4619      	mov	r1, r3
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	f04f 0400 	mov.w	r4, #0
 80031a0:	0094      	lsls	r4, r2, #2
 80031a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80031a6:	008b      	lsls	r3, r1, #2
 80031a8:	461a      	mov	r2, r3
 80031aa:	4623      	mov	r3, r4
 80031ac:	4628      	mov	r0, r5
 80031ae:	4631      	mov	r1, r6
 80031b0:	f7fd fd6a 	bl	8000c88 <__aeabi_uldivmod>
 80031b4:	4603      	mov	r3, r0
 80031b6:	460c      	mov	r4, r1
 80031b8:	461a      	mov	r2, r3
 80031ba:	4b77      	ldr	r3, [pc, #476]	; (8003398 <UART_SetConfig+0x6f4>)
 80031bc:	fba3 1302 	umull	r1, r3, r3, r2
 80031c0:	095b      	lsrs	r3, r3, #5
 80031c2:	2164      	movs	r1, #100	; 0x64
 80031c4:	fb01 f303 	mul.w	r3, r1, r3
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	3332      	adds	r3, #50	; 0x32
 80031ce:	4a72      	ldr	r2, [pc, #456]	; (8003398 <UART_SetConfig+0x6f4>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	f003 020f 	and.w	r2, r3, #15
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4442      	add	r2, r8
 80031e0:	609a      	str	r2, [r3, #8]
 80031e2:	e0d0      	b.n	8003386 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80031e4:	f7ff fc06 	bl	80029f4 <HAL_RCC_GetPCLK1Freq>
 80031e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	469a      	mov	sl, r3
 80031ee:	f04f 0b00 	mov.w	fp, #0
 80031f2:	46d0      	mov	r8, sl
 80031f4:	46d9      	mov	r9, fp
 80031f6:	eb18 0308 	adds.w	r3, r8, r8
 80031fa:	eb49 0409 	adc.w	r4, r9, r9
 80031fe:	4698      	mov	r8, r3
 8003200:	46a1      	mov	r9, r4
 8003202:	eb18 080a 	adds.w	r8, r8, sl
 8003206:	eb49 090b 	adc.w	r9, r9, fp
 800320a:	f04f 0100 	mov.w	r1, #0
 800320e:	f04f 0200 	mov.w	r2, #0
 8003212:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003216:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800321a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800321e:	4688      	mov	r8, r1
 8003220:	4691      	mov	r9, r2
 8003222:	eb1a 0508 	adds.w	r5, sl, r8
 8003226:	eb4b 0609 	adc.w	r6, fp, r9
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	4619      	mov	r1, r3
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	f04f 0300 	mov.w	r3, #0
 8003238:	f04f 0400 	mov.w	r4, #0
 800323c:	0094      	lsls	r4, r2, #2
 800323e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003242:	008b      	lsls	r3, r1, #2
 8003244:	461a      	mov	r2, r3
 8003246:	4623      	mov	r3, r4
 8003248:	4628      	mov	r0, r5
 800324a:	4631      	mov	r1, r6
 800324c:	f7fd fd1c 	bl	8000c88 <__aeabi_uldivmod>
 8003250:	4603      	mov	r3, r0
 8003252:	460c      	mov	r4, r1
 8003254:	461a      	mov	r2, r3
 8003256:	4b50      	ldr	r3, [pc, #320]	; (8003398 <UART_SetConfig+0x6f4>)
 8003258:	fba3 2302 	umull	r2, r3, r3, r2
 800325c:	095b      	lsrs	r3, r3, #5
 800325e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	469b      	mov	fp, r3
 8003266:	f04f 0c00 	mov.w	ip, #0
 800326a:	46d9      	mov	r9, fp
 800326c:	46e2      	mov	sl, ip
 800326e:	eb19 0309 	adds.w	r3, r9, r9
 8003272:	eb4a 040a 	adc.w	r4, sl, sl
 8003276:	4699      	mov	r9, r3
 8003278:	46a2      	mov	sl, r4
 800327a:	eb19 090b 	adds.w	r9, r9, fp
 800327e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003282:	f04f 0100 	mov.w	r1, #0
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800328e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003292:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003296:	4689      	mov	r9, r1
 8003298:	4692      	mov	sl, r2
 800329a:	eb1b 0509 	adds.w	r5, fp, r9
 800329e:	eb4c 060a 	adc.w	r6, ip, sl
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4619      	mov	r1, r3
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	f04f 0300 	mov.w	r3, #0
 80032b0:	f04f 0400 	mov.w	r4, #0
 80032b4:	0094      	lsls	r4, r2, #2
 80032b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032ba:	008b      	lsls	r3, r1, #2
 80032bc:	461a      	mov	r2, r3
 80032be:	4623      	mov	r3, r4
 80032c0:	4628      	mov	r0, r5
 80032c2:	4631      	mov	r1, r6
 80032c4:	f7fd fce0 	bl	8000c88 <__aeabi_uldivmod>
 80032c8:	4603      	mov	r3, r0
 80032ca:	460c      	mov	r4, r1
 80032cc:	461a      	mov	r2, r3
 80032ce:	4b32      	ldr	r3, [pc, #200]	; (8003398 <UART_SetConfig+0x6f4>)
 80032d0:	fba3 1302 	umull	r1, r3, r3, r2
 80032d4:	095b      	lsrs	r3, r3, #5
 80032d6:	2164      	movs	r1, #100	; 0x64
 80032d8:	fb01 f303 	mul.w	r3, r1, r3
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	3332      	adds	r3, #50	; 0x32
 80032e2:	4a2d      	ldr	r2, [pc, #180]	; (8003398 <UART_SetConfig+0x6f4>)
 80032e4:	fba2 2303 	umull	r2, r3, r2, r3
 80032e8:	095b      	lsrs	r3, r3, #5
 80032ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032ee:	4498      	add	r8, r3
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	469b      	mov	fp, r3
 80032f4:	f04f 0c00 	mov.w	ip, #0
 80032f8:	46d9      	mov	r9, fp
 80032fa:	46e2      	mov	sl, ip
 80032fc:	eb19 0309 	adds.w	r3, r9, r9
 8003300:	eb4a 040a 	adc.w	r4, sl, sl
 8003304:	4699      	mov	r9, r3
 8003306:	46a2      	mov	sl, r4
 8003308:	eb19 090b 	adds.w	r9, r9, fp
 800330c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003310:	f04f 0100 	mov.w	r1, #0
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800331c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003320:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003324:	4689      	mov	r9, r1
 8003326:	4692      	mov	sl, r2
 8003328:	eb1b 0509 	adds.w	r5, fp, r9
 800332c:	eb4c 060a 	adc.w	r6, ip, sl
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	4619      	mov	r1, r3
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	f04f 0400 	mov.w	r4, #0
 8003342:	0094      	lsls	r4, r2, #2
 8003344:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003348:	008b      	lsls	r3, r1, #2
 800334a:	461a      	mov	r2, r3
 800334c:	4623      	mov	r3, r4
 800334e:	4628      	mov	r0, r5
 8003350:	4631      	mov	r1, r6
 8003352:	f7fd fc99 	bl	8000c88 <__aeabi_uldivmod>
 8003356:	4603      	mov	r3, r0
 8003358:	460c      	mov	r4, r1
 800335a:	461a      	mov	r2, r3
 800335c:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <UART_SetConfig+0x6f4>)
 800335e:	fba3 1302 	umull	r1, r3, r3, r2
 8003362:	095b      	lsrs	r3, r3, #5
 8003364:	2164      	movs	r1, #100	; 0x64
 8003366:	fb01 f303 	mul.w	r3, r1, r3
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	011b      	lsls	r3, r3, #4
 800336e:	3332      	adds	r3, #50	; 0x32
 8003370:	4a09      	ldr	r2, [pc, #36]	; (8003398 <UART_SetConfig+0x6f4>)
 8003372:	fba2 2303 	umull	r2, r3, r2, r3
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	f003 020f 	and.w	r2, r3, #15
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4442      	add	r2, r8
 8003382:	609a      	str	r2, [r3, #8]
}
 8003384:	e7ff      	b.n	8003386 <UART_SetConfig+0x6e2>
 8003386:	bf00      	nop
 8003388:	3714      	adds	r7, #20
 800338a:	46bd      	mov	sp, r7
 800338c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003390:	40011000 	.word	0x40011000
 8003394:	40011400 	.word	0x40011400
 8003398:	51eb851f 	.word	0x51eb851f

0800339c <__errno>:
 800339c:	4b01      	ldr	r3, [pc, #4]	; (80033a4 <__errno+0x8>)
 800339e:	6818      	ldr	r0, [r3, #0]
 80033a0:	4770      	bx	lr
 80033a2:	bf00      	nop
 80033a4:	2000000c 	.word	0x2000000c

080033a8 <__libc_init_array>:
 80033a8:	b570      	push	{r4, r5, r6, lr}
 80033aa:	4e0d      	ldr	r6, [pc, #52]	; (80033e0 <__libc_init_array+0x38>)
 80033ac:	4c0d      	ldr	r4, [pc, #52]	; (80033e4 <__libc_init_array+0x3c>)
 80033ae:	1ba4      	subs	r4, r4, r6
 80033b0:	10a4      	asrs	r4, r4, #2
 80033b2:	2500      	movs	r5, #0
 80033b4:	42a5      	cmp	r5, r4
 80033b6:	d109      	bne.n	80033cc <__libc_init_array+0x24>
 80033b8:	4e0b      	ldr	r6, [pc, #44]	; (80033e8 <__libc_init_array+0x40>)
 80033ba:	4c0c      	ldr	r4, [pc, #48]	; (80033ec <__libc_init_array+0x44>)
 80033bc:	f003 fd56 	bl	8006e6c <_init>
 80033c0:	1ba4      	subs	r4, r4, r6
 80033c2:	10a4      	asrs	r4, r4, #2
 80033c4:	2500      	movs	r5, #0
 80033c6:	42a5      	cmp	r5, r4
 80033c8:	d105      	bne.n	80033d6 <__libc_init_array+0x2e>
 80033ca:	bd70      	pop	{r4, r5, r6, pc}
 80033cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033d0:	4798      	blx	r3
 80033d2:	3501      	adds	r5, #1
 80033d4:	e7ee      	b.n	80033b4 <__libc_init_array+0xc>
 80033d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80033da:	4798      	blx	r3
 80033dc:	3501      	adds	r5, #1
 80033de:	e7f2      	b.n	80033c6 <__libc_init_array+0x1e>
 80033e0:	08007170 	.word	0x08007170
 80033e4:	08007170 	.word	0x08007170
 80033e8:	08007170 	.word	0x08007170
 80033ec:	08007174 	.word	0x08007174

080033f0 <memset>:
 80033f0:	4402      	add	r2, r0
 80033f2:	4603      	mov	r3, r0
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d100      	bne.n	80033fa <memset+0xa>
 80033f8:	4770      	bx	lr
 80033fa:	f803 1b01 	strb.w	r1, [r3], #1
 80033fe:	e7f9      	b.n	80033f4 <memset+0x4>

08003400 <__cvt>:
 8003400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003404:	ec55 4b10 	vmov	r4, r5, d0
 8003408:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800340a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800340e:	2d00      	cmp	r5, #0
 8003410:	460e      	mov	r6, r1
 8003412:	4691      	mov	r9, r2
 8003414:	4619      	mov	r1, r3
 8003416:	bfb8      	it	lt
 8003418:	4622      	movlt	r2, r4
 800341a:	462b      	mov	r3, r5
 800341c:	f027 0720 	bic.w	r7, r7, #32
 8003420:	bfbb      	ittet	lt
 8003422:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003426:	461d      	movlt	r5, r3
 8003428:	2300      	movge	r3, #0
 800342a:	232d      	movlt	r3, #45	; 0x2d
 800342c:	bfb8      	it	lt
 800342e:	4614      	movlt	r4, r2
 8003430:	2f46      	cmp	r7, #70	; 0x46
 8003432:	700b      	strb	r3, [r1, #0]
 8003434:	d004      	beq.n	8003440 <__cvt+0x40>
 8003436:	2f45      	cmp	r7, #69	; 0x45
 8003438:	d100      	bne.n	800343c <__cvt+0x3c>
 800343a:	3601      	adds	r6, #1
 800343c:	2102      	movs	r1, #2
 800343e:	e000      	b.n	8003442 <__cvt+0x42>
 8003440:	2103      	movs	r1, #3
 8003442:	ab03      	add	r3, sp, #12
 8003444:	9301      	str	r3, [sp, #4]
 8003446:	ab02      	add	r3, sp, #8
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	4632      	mov	r2, r6
 800344c:	4653      	mov	r3, sl
 800344e:	ec45 4b10 	vmov	d0, r4, r5
 8003452:	f001 fd75 	bl	8004f40 <_dtoa_r>
 8003456:	2f47      	cmp	r7, #71	; 0x47
 8003458:	4680      	mov	r8, r0
 800345a:	d102      	bne.n	8003462 <__cvt+0x62>
 800345c:	f019 0f01 	tst.w	r9, #1
 8003460:	d026      	beq.n	80034b0 <__cvt+0xb0>
 8003462:	2f46      	cmp	r7, #70	; 0x46
 8003464:	eb08 0906 	add.w	r9, r8, r6
 8003468:	d111      	bne.n	800348e <__cvt+0x8e>
 800346a:	f898 3000 	ldrb.w	r3, [r8]
 800346e:	2b30      	cmp	r3, #48	; 0x30
 8003470:	d10a      	bne.n	8003488 <__cvt+0x88>
 8003472:	2200      	movs	r2, #0
 8003474:	2300      	movs	r3, #0
 8003476:	4620      	mov	r0, r4
 8003478:	4629      	mov	r1, r5
 800347a:	f7fd fb25 	bl	8000ac8 <__aeabi_dcmpeq>
 800347e:	b918      	cbnz	r0, 8003488 <__cvt+0x88>
 8003480:	f1c6 0601 	rsb	r6, r6, #1
 8003484:	f8ca 6000 	str.w	r6, [sl]
 8003488:	f8da 3000 	ldr.w	r3, [sl]
 800348c:	4499      	add	r9, r3
 800348e:	2200      	movs	r2, #0
 8003490:	2300      	movs	r3, #0
 8003492:	4620      	mov	r0, r4
 8003494:	4629      	mov	r1, r5
 8003496:	f7fd fb17 	bl	8000ac8 <__aeabi_dcmpeq>
 800349a:	b938      	cbnz	r0, 80034ac <__cvt+0xac>
 800349c:	2230      	movs	r2, #48	; 0x30
 800349e:	9b03      	ldr	r3, [sp, #12]
 80034a0:	454b      	cmp	r3, r9
 80034a2:	d205      	bcs.n	80034b0 <__cvt+0xb0>
 80034a4:	1c59      	adds	r1, r3, #1
 80034a6:	9103      	str	r1, [sp, #12]
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e7f8      	b.n	800349e <__cvt+0x9e>
 80034ac:	f8cd 900c 	str.w	r9, [sp, #12]
 80034b0:	9b03      	ldr	r3, [sp, #12]
 80034b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80034b4:	eba3 0308 	sub.w	r3, r3, r8
 80034b8:	4640      	mov	r0, r8
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	b004      	add	sp, #16
 80034be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080034c2 <__exponent>:
 80034c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80034c4:	2900      	cmp	r1, #0
 80034c6:	4604      	mov	r4, r0
 80034c8:	bfba      	itte	lt
 80034ca:	4249      	neglt	r1, r1
 80034cc:	232d      	movlt	r3, #45	; 0x2d
 80034ce:	232b      	movge	r3, #43	; 0x2b
 80034d0:	2909      	cmp	r1, #9
 80034d2:	f804 2b02 	strb.w	r2, [r4], #2
 80034d6:	7043      	strb	r3, [r0, #1]
 80034d8:	dd20      	ble.n	800351c <__exponent+0x5a>
 80034da:	f10d 0307 	add.w	r3, sp, #7
 80034de:	461f      	mov	r7, r3
 80034e0:	260a      	movs	r6, #10
 80034e2:	fb91 f5f6 	sdiv	r5, r1, r6
 80034e6:	fb06 1115 	mls	r1, r6, r5, r1
 80034ea:	3130      	adds	r1, #48	; 0x30
 80034ec:	2d09      	cmp	r5, #9
 80034ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80034f2:	f103 32ff 	add.w	r2, r3, #4294967295
 80034f6:	4629      	mov	r1, r5
 80034f8:	dc09      	bgt.n	800350e <__exponent+0x4c>
 80034fa:	3130      	adds	r1, #48	; 0x30
 80034fc:	3b02      	subs	r3, #2
 80034fe:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003502:	42bb      	cmp	r3, r7
 8003504:	4622      	mov	r2, r4
 8003506:	d304      	bcc.n	8003512 <__exponent+0x50>
 8003508:	1a10      	subs	r0, r2, r0
 800350a:	b003      	add	sp, #12
 800350c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800350e:	4613      	mov	r3, r2
 8003510:	e7e7      	b.n	80034e2 <__exponent+0x20>
 8003512:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003516:	f804 2b01 	strb.w	r2, [r4], #1
 800351a:	e7f2      	b.n	8003502 <__exponent+0x40>
 800351c:	2330      	movs	r3, #48	; 0x30
 800351e:	4419      	add	r1, r3
 8003520:	7083      	strb	r3, [r0, #2]
 8003522:	1d02      	adds	r2, r0, #4
 8003524:	70c1      	strb	r1, [r0, #3]
 8003526:	e7ef      	b.n	8003508 <__exponent+0x46>

08003528 <_printf_float>:
 8003528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800352c:	b08d      	sub	sp, #52	; 0x34
 800352e:	460c      	mov	r4, r1
 8003530:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003534:	4616      	mov	r6, r2
 8003536:	461f      	mov	r7, r3
 8003538:	4605      	mov	r5, r0
 800353a:	f002 fde5 	bl	8006108 <_localeconv_r>
 800353e:	6803      	ldr	r3, [r0, #0]
 8003540:	9304      	str	r3, [sp, #16]
 8003542:	4618      	mov	r0, r3
 8003544:	f7fc fe44 	bl	80001d0 <strlen>
 8003548:	2300      	movs	r3, #0
 800354a:	930a      	str	r3, [sp, #40]	; 0x28
 800354c:	f8d8 3000 	ldr.w	r3, [r8]
 8003550:	9005      	str	r0, [sp, #20]
 8003552:	3307      	adds	r3, #7
 8003554:	f023 0307 	bic.w	r3, r3, #7
 8003558:	f103 0208 	add.w	r2, r3, #8
 800355c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003560:	f8d4 b000 	ldr.w	fp, [r4]
 8003564:	f8c8 2000 	str.w	r2, [r8]
 8003568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800356c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003570:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003574:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003578:	9307      	str	r3, [sp, #28]
 800357a:	f8cd 8018 	str.w	r8, [sp, #24]
 800357e:	f04f 32ff 	mov.w	r2, #4294967295
 8003582:	4ba7      	ldr	r3, [pc, #668]	; (8003820 <_printf_float+0x2f8>)
 8003584:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003588:	f7fd fad0 	bl	8000b2c <__aeabi_dcmpun>
 800358c:	bb70      	cbnz	r0, 80035ec <_printf_float+0xc4>
 800358e:	f04f 32ff 	mov.w	r2, #4294967295
 8003592:	4ba3      	ldr	r3, [pc, #652]	; (8003820 <_printf_float+0x2f8>)
 8003594:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003598:	f7fd faaa 	bl	8000af0 <__aeabi_dcmple>
 800359c:	bb30      	cbnz	r0, 80035ec <_printf_float+0xc4>
 800359e:	2200      	movs	r2, #0
 80035a0:	2300      	movs	r3, #0
 80035a2:	4640      	mov	r0, r8
 80035a4:	4649      	mov	r1, r9
 80035a6:	f7fd fa99 	bl	8000adc <__aeabi_dcmplt>
 80035aa:	b110      	cbz	r0, 80035b2 <_printf_float+0x8a>
 80035ac:	232d      	movs	r3, #45	; 0x2d
 80035ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035b2:	4a9c      	ldr	r2, [pc, #624]	; (8003824 <_printf_float+0x2fc>)
 80035b4:	4b9c      	ldr	r3, [pc, #624]	; (8003828 <_printf_float+0x300>)
 80035b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80035ba:	bf8c      	ite	hi
 80035bc:	4690      	movhi	r8, r2
 80035be:	4698      	movls	r8, r3
 80035c0:	2303      	movs	r3, #3
 80035c2:	f02b 0204 	bic.w	r2, fp, #4
 80035c6:	6123      	str	r3, [r4, #16]
 80035c8:	6022      	str	r2, [r4, #0]
 80035ca:	f04f 0900 	mov.w	r9, #0
 80035ce:	9700      	str	r7, [sp, #0]
 80035d0:	4633      	mov	r3, r6
 80035d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80035d4:	4621      	mov	r1, r4
 80035d6:	4628      	mov	r0, r5
 80035d8:	f000 f9e6 	bl	80039a8 <_printf_common>
 80035dc:	3001      	adds	r0, #1
 80035de:	f040 808d 	bne.w	80036fc <_printf_float+0x1d4>
 80035e2:	f04f 30ff 	mov.w	r0, #4294967295
 80035e6:	b00d      	add	sp, #52	; 0x34
 80035e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035ec:	4642      	mov	r2, r8
 80035ee:	464b      	mov	r3, r9
 80035f0:	4640      	mov	r0, r8
 80035f2:	4649      	mov	r1, r9
 80035f4:	f7fd fa9a 	bl	8000b2c <__aeabi_dcmpun>
 80035f8:	b110      	cbz	r0, 8003600 <_printf_float+0xd8>
 80035fa:	4a8c      	ldr	r2, [pc, #560]	; (800382c <_printf_float+0x304>)
 80035fc:	4b8c      	ldr	r3, [pc, #560]	; (8003830 <_printf_float+0x308>)
 80035fe:	e7da      	b.n	80035b6 <_printf_float+0x8e>
 8003600:	6861      	ldr	r1, [r4, #4]
 8003602:	1c4b      	adds	r3, r1, #1
 8003604:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003608:	a80a      	add	r0, sp, #40	; 0x28
 800360a:	d13e      	bne.n	800368a <_printf_float+0x162>
 800360c:	2306      	movs	r3, #6
 800360e:	6063      	str	r3, [r4, #4]
 8003610:	2300      	movs	r3, #0
 8003612:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8003616:	ab09      	add	r3, sp, #36	; 0x24
 8003618:	9300      	str	r3, [sp, #0]
 800361a:	ec49 8b10 	vmov	d0, r8, r9
 800361e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003622:	6022      	str	r2, [r4, #0]
 8003624:	f8cd a004 	str.w	sl, [sp, #4]
 8003628:	6861      	ldr	r1, [r4, #4]
 800362a:	4628      	mov	r0, r5
 800362c:	f7ff fee8 	bl	8003400 <__cvt>
 8003630:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003634:	2b47      	cmp	r3, #71	; 0x47
 8003636:	4680      	mov	r8, r0
 8003638:	d109      	bne.n	800364e <_printf_float+0x126>
 800363a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800363c:	1cd8      	adds	r0, r3, #3
 800363e:	db02      	blt.n	8003646 <_printf_float+0x11e>
 8003640:	6862      	ldr	r2, [r4, #4]
 8003642:	4293      	cmp	r3, r2
 8003644:	dd47      	ble.n	80036d6 <_printf_float+0x1ae>
 8003646:	f1aa 0a02 	sub.w	sl, sl, #2
 800364a:	fa5f fa8a 	uxtb.w	sl, sl
 800364e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003652:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003654:	d824      	bhi.n	80036a0 <_printf_float+0x178>
 8003656:	3901      	subs	r1, #1
 8003658:	4652      	mov	r2, sl
 800365a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800365e:	9109      	str	r1, [sp, #36]	; 0x24
 8003660:	f7ff ff2f 	bl	80034c2 <__exponent>
 8003664:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003666:	1813      	adds	r3, r2, r0
 8003668:	2a01      	cmp	r2, #1
 800366a:	4681      	mov	r9, r0
 800366c:	6123      	str	r3, [r4, #16]
 800366e:	dc02      	bgt.n	8003676 <_printf_float+0x14e>
 8003670:	6822      	ldr	r2, [r4, #0]
 8003672:	07d1      	lsls	r1, r2, #31
 8003674:	d501      	bpl.n	800367a <_printf_float+0x152>
 8003676:	3301      	adds	r3, #1
 8003678:	6123      	str	r3, [r4, #16]
 800367a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0a5      	beq.n	80035ce <_printf_float+0xa6>
 8003682:	232d      	movs	r3, #45	; 0x2d
 8003684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003688:	e7a1      	b.n	80035ce <_printf_float+0xa6>
 800368a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800368e:	f000 8177 	beq.w	8003980 <_printf_float+0x458>
 8003692:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003696:	d1bb      	bne.n	8003610 <_printf_float+0xe8>
 8003698:	2900      	cmp	r1, #0
 800369a:	d1b9      	bne.n	8003610 <_printf_float+0xe8>
 800369c:	2301      	movs	r3, #1
 800369e:	e7b6      	b.n	800360e <_printf_float+0xe6>
 80036a0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80036a4:	d119      	bne.n	80036da <_printf_float+0x1b2>
 80036a6:	2900      	cmp	r1, #0
 80036a8:	6863      	ldr	r3, [r4, #4]
 80036aa:	dd0c      	ble.n	80036c6 <_printf_float+0x19e>
 80036ac:	6121      	str	r1, [r4, #16]
 80036ae:	b913      	cbnz	r3, 80036b6 <_printf_float+0x18e>
 80036b0:	6822      	ldr	r2, [r4, #0]
 80036b2:	07d2      	lsls	r2, r2, #31
 80036b4:	d502      	bpl.n	80036bc <_printf_float+0x194>
 80036b6:	3301      	adds	r3, #1
 80036b8:	440b      	add	r3, r1
 80036ba:	6123      	str	r3, [r4, #16]
 80036bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036be:	65a3      	str	r3, [r4, #88]	; 0x58
 80036c0:	f04f 0900 	mov.w	r9, #0
 80036c4:	e7d9      	b.n	800367a <_printf_float+0x152>
 80036c6:	b913      	cbnz	r3, 80036ce <_printf_float+0x1a6>
 80036c8:	6822      	ldr	r2, [r4, #0]
 80036ca:	07d0      	lsls	r0, r2, #31
 80036cc:	d501      	bpl.n	80036d2 <_printf_float+0x1aa>
 80036ce:	3302      	adds	r3, #2
 80036d0:	e7f3      	b.n	80036ba <_printf_float+0x192>
 80036d2:	2301      	movs	r3, #1
 80036d4:	e7f1      	b.n	80036ba <_printf_float+0x192>
 80036d6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80036da:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80036de:	4293      	cmp	r3, r2
 80036e0:	db05      	blt.n	80036ee <_printf_float+0x1c6>
 80036e2:	6822      	ldr	r2, [r4, #0]
 80036e4:	6123      	str	r3, [r4, #16]
 80036e6:	07d1      	lsls	r1, r2, #31
 80036e8:	d5e8      	bpl.n	80036bc <_printf_float+0x194>
 80036ea:	3301      	adds	r3, #1
 80036ec:	e7e5      	b.n	80036ba <_printf_float+0x192>
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	bfd4      	ite	le
 80036f2:	f1c3 0302 	rsble	r3, r3, #2
 80036f6:	2301      	movgt	r3, #1
 80036f8:	4413      	add	r3, r2
 80036fa:	e7de      	b.n	80036ba <_printf_float+0x192>
 80036fc:	6823      	ldr	r3, [r4, #0]
 80036fe:	055a      	lsls	r2, r3, #21
 8003700:	d407      	bmi.n	8003712 <_printf_float+0x1ea>
 8003702:	6923      	ldr	r3, [r4, #16]
 8003704:	4642      	mov	r2, r8
 8003706:	4631      	mov	r1, r6
 8003708:	4628      	mov	r0, r5
 800370a:	47b8      	blx	r7
 800370c:	3001      	adds	r0, #1
 800370e:	d12b      	bne.n	8003768 <_printf_float+0x240>
 8003710:	e767      	b.n	80035e2 <_printf_float+0xba>
 8003712:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003716:	f240 80dc 	bls.w	80038d2 <_printf_float+0x3aa>
 800371a:	2200      	movs	r2, #0
 800371c:	2300      	movs	r3, #0
 800371e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003722:	f7fd f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8003726:	2800      	cmp	r0, #0
 8003728:	d033      	beq.n	8003792 <_printf_float+0x26a>
 800372a:	2301      	movs	r3, #1
 800372c:	4a41      	ldr	r2, [pc, #260]	; (8003834 <_printf_float+0x30c>)
 800372e:	4631      	mov	r1, r6
 8003730:	4628      	mov	r0, r5
 8003732:	47b8      	blx	r7
 8003734:	3001      	adds	r0, #1
 8003736:	f43f af54 	beq.w	80035e2 <_printf_float+0xba>
 800373a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800373e:	429a      	cmp	r2, r3
 8003740:	db02      	blt.n	8003748 <_printf_float+0x220>
 8003742:	6823      	ldr	r3, [r4, #0]
 8003744:	07d8      	lsls	r0, r3, #31
 8003746:	d50f      	bpl.n	8003768 <_printf_float+0x240>
 8003748:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800374c:	4631      	mov	r1, r6
 800374e:	4628      	mov	r0, r5
 8003750:	47b8      	blx	r7
 8003752:	3001      	adds	r0, #1
 8003754:	f43f af45 	beq.w	80035e2 <_printf_float+0xba>
 8003758:	f04f 0800 	mov.w	r8, #0
 800375c:	f104 091a 	add.w	r9, r4, #26
 8003760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003762:	3b01      	subs	r3, #1
 8003764:	4543      	cmp	r3, r8
 8003766:	dc09      	bgt.n	800377c <_printf_float+0x254>
 8003768:	6823      	ldr	r3, [r4, #0]
 800376a:	079b      	lsls	r3, r3, #30
 800376c:	f100 8103 	bmi.w	8003976 <_printf_float+0x44e>
 8003770:	68e0      	ldr	r0, [r4, #12]
 8003772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003774:	4298      	cmp	r0, r3
 8003776:	bfb8      	it	lt
 8003778:	4618      	movlt	r0, r3
 800377a:	e734      	b.n	80035e6 <_printf_float+0xbe>
 800377c:	2301      	movs	r3, #1
 800377e:	464a      	mov	r2, r9
 8003780:	4631      	mov	r1, r6
 8003782:	4628      	mov	r0, r5
 8003784:	47b8      	blx	r7
 8003786:	3001      	adds	r0, #1
 8003788:	f43f af2b 	beq.w	80035e2 <_printf_float+0xba>
 800378c:	f108 0801 	add.w	r8, r8, #1
 8003790:	e7e6      	b.n	8003760 <_printf_float+0x238>
 8003792:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003794:	2b00      	cmp	r3, #0
 8003796:	dc2b      	bgt.n	80037f0 <_printf_float+0x2c8>
 8003798:	2301      	movs	r3, #1
 800379a:	4a26      	ldr	r2, [pc, #152]	; (8003834 <_printf_float+0x30c>)
 800379c:	4631      	mov	r1, r6
 800379e:	4628      	mov	r0, r5
 80037a0:	47b8      	blx	r7
 80037a2:	3001      	adds	r0, #1
 80037a4:	f43f af1d 	beq.w	80035e2 <_printf_float+0xba>
 80037a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037aa:	b923      	cbnz	r3, 80037b6 <_printf_float+0x28e>
 80037ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037ae:	b913      	cbnz	r3, 80037b6 <_printf_float+0x28e>
 80037b0:	6823      	ldr	r3, [r4, #0]
 80037b2:	07d9      	lsls	r1, r3, #31
 80037b4:	d5d8      	bpl.n	8003768 <_printf_float+0x240>
 80037b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80037ba:	4631      	mov	r1, r6
 80037bc:	4628      	mov	r0, r5
 80037be:	47b8      	blx	r7
 80037c0:	3001      	adds	r0, #1
 80037c2:	f43f af0e 	beq.w	80035e2 <_printf_float+0xba>
 80037c6:	f04f 0900 	mov.w	r9, #0
 80037ca:	f104 0a1a 	add.w	sl, r4, #26
 80037ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037d0:	425b      	negs	r3, r3
 80037d2:	454b      	cmp	r3, r9
 80037d4:	dc01      	bgt.n	80037da <_printf_float+0x2b2>
 80037d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037d8:	e794      	b.n	8003704 <_printf_float+0x1dc>
 80037da:	2301      	movs	r3, #1
 80037dc:	4652      	mov	r2, sl
 80037de:	4631      	mov	r1, r6
 80037e0:	4628      	mov	r0, r5
 80037e2:	47b8      	blx	r7
 80037e4:	3001      	adds	r0, #1
 80037e6:	f43f aefc 	beq.w	80035e2 <_printf_float+0xba>
 80037ea:	f109 0901 	add.w	r9, r9, #1
 80037ee:	e7ee      	b.n	80037ce <_printf_float+0x2a6>
 80037f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80037f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80037f4:	429a      	cmp	r2, r3
 80037f6:	bfa8      	it	ge
 80037f8:	461a      	movge	r2, r3
 80037fa:	2a00      	cmp	r2, #0
 80037fc:	4691      	mov	r9, r2
 80037fe:	dd07      	ble.n	8003810 <_printf_float+0x2e8>
 8003800:	4613      	mov	r3, r2
 8003802:	4631      	mov	r1, r6
 8003804:	4642      	mov	r2, r8
 8003806:	4628      	mov	r0, r5
 8003808:	47b8      	blx	r7
 800380a:	3001      	adds	r0, #1
 800380c:	f43f aee9 	beq.w	80035e2 <_printf_float+0xba>
 8003810:	f104 031a 	add.w	r3, r4, #26
 8003814:	f04f 0b00 	mov.w	fp, #0
 8003818:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800381c:	9306      	str	r3, [sp, #24]
 800381e:	e015      	b.n	800384c <_printf_float+0x324>
 8003820:	7fefffff 	.word	0x7fefffff
 8003824:	08006eb4 	.word	0x08006eb4
 8003828:	08006eb0 	.word	0x08006eb0
 800382c:	08006ebc 	.word	0x08006ebc
 8003830:	08006eb8 	.word	0x08006eb8
 8003834:	08006ec0 	.word	0x08006ec0
 8003838:	2301      	movs	r3, #1
 800383a:	9a06      	ldr	r2, [sp, #24]
 800383c:	4631      	mov	r1, r6
 800383e:	4628      	mov	r0, r5
 8003840:	47b8      	blx	r7
 8003842:	3001      	adds	r0, #1
 8003844:	f43f aecd 	beq.w	80035e2 <_printf_float+0xba>
 8003848:	f10b 0b01 	add.w	fp, fp, #1
 800384c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003850:	ebaa 0309 	sub.w	r3, sl, r9
 8003854:	455b      	cmp	r3, fp
 8003856:	dcef      	bgt.n	8003838 <_printf_float+0x310>
 8003858:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800385c:	429a      	cmp	r2, r3
 800385e:	44d0      	add	r8, sl
 8003860:	db15      	blt.n	800388e <_printf_float+0x366>
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	07da      	lsls	r2, r3, #31
 8003866:	d412      	bmi.n	800388e <_printf_float+0x366>
 8003868:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800386a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800386c:	eba3 020a 	sub.w	r2, r3, sl
 8003870:	eba3 0a01 	sub.w	sl, r3, r1
 8003874:	4592      	cmp	sl, r2
 8003876:	bfa8      	it	ge
 8003878:	4692      	movge	sl, r2
 800387a:	f1ba 0f00 	cmp.w	sl, #0
 800387e:	dc0e      	bgt.n	800389e <_printf_float+0x376>
 8003880:	f04f 0800 	mov.w	r8, #0
 8003884:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003888:	f104 091a 	add.w	r9, r4, #26
 800388c:	e019      	b.n	80038c2 <_printf_float+0x39a>
 800388e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003892:	4631      	mov	r1, r6
 8003894:	4628      	mov	r0, r5
 8003896:	47b8      	blx	r7
 8003898:	3001      	adds	r0, #1
 800389a:	d1e5      	bne.n	8003868 <_printf_float+0x340>
 800389c:	e6a1      	b.n	80035e2 <_printf_float+0xba>
 800389e:	4653      	mov	r3, sl
 80038a0:	4642      	mov	r2, r8
 80038a2:	4631      	mov	r1, r6
 80038a4:	4628      	mov	r0, r5
 80038a6:	47b8      	blx	r7
 80038a8:	3001      	adds	r0, #1
 80038aa:	d1e9      	bne.n	8003880 <_printf_float+0x358>
 80038ac:	e699      	b.n	80035e2 <_printf_float+0xba>
 80038ae:	2301      	movs	r3, #1
 80038b0:	464a      	mov	r2, r9
 80038b2:	4631      	mov	r1, r6
 80038b4:	4628      	mov	r0, r5
 80038b6:	47b8      	blx	r7
 80038b8:	3001      	adds	r0, #1
 80038ba:	f43f ae92 	beq.w	80035e2 <_printf_float+0xba>
 80038be:	f108 0801 	add.w	r8, r8, #1
 80038c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	eba3 030a 	sub.w	r3, r3, sl
 80038cc:	4543      	cmp	r3, r8
 80038ce:	dcee      	bgt.n	80038ae <_printf_float+0x386>
 80038d0:	e74a      	b.n	8003768 <_printf_float+0x240>
 80038d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80038d4:	2a01      	cmp	r2, #1
 80038d6:	dc01      	bgt.n	80038dc <_printf_float+0x3b4>
 80038d8:	07db      	lsls	r3, r3, #31
 80038da:	d53a      	bpl.n	8003952 <_printf_float+0x42a>
 80038dc:	2301      	movs	r3, #1
 80038de:	4642      	mov	r2, r8
 80038e0:	4631      	mov	r1, r6
 80038e2:	4628      	mov	r0, r5
 80038e4:	47b8      	blx	r7
 80038e6:	3001      	adds	r0, #1
 80038e8:	f43f ae7b 	beq.w	80035e2 <_printf_float+0xba>
 80038ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80038f0:	4631      	mov	r1, r6
 80038f2:	4628      	mov	r0, r5
 80038f4:	47b8      	blx	r7
 80038f6:	3001      	adds	r0, #1
 80038f8:	f108 0801 	add.w	r8, r8, #1
 80038fc:	f43f ae71 	beq.w	80035e2 <_printf_float+0xba>
 8003900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003902:	2200      	movs	r2, #0
 8003904:	f103 3aff 	add.w	sl, r3, #4294967295
 8003908:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800390c:	2300      	movs	r3, #0
 800390e:	f7fd f8db 	bl	8000ac8 <__aeabi_dcmpeq>
 8003912:	b9c8      	cbnz	r0, 8003948 <_printf_float+0x420>
 8003914:	4653      	mov	r3, sl
 8003916:	4642      	mov	r2, r8
 8003918:	4631      	mov	r1, r6
 800391a:	4628      	mov	r0, r5
 800391c:	47b8      	blx	r7
 800391e:	3001      	adds	r0, #1
 8003920:	d10e      	bne.n	8003940 <_printf_float+0x418>
 8003922:	e65e      	b.n	80035e2 <_printf_float+0xba>
 8003924:	2301      	movs	r3, #1
 8003926:	4652      	mov	r2, sl
 8003928:	4631      	mov	r1, r6
 800392a:	4628      	mov	r0, r5
 800392c:	47b8      	blx	r7
 800392e:	3001      	adds	r0, #1
 8003930:	f43f ae57 	beq.w	80035e2 <_printf_float+0xba>
 8003934:	f108 0801 	add.w	r8, r8, #1
 8003938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800393a:	3b01      	subs	r3, #1
 800393c:	4543      	cmp	r3, r8
 800393e:	dcf1      	bgt.n	8003924 <_printf_float+0x3fc>
 8003940:	464b      	mov	r3, r9
 8003942:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003946:	e6de      	b.n	8003706 <_printf_float+0x1de>
 8003948:	f04f 0800 	mov.w	r8, #0
 800394c:	f104 0a1a 	add.w	sl, r4, #26
 8003950:	e7f2      	b.n	8003938 <_printf_float+0x410>
 8003952:	2301      	movs	r3, #1
 8003954:	e7df      	b.n	8003916 <_printf_float+0x3ee>
 8003956:	2301      	movs	r3, #1
 8003958:	464a      	mov	r2, r9
 800395a:	4631      	mov	r1, r6
 800395c:	4628      	mov	r0, r5
 800395e:	47b8      	blx	r7
 8003960:	3001      	adds	r0, #1
 8003962:	f43f ae3e 	beq.w	80035e2 <_printf_float+0xba>
 8003966:	f108 0801 	add.w	r8, r8, #1
 800396a:	68e3      	ldr	r3, [r4, #12]
 800396c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800396e:	1a9b      	subs	r3, r3, r2
 8003970:	4543      	cmp	r3, r8
 8003972:	dcf0      	bgt.n	8003956 <_printf_float+0x42e>
 8003974:	e6fc      	b.n	8003770 <_printf_float+0x248>
 8003976:	f04f 0800 	mov.w	r8, #0
 800397a:	f104 0919 	add.w	r9, r4, #25
 800397e:	e7f4      	b.n	800396a <_printf_float+0x442>
 8003980:	2900      	cmp	r1, #0
 8003982:	f43f ae8b 	beq.w	800369c <_printf_float+0x174>
 8003986:	2300      	movs	r3, #0
 8003988:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800398c:	ab09      	add	r3, sp, #36	; 0x24
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	ec49 8b10 	vmov	d0, r8, r9
 8003994:	6022      	str	r2, [r4, #0]
 8003996:	f8cd a004 	str.w	sl, [sp, #4]
 800399a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800399e:	4628      	mov	r0, r5
 80039a0:	f7ff fd2e 	bl	8003400 <__cvt>
 80039a4:	4680      	mov	r8, r0
 80039a6:	e648      	b.n	800363a <_printf_float+0x112>

080039a8 <_printf_common>:
 80039a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039ac:	4691      	mov	r9, r2
 80039ae:	461f      	mov	r7, r3
 80039b0:	688a      	ldr	r2, [r1, #8]
 80039b2:	690b      	ldr	r3, [r1, #16]
 80039b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80039b8:	4293      	cmp	r3, r2
 80039ba:	bfb8      	it	lt
 80039bc:	4613      	movlt	r3, r2
 80039be:	f8c9 3000 	str.w	r3, [r9]
 80039c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039c6:	4606      	mov	r6, r0
 80039c8:	460c      	mov	r4, r1
 80039ca:	b112      	cbz	r2, 80039d2 <_printf_common+0x2a>
 80039cc:	3301      	adds	r3, #1
 80039ce:	f8c9 3000 	str.w	r3, [r9]
 80039d2:	6823      	ldr	r3, [r4, #0]
 80039d4:	0699      	lsls	r1, r3, #26
 80039d6:	bf42      	ittt	mi
 80039d8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80039dc:	3302      	addmi	r3, #2
 80039de:	f8c9 3000 	strmi.w	r3, [r9]
 80039e2:	6825      	ldr	r5, [r4, #0]
 80039e4:	f015 0506 	ands.w	r5, r5, #6
 80039e8:	d107      	bne.n	80039fa <_printf_common+0x52>
 80039ea:	f104 0a19 	add.w	sl, r4, #25
 80039ee:	68e3      	ldr	r3, [r4, #12]
 80039f0:	f8d9 2000 	ldr.w	r2, [r9]
 80039f4:	1a9b      	subs	r3, r3, r2
 80039f6:	42ab      	cmp	r3, r5
 80039f8:	dc28      	bgt.n	8003a4c <_printf_common+0xa4>
 80039fa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80039fe:	6822      	ldr	r2, [r4, #0]
 8003a00:	3300      	adds	r3, #0
 8003a02:	bf18      	it	ne
 8003a04:	2301      	movne	r3, #1
 8003a06:	0692      	lsls	r2, r2, #26
 8003a08:	d42d      	bmi.n	8003a66 <_printf_common+0xbe>
 8003a0a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a0e:	4639      	mov	r1, r7
 8003a10:	4630      	mov	r0, r6
 8003a12:	47c0      	blx	r8
 8003a14:	3001      	adds	r0, #1
 8003a16:	d020      	beq.n	8003a5a <_printf_common+0xb2>
 8003a18:	6823      	ldr	r3, [r4, #0]
 8003a1a:	68e5      	ldr	r5, [r4, #12]
 8003a1c:	f8d9 2000 	ldr.w	r2, [r9]
 8003a20:	f003 0306 	and.w	r3, r3, #6
 8003a24:	2b04      	cmp	r3, #4
 8003a26:	bf08      	it	eq
 8003a28:	1aad      	subeq	r5, r5, r2
 8003a2a:	68a3      	ldr	r3, [r4, #8]
 8003a2c:	6922      	ldr	r2, [r4, #16]
 8003a2e:	bf0c      	ite	eq
 8003a30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a34:	2500      	movne	r5, #0
 8003a36:	4293      	cmp	r3, r2
 8003a38:	bfc4      	itt	gt
 8003a3a:	1a9b      	subgt	r3, r3, r2
 8003a3c:	18ed      	addgt	r5, r5, r3
 8003a3e:	f04f 0900 	mov.w	r9, #0
 8003a42:	341a      	adds	r4, #26
 8003a44:	454d      	cmp	r5, r9
 8003a46:	d11a      	bne.n	8003a7e <_printf_common+0xd6>
 8003a48:	2000      	movs	r0, #0
 8003a4a:	e008      	b.n	8003a5e <_printf_common+0xb6>
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	4652      	mov	r2, sl
 8003a50:	4639      	mov	r1, r7
 8003a52:	4630      	mov	r0, r6
 8003a54:	47c0      	blx	r8
 8003a56:	3001      	adds	r0, #1
 8003a58:	d103      	bne.n	8003a62 <_printf_common+0xba>
 8003a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a62:	3501      	adds	r5, #1
 8003a64:	e7c3      	b.n	80039ee <_printf_common+0x46>
 8003a66:	18e1      	adds	r1, r4, r3
 8003a68:	1c5a      	adds	r2, r3, #1
 8003a6a:	2030      	movs	r0, #48	; 0x30
 8003a6c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a70:	4422      	add	r2, r4
 8003a72:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a76:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	e7c5      	b.n	8003a0a <_printf_common+0x62>
 8003a7e:	2301      	movs	r3, #1
 8003a80:	4622      	mov	r2, r4
 8003a82:	4639      	mov	r1, r7
 8003a84:	4630      	mov	r0, r6
 8003a86:	47c0      	blx	r8
 8003a88:	3001      	adds	r0, #1
 8003a8a:	d0e6      	beq.n	8003a5a <_printf_common+0xb2>
 8003a8c:	f109 0901 	add.w	r9, r9, #1
 8003a90:	e7d8      	b.n	8003a44 <_printf_common+0x9c>
	...

08003a94 <_printf_i>:
 8003a94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a98:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	7e09      	ldrb	r1, [r1, #24]
 8003aa0:	b085      	sub	sp, #20
 8003aa2:	296e      	cmp	r1, #110	; 0x6e
 8003aa4:	4617      	mov	r7, r2
 8003aa6:	4606      	mov	r6, r0
 8003aa8:	4698      	mov	r8, r3
 8003aaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003aac:	f000 80b3 	beq.w	8003c16 <_printf_i+0x182>
 8003ab0:	d822      	bhi.n	8003af8 <_printf_i+0x64>
 8003ab2:	2963      	cmp	r1, #99	; 0x63
 8003ab4:	d036      	beq.n	8003b24 <_printf_i+0x90>
 8003ab6:	d80a      	bhi.n	8003ace <_printf_i+0x3a>
 8003ab8:	2900      	cmp	r1, #0
 8003aba:	f000 80b9 	beq.w	8003c30 <_printf_i+0x19c>
 8003abe:	2958      	cmp	r1, #88	; 0x58
 8003ac0:	f000 8083 	beq.w	8003bca <_printf_i+0x136>
 8003ac4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ac8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003acc:	e032      	b.n	8003b34 <_printf_i+0xa0>
 8003ace:	2964      	cmp	r1, #100	; 0x64
 8003ad0:	d001      	beq.n	8003ad6 <_printf_i+0x42>
 8003ad2:	2969      	cmp	r1, #105	; 0x69
 8003ad4:	d1f6      	bne.n	8003ac4 <_printf_i+0x30>
 8003ad6:	6820      	ldr	r0, [r4, #0]
 8003ad8:	6813      	ldr	r3, [r2, #0]
 8003ada:	0605      	lsls	r5, r0, #24
 8003adc:	f103 0104 	add.w	r1, r3, #4
 8003ae0:	d52a      	bpl.n	8003b38 <_printf_i+0xa4>
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6011      	str	r1, [r2, #0]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	da03      	bge.n	8003af2 <_printf_i+0x5e>
 8003aea:	222d      	movs	r2, #45	; 0x2d
 8003aec:	425b      	negs	r3, r3
 8003aee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003af2:	486f      	ldr	r0, [pc, #444]	; (8003cb0 <_printf_i+0x21c>)
 8003af4:	220a      	movs	r2, #10
 8003af6:	e039      	b.n	8003b6c <_printf_i+0xd8>
 8003af8:	2973      	cmp	r1, #115	; 0x73
 8003afa:	f000 809d 	beq.w	8003c38 <_printf_i+0x1a4>
 8003afe:	d808      	bhi.n	8003b12 <_printf_i+0x7e>
 8003b00:	296f      	cmp	r1, #111	; 0x6f
 8003b02:	d020      	beq.n	8003b46 <_printf_i+0xb2>
 8003b04:	2970      	cmp	r1, #112	; 0x70
 8003b06:	d1dd      	bne.n	8003ac4 <_printf_i+0x30>
 8003b08:	6823      	ldr	r3, [r4, #0]
 8003b0a:	f043 0320 	orr.w	r3, r3, #32
 8003b0e:	6023      	str	r3, [r4, #0]
 8003b10:	e003      	b.n	8003b1a <_printf_i+0x86>
 8003b12:	2975      	cmp	r1, #117	; 0x75
 8003b14:	d017      	beq.n	8003b46 <_printf_i+0xb2>
 8003b16:	2978      	cmp	r1, #120	; 0x78
 8003b18:	d1d4      	bne.n	8003ac4 <_printf_i+0x30>
 8003b1a:	2378      	movs	r3, #120	; 0x78
 8003b1c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b20:	4864      	ldr	r0, [pc, #400]	; (8003cb4 <_printf_i+0x220>)
 8003b22:	e055      	b.n	8003bd0 <_printf_i+0x13c>
 8003b24:	6813      	ldr	r3, [r2, #0]
 8003b26:	1d19      	adds	r1, r3, #4
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6011      	str	r1, [r2, #0]
 8003b2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b34:	2301      	movs	r3, #1
 8003b36:	e08c      	b.n	8003c52 <_printf_i+0x1be>
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6011      	str	r1, [r2, #0]
 8003b3c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003b40:	bf18      	it	ne
 8003b42:	b21b      	sxthne	r3, r3
 8003b44:	e7cf      	b.n	8003ae6 <_printf_i+0x52>
 8003b46:	6813      	ldr	r3, [r2, #0]
 8003b48:	6825      	ldr	r5, [r4, #0]
 8003b4a:	1d18      	adds	r0, r3, #4
 8003b4c:	6010      	str	r0, [r2, #0]
 8003b4e:	0628      	lsls	r0, r5, #24
 8003b50:	d501      	bpl.n	8003b56 <_printf_i+0xc2>
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	e002      	b.n	8003b5c <_printf_i+0xc8>
 8003b56:	0668      	lsls	r0, r5, #25
 8003b58:	d5fb      	bpl.n	8003b52 <_printf_i+0xbe>
 8003b5a:	881b      	ldrh	r3, [r3, #0]
 8003b5c:	4854      	ldr	r0, [pc, #336]	; (8003cb0 <_printf_i+0x21c>)
 8003b5e:	296f      	cmp	r1, #111	; 0x6f
 8003b60:	bf14      	ite	ne
 8003b62:	220a      	movne	r2, #10
 8003b64:	2208      	moveq	r2, #8
 8003b66:	2100      	movs	r1, #0
 8003b68:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b6c:	6865      	ldr	r5, [r4, #4]
 8003b6e:	60a5      	str	r5, [r4, #8]
 8003b70:	2d00      	cmp	r5, #0
 8003b72:	f2c0 8095 	blt.w	8003ca0 <_printf_i+0x20c>
 8003b76:	6821      	ldr	r1, [r4, #0]
 8003b78:	f021 0104 	bic.w	r1, r1, #4
 8003b7c:	6021      	str	r1, [r4, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d13d      	bne.n	8003bfe <_printf_i+0x16a>
 8003b82:	2d00      	cmp	r5, #0
 8003b84:	f040 808e 	bne.w	8003ca4 <_printf_i+0x210>
 8003b88:	4665      	mov	r5, ip
 8003b8a:	2a08      	cmp	r2, #8
 8003b8c:	d10b      	bne.n	8003ba6 <_printf_i+0x112>
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	07db      	lsls	r3, r3, #31
 8003b92:	d508      	bpl.n	8003ba6 <_printf_i+0x112>
 8003b94:	6923      	ldr	r3, [r4, #16]
 8003b96:	6862      	ldr	r2, [r4, #4]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	bfde      	ittt	le
 8003b9c:	2330      	movle	r3, #48	; 0x30
 8003b9e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ba2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ba6:	ebac 0305 	sub.w	r3, ip, r5
 8003baa:	6123      	str	r3, [r4, #16]
 8003bac:	f8cd 8000 	str.w	r8, [sp]
 8003bb0:	463b      	mov	r3, r7
 8003bb2:	aa03      	add	r2, sp, #12
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f7ff fef6 	bl	80039a8 <_printf_common>
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d14d      	bne.n	8003c5c <_printf_i+0x1c8>
 8003bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc4:	b005      	add	sp, #20
 8003bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003bca:	4839      	ldr	r0, [pc, #228]	; (8003cb0 <_printf_i+0x21c>)
 8003bcc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003bd0:	6813      	ldr	r3, [r2, #0]
 8003bd2:	6821      	ldr	r1, [r4, #0]
 8003bd4:	1d1d      	adds	r5, r3, #4
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6015      	str	r5, [r2, #0]
 8003bda:	060a      	lsls	r2, r1, #24
 8003bdc:	d50b      	bpl.n	8003bf6 <_printf_i+0x162>
 8003bde:	07ca      	lsls	r2, r1, #31
 8003be0:	bf44      	itt	mi
 8003be2:	f041 0120 	orrmi.w	r1, r1, #32
 8003be6:	6021      	strmi	r1, [r4, #0]
 8003be8:	b91b      	cbnz	r3, 8003bf2 <_printf_i+0x15e>
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	f022 0220 	bic.w	r2, r2, #32
 8003bf0:	6022      	str	r2, [r4, #0]
 8003bf2:	2210      	movs	r2, #16
 8003bf4:	e7b7      	b.n	8003b66 <_printf_i+0xd2>
 8003bf6:	064d      	lsls	r5, r1, #25
 8003bf8:	bf48      	it	mi
 8003bfa:	b29b      	uxthmi	r3, r3
 8003bfc:	e7ef      	b.n	8003bde <_printf_i+0x14a>
 8003bfe:	4665      	mov	r5, ip
 8003c00:	fbb3 f1f2 	udiv	r1, r3, r2
 8003c04:	fb02 3311 	mls	r3, r2, r1, r3
 8003c08:	5cc3      	ldrb	r3, [r0, r3]
 8003c0a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003c0e:	460b      	mov	r3, r1
 8003c10:	2900      	cmp	r1, #0
 8003c12:	d1f5      	bne.n	8003c00 <_printf_i+0x16c>
 8003c14:	e7b9      	b.n	8003b8a <_printf_i+0xf6>
 8003c16:	6813      	ldr	r3, [r2, #0]
 8003c18:	6825      	ldr	r5, [r4, #0]
 8003c1a:	6961      	ldr	r1, [r4, #20]
 8003c1c:	1d18      	adds	r0, r3, #4
 8003c1e:	6010      	str	r0, [r2, #0]
 8003c20:	0628      	lsls	r0, r5, #24
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	d501      	bpl.n	8003c2a <_printf_i+0x196>
 8003c26:	6019      	str	r1, [r3, #0]
 8003c28:	e002      	b.n	8003c30 <_printf_i+0x19c>
 8003c2a:	066a      	lsls	r2, r5, #25
 8003c2c:	d5fb      	bpl.n	8003c26 <_printf_i+0x192>
 8003c2e:	8019      	strh	r1, [r3, #0]
 8003c30:	2300      	movs	r3, #0
 8003c32:	6123      	str	r3, [r4, #16]
 8003c34:	4665      	mov	r5, ip
 8003c36:	e7b9      	b.n	8003bac <_printf_i+0x118>
 8003c38:	6813      	ldr	r3, [r2, #0]
 8003c3a:	1d19      	adds	r1, r3, #4
 8003c3c:	6011      	str	r1, [r2, #0]
 8003c3e:	681d      	ldr	r5, [r3, #0]
 8003c40:	6862      	ldr	r2, [r4, #4]
 8003c42:	2100      	movs	r1, #0
 8003c44:	4628      	mov	r0, r5
 8003c46:	f7fc facb 	bl	80001e0 <memchr>
 8003c4a:	b108      	cbz	r0, 8003c50 <_printf_i+0x1bc>
 8003c4c:	1b40      	subs	r0, r0, r5
 8003c4e:	6060      	str	r0, [r4, #4]
 8003c50:	6863      	ldr	r3, [r4, #4]
 8003c52:	6123      	str	r3, [r4, #16]
 8003c54:	2300      	movs	r3, #0
 8003c56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c5a:	e7a7      	b.n	8003bac <_printf_i+0x118>
 8003c5c:	6923      	ldr	r3, [r4, #16]
 8003c5e:	462a      	mov	r2, r5
 8003c60:	4639      	mov	r1, r7
 8003c62:	4630      	mov	r0, r6
 8003c64:	47c0      	blx	r8
 8003c66:	3001      	adds	r0, #1
 8003c68:	d0aa      	beq.n	8003bc0 <_printf_i+0x12c>
 8003c6a:	6823      	ldr	r3, [r4, #0]
 8003c6c:	079b      	lsls	r3, r3, #30
 8003c6e:	d413      	bmi.n	8003c98 <_printf_i+0x204>
 8003c70:	68e0      	ldr	r0, [r4, #12]
 8003c72:	9b03      	ldr	r3, [sp, #12]
 8003c74:	4298      	cmp	r0, r3
 8003c76:	bfb8      	it	lt
 8003c78:	4618      	movlt	r0, r3
 8003c7a:	e7a3      	b.n	8003bc4 <_printf_i+0x130>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	464a      	mov	r2, r9
 8003c80:	4639      	mov	r1, r7
 8003c82:	4630      	mov	r0, r6
 8003c84:	47c0      	blx	r8
 8003c86:	3001      	adds	r0, #1
 8003c88:	d09a      	beq.n	8003bc0 <_printf_i+0x12c>
 8003c8a:	3501      	adds	r5, #1
 8003c8c:	68e3      	ldr	r3, [r4, #12]
 8003c8e:	9a03      	ldr	r2, [sp, #12]
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	42ab      	cmp	r3, r5
 8003c94:	dcf2      	bgt.n	8003c7c <_printf_i+0x1e8>
 8003c96:	e7eb      	b.n	8003c70 <_printf_i+0x1dc>
 8003c98:	2500      	movs	r5, #0
 8003c9a:	f104 0919 	add.w	r9, r4, #25
 8003c9e:	e7f5      	b.n	8003c8c <_printf_i+0x1f8>
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1ac      	bne.n	8003bfe <_printf_i+0x16a>
 8003ca4:	7803      	ldrb	r3, [r0, #0]
 8003ca6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003caa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003cae:	e76c      	b.n	8003b8a <_printf_i+0xf6>
 8003cb0:	08006ec2 	.word	0x08006ec2
 8003cb4:	08006ed3 	.word	0x08006ed3

08003cb8 <_scanf_float>:
 8003cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cbc:	469a      	mov	sl, r3
 8003cbe:	688b      	ldr	r3, [r1, #8]
 8003cc0:	4616      	mov	r6, r2
 8003cc2:	1e5a      	subs	r2, r3, #1
 8003cc4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003cc8:	b087      	sub	sp, #28
 8003cca:	bf83      	ittte	hi
 8003ccc:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8003cd0:	189b      	addhi	r3, r3, r2
 8003cd2:	9301      	strhi	r3, [sp, #4]
 8003cd4:	2300      	movls	r3, #0
 8003cd6:	bf86      	itte	hi
 8003cd8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003cdc:	608b      	strhi	r3, [r1, #8]
 8003cde:	9301      	strls	r3, [sp, #4]
 8003ce0:	680b      	ldr	r3, [r1, #0]
 8003ce2:	4688      	mov	r8, r1
 8003ce4:	f04f 0b00 	mov.w	fp, #0
 8003ce8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003cec:	f848 3b1c 	str.w	r3, [r8], #28
 8003cf0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8003cf4:	4607      	mov	r7, r0
 8003cf6:	460c      	mov	r4, r1
 8003cf8:	4645      	mov	r5, r8
 8003cfa:	465a      	mov	r2, fp
 8003cfc:	46d9      	mov	r9, fp
 8003cfe:	f8cd b008 	str.w	fp, [sp, #8]
 8003d02:	68a1      	ldr	r1, [r4, #8]
 8003d04:	b181      	cbz	r1, 8003d28 <_scanf_float+0x70>
 8003d06:	6833      	ldr	r3, [r6, #0]
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	2b49      	cmp	r3, #73	; 0x49
 8003d0c:	d071      	beq.n	8003df2 <_scanf_float+0x13a>
 8003d0e:	d84d      	bhi.n	8003dac <_scanf_float+0xf4>
 8003d10:	2b39      	cmp	r3, #57	; 0x39
 8003d12:	d840      	bhi.n	8003d96 <_scanf_float+0xde>
 8003d14:	2b31      	cmp	r3, #49	; 0x31
 8003d16:	f080 8088 	bcs.w	8003e2a <_scanf_float+0x172>
 8003d1a:	2b2d      	cmp	r3, #45	; 0x2d
 8003d1c:	f000 8090 	beq.w	8003e40 <_scanf_float+0x188>
 8003d20:	d815      	bhi.n	8003d4e <_scanf_float+0x96>
 8003d22:	2b2b      	cmp	r3, #43	; 0x2b
 8003d24:	f000 808c 	beq.w	8003e40 <_scanf_float+0x188>
 8003d28:	f1b9 0f00 	cmp.w	r9, #0
 8003d2c:	d003      	beq.n	8003d36 <_scanf_float+0x7e>
 8003d2e:	6823      	ldr	r3, [r4, #0]
 8003d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d34:	6023      	str	r3, [r4, #0]
 8003d36:	3a01      	subs	r2, #1
 8003d38:	2a01      	cmp	r2, #1
 8003d3a:	f200 80ea 	bhi.w	8003f12 <_scanf_float+0x25a>
 8003d3e:	4545      	cmp	r5, r8
 8003d40:	f200 80dc 	bhi.w	8003efc <_scanf_float+0x244>
 8003d44:	2601      	movs	r6, #1
 8003d46:	4630      	mov	r0, r6
 8003d48:	b007      	add	sp, #28
 8003d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d4e:	2b2e      	cmp	r3, #46	; 0x2e
 8003d50:	f000 809f 	beq.w	8003e92 <_scanf_float+0x1da>
 8003d54:	2b30      	cmp	r3, #48	; 0x30
 8003d56:	d1e7      	bne.n	8003d28 <_scanf_float+0x70>
 8003d58:	6820      	ldr	r0, [r4, #0]
 8003d5a:	f410 7f80 	tst.w	r0, #256	; 0x100
 8003d5e:	d064      	beq.n	8003e2a <_scanf_float+0x172>
 8003d60:	9b01      	ldr	r3, [sp, #4]
 8003d62:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8003d66:	6020      	str	r0, [r4, #0]
 8003d68:	f109 0901 	add.w	r9, r9, #1
 8003d6c:	b11b      	cbz	r3, 8003d76 <_scanf_float+0xbe>
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	3101      	adds	r1, #1
 8003d72:	9301      	str	r3, [sp, #4]
 8003d74:	60a1      	str	r1, [r4, #8]
 8003d76:	68a3      	ldr	r3, [r4, #8]
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	60a3      	str	r3, [r4, #8]
 8003d7c:	6923      	ldr	r3, [r4, #16]
 8003d7e:	3301      	adds	r3, #1
 8003d80:	6123      	str	r3, [r4, #16]
 8003d82:	6873      	ldr	r3, [r6, #4]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	6073      	str	r3, [r6, #4]
 8003d8a:	f340 80ac 	ble.w	8003ee6 <_scanf_float+0x22e>
 8003d8e:	6833      	ldr	r3, [r6, #0]
 8003d90:	3301      	adds	r3, #1
 8003d92:	6033      	str	r3, [r6, #0]
 8003d94:	e7b5      	b.n	8003d02 <_scanf_float+0x4a>
 8003d96:	2b45      	cmp	r3, #69	; 0x45
 8003d98:	f000 8085 	beq.w	8003ea6 <_scanf_float+0x1ee>
 8003d9c:	2b46      	cmp	r3, #70	; 0x46
 8003d9e:	d06a      	beq.n	8003e76 <_scanf_float+0x1be>
 8003da0:	2b41      	cmp	r3, #65	; 0x41
 8003da2:	d1c1      	bne.n	8003d28 <_scanf_float+0x70>
 8003da4:	2a01      	cmp	r2, #1
 8003da6:	d1bf      	bne.n	8003d28 <_scanf_float+0x70>
 8003da8:	2202      	movs	r2, #2
 8003daa:	e046      	b.n	8003e3a <_scanf_float+0x182>
 8003dac:	2b65      	cmp	r3, #101	; 0x65
 8003dae:	d07a      	beq.n	8003ea6 <_scanf_float+0x1ee>
 8003db0:	d818      	bhi.n	8003de4 <_scanf_float+0x12c>
 8003db2:	2b54      	cmp	r3, #84	; 0x54
 8003db4:	d066      	beq.n	8003e84 <_scanf_float+0x1cc>
 8003db6:	d811      	bhi.n	8003ddc <_scanf_float+0x124>
 8003db8:	2b4e      	cmp	r3, #78	; 0x4e
 8003dba:	d1b5      	bne.n	8003d28 <_scanf_float+0x70>
 8003dbc:	2a00      	cmp	r2, #0
 8003dbe:	d146      	bne.n	8003e4e <_scanf_float+0x196>
 8003dc0:	f1b9 0f00 	cmp.w	r9, #0
 8003dc4:	d145      	bne.n	8003e52 <_scanf_float+0x19a>
 8003dc6:	6821      	ldr	r1, [r4, #0]
 8003dc8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8003dcc:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8003dd0:	d13f      	bne.n	8003e52 <_scanf_float+0x19a>
 8003dd2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8003dd6:	6021      	str	r1, [r4, #0]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	e02e      	b.n	8003e3a <_scanf_float+0x182>
 8003ddc:	2b59      	cmp	r3, #89	; 0x59
 8003dde:	d01e      	beq.n	8003e1e <_scanf_float+0x166>
 8003de0:	2b61      	cmp	r3, #97	; 0x61
 8003de2:	e7de      	b.n	8003da2 <_scanf_float+0xea>
 8003de4:	2b6e      	cmp	r3, #110	; 0x6e
 8003de6:	d0e9      	beq.n	8003dbc <_scanf_float+0x104>
 8003de8:	d815      	bhi.n	8003e16 <_scanf_float+0x15e>
 8003dea:	2b66      	cmp	r3, #102	; 0x66
 8003dec:	d043      	beq.n	8003e76 <_scanf_float+0x1be>
 8003dee:	2b69      	cmp	r3, #105	; 0x69
 8003df0:	d19a      	bne.n	8003d28 <_scanf_float+0x70>
 8003df2:	f1bb 0f00 	cmp.w	fp, #0
 8003df6:	d138      	bne.n	8003e6a <_scanf_float+0x1b2>
 8003df8:	f1b9 0f00 	cmp.w	r9, #0
 8003dfc:	d197      	bne.n	8003d2e <_scanf_float+0x76>
 8003dfe:	6821      	ldr	r1, [r4, #0]
 8003e00:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8003e04:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8003e08:	d195      	bne.n	8003d36 <_scanf_float+0x7e>
 8003e0a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8003e0e:	6021      	str	r1, [r4, #0]
 8003e10:	f04f 0b01 	mov.w	fp, #1
 8003e14:	e011      	b.n	8003e3a <_scanf_float+0x182>
 8003e16:	2b74      	cmp	r3, #116	; 0x74
 8003e18:	d034      	beq.n	8003e84 <_scanf_float+0x1cc>
 8003e1a:	2b79      	cmp	r3, #121	; 0x79
 8003e1c:	d184      	bne.n	8003d28 <_scanf_float+0x70>
 8003e1e:	f1bb 0f07 	cmp.w	fp, #7
 8003e22:	d181      	bne.n	8003d28 <_scanf_float+0x70>
 8003e24:	f04f 0b08 	mov.w	fp, #8
 8003e28:	e007      	b.n	8003e3a <_scanf_float+0x182>
 8003e2a:	eb12 0f0b 	cmn.w	r2, fp
 8003e2e:	f47f af7b 	bne.w	8003d28 <_scanf_float+0x70>
 8003e32:	6821      	ldr	r1, [r4, #0]
 8003e34:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8003e38:	6021      	str	r1, [r4, #0]
 8003e3a:	702b      	strb	r3, [r5, #0]
 8003e3c:	3501      	adds	r5, #1
 8003e3e:	e79a      	b.n	8003d76 <_scanf_float+0xbe>
 8003e40:	6821      	ldr	r1, [r4, #0]
 8003e42:	0608      	lsls	r0, r1, #24
 8003e44:	f57f af70 	bpl.w	8003d28 <_scanf_float+0x70>
 8003e48:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8003e4c:	e7f4      	b.n	8003e38 <_scanf_float+0x180>
 8003e4e:	2a02      	cmp	r2, #2
 8003e50:	d047      	beq.n	8003ee2 <_scanf_float+0x22a>
 8003e52:	f1bb 0f01 	cmp.w	fp, #1
 8003e56:	d003      	beq.n	8003e60 <_scanf_float+0x1a8>
 8003e58:	f1bb 0f04 	cmp.w	fp, #4
 8003e5c:	f47f af64 	bne.w	8003d28 <_scanf_float+0x70>
 8003e60:	f10b 0b01 	add.w	fp, fp, #1
 8003e64:	fa5f fb8b 	uxtb.w	fp, fp
 8003e68:	e7e7      	b.n	8003e3a <_scanf_float+0x182>
 8003e6a:	f1bb 0f03 	cmp.w	fp, #3
 8003e6e:	d0f7      	beq.n	8003e60 <_scanf_float+0x1a8>
 8003e70:	f1bb 0f05 	cmp.w	fp, #5
 8003e74:	e7f2      	b.n	8003e5c <_scanf_float+0x1a4>
 8003e76:	f1bb 0f02 	cmp.w	fp, #2
 8003e7a:	f47f af55 	bne.w	8003d28 <_scanf_float+0x70>
 8003e7e:	f04f 0b03 	mov.w	fp, #3
 8003e82:	e7da      	b.n	8003e3a <_scanf_float+0x182>
 8003e84:	f1bb 0f06 	cmp.w	fp, #6
 8003e88:	f47f af4e 	bne.w	8003d28 <_scanf_float+0x70>
 8003e8c:	f04f 0b07 	mov.w	fp, #7
 8003e90:	e7d3      	b.n	8003e3a <_scanf_float+0x182>
 8003e92:	6821      	ldr	r1, [r4, #0]
 8003e94:	0588      	lsls	r0, r1, #22
 8003e96:	f57f af47 	bpl.w	8003d28 <_scanf_float+0x70>
 8003e9a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8003e9e:	6021      	str	r1, [r4, #0]
 8003ea0:	f8cd 9008 	str.w	r9, [sp, #8]
 8003ea4:	e7c9      	b.n	8003e3a <_scanf_float+0x182>
 8003ea6:	6821      	ldr	r1, [r4, #0]
 8003ea8:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8003eac:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8003eb0:	d006      	beq.n	8003ec0 <_scanf_float+0x208>
 8003eb2:	0548      	lsls	r0, r1, #21
 8003eb4:	f57f af38 	bpl.w	8003d28 <_scanf_float+0x70>
 8003eb8:	f1b9 0f00 	cmp.w	r9, #0
 8003ebc:	f43f af3b 	beq.w	8003d36 <_scanf_float+0x7e>
 8003ec0:	0588      	lsls	r0, r1, #22
 8003ec2:	bf58      	it	pl
 8003ec4:	9802      	ldrpl	r0, [sp, #8]
 8003ec6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8003eca:	bf58      	it	pl
 8003ecc:	eba9 0000 	subpl.w	r0, r9, r0
 8003ed0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8003ed4:	bf58      	it	pl
 8003ed6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8003eda:	6021      	str	r1, [r4, #0]
 8003edc:	f04f 0900 	mov.w	r9, #0
 8003ee0:	e7ab      	b.n	8003e3a <_scanf_float+0x182>
 8003ee2:	2203      	movs	r2, #3
 8003ee4:	e7a9      	b.n	8003e3a <_scanf_float+0x182>
 8003ee6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003eea:	9205      	str	r2, [sp, #20]
 8003eec:	4631      	mov	r1, r6
 8003eee:	4638      	mov	r0, r7
 8003ef0:	4798      	blx	r3
 8003ef2:	9a05      	ldr	r2, [sp, #20]
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	f43f af04 	beq.w	8003d02 <_scanf_float+0x4a>
 8003efa:	e715      	b.n	8003d28 <_scanf_float+0x70>
 8003efc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003f00:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003f04:	4632      	mov	r2, r6
 8003f06:	4638      	mov	r0, r7
 8003f08:	4798      	blx	r3
 8003f0a:	6923      	ldr	r3, [r4, #16]
 8003f0c:	3b01      	subs	r3, #1
 8003f0e:	6123      	str	r3, [r4, #16]
 8003f10:	e715      	b.n	8003d3e <_scanf_float+0x86>
 8003f12:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003f16:	2b06      	cmp	r3, #6
 8003f18:	d80a      	bhi.n	8003f30 <_scanf_float+0x278>
 8003f1a:	f1bb 0f02 	cmp.w	fp, #2
 8003f1e:	d968      	bls.n	8003ff2 <_scanf_float+0x33a>
 8003f20:	f1ab 0b03 	sub.w	fp, fp, #3
 8003f24:	fa5f fb8b 	uxtb.w	fp, fp
 8003f28:	eba5 0b0b 	sub.w	fp, r5, fp
 8003f2c:	455d      	cmp	r5, fp
 8003f2e:	d14b      	bne.n	8003fc8 <_scanf_float+0x310>
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	05da      	lsls	r2, r3, #23
 8003f34:	d51f      	bpl.n	8003f76 <_scanf_float+0x2be>
 8003f36:	055b      	lsls	r3, r3, #21
 8003f38:	d468      	bmi.n	800400c <_scanf_float+0x354>
 8003f3a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003f3e:	6923      	ldr	r3, [r4, #16]
 8003f40:	2965      	cmp	r1, #101	; 0x65
 8003f42:	f103 33ff 	add.w	r3, r3, #4294967295
 8003f46:	f105 3bff 	add.w	fp, r5, #4294967295
 8003f4a:	6123      	str	r3, [r4, #16]
 8003f4c:	d00d      	beq.n	8003f6a <_scanf_float+0x2b2>
 8003f4e:	2945      	cmp	r1, #69	; 0x45
 8003f50:	d00b      	beq.n	8003f6a <_scanf_float+0x2b2>
 8003f52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003f56:	4632      	mov	r2, r6
 8003f58:	4638      	mov	r0, r7
 8003f5a:	4798      	blx	r3
 8003f5c:	6923      	ldr	r3, [r4, #16]
 8003f5e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	f1a5 0b02 	sub.w	fp, r5, #2
 8003f68:	6123      	str	r3, [r4, #16]
 8003f6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003f6e:	4632      	mov	r2, r6
 8003f70:	4638      	mov	r0, r7
 8003f72:	4798      	blx	r3
 8003f74:	465d      	mov	r5, fp
 8003f76:	6826      	ldr	r6, [r4, #0]
 8003f78:	f016 0610 	ands.w	r6, r6, #16
 8003f7c:	d17a      	bne.n	8004074 <_scanf_float+0x3bc>
 8003f7e:	702e      	strb	r6, [r5, #0]
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f8a:	d142      	bne.n	8004012 <_scanf_float+0x35a>
 8003f8c:	9b02      	ldr	r3, [sp, #8]
 8003f8e:	eba9 0303 	sub.w	r3, r9, r3
 8003f92:	425a      	negs	r2, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d149      	bne.n	800402c <_scanf_float+0x374>
 8003f98:	2200      	movs	r2, #0
 8003f9a:	4641      	mov	r1, r8
 8003f9c:	4638      	mov	r0, r7
 8003f9e:	f000 fea3 	bl	8004ce8 <_strtod_r>
 8003fa2:	6825      	ldr	r5, [r4, #0]
 8003fa4:	f8da 3000 	ldr.w	r3, [sl]
 8003fa8:	f015 0f02 	tst.w	r5, #2
 8003fac:	f103 0204 	add.w	r2, r3, #4
 8003fb0:	ec59 8b10 	vmov	r8, r9, d0
 8003fb4:	f8ca 2000 	str.w	r2, [sl]
 8003fb8:	d043      	beq.n	8004042 <_scanf_float+0x38a>
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	e9c3 8900 	strd	r8, r9, [r3]
 8003fc0:	68e3      	ldr	r3, [r4, #12]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	60e3      	str	r3, [r4, #12]
 8003fc6:	e6be      	b.n	8003d46 <_scanf_float+0x8e>
 8003fc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003fcc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003fd0:	4632      	mov	r2, r6
 8003fd2:	4638      	mov	r0, r7
 8003fd4:	4798      	blx	r3
 8003fd6:	6923      	ldr	r3, [r4, #16]
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	6123      	str	r3, [r4, #16]
 8003fdc:	e7a6      	b.n	8003f2c <_scanf_float+0x274>
 8003fde:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003fe2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8003fe6:	4632      	mov	r2, r6
 8003fe8:	4638      	mov	r0, r7
 8003fea:	4798      	blx	r3
 8003fec:	6923      	ldr	r3, [r4, #16]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	6123      	str	r3, [r4, #16]
 8003ff2:	4545      	cmp	r5, r8
 8003ff4:	d8f3      	bhi.n	8003fde <_scanf_float+0x326>
 8003ff6:	e6a5      	b.n	8003d44 <_scanf_float+0x8c>
 8003ff8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003ffc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8004000:	4632      	mov	r2, r6
 8004002:	4638      	mov	r0, r7
 8004004:	4798      	blx	r3
 8004006:	6923      	ldr	r3, [r4, #16]
 8004008:	3b01      	subs	r3, #1
 800400a:	6123      	str	r3, [r4, #16]
 800400c:	4545      	cmp	r5, r8
 800400e:	d8f3      	bhi.n	8003ff8 <_scanf_float+0x340>
 8004010:	e698      	b.n	8003d44 <_scanf_float+0x8c>
 8004012:	9b03      	ldr	r3, [sp, #12]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0bf      	beq.n	8003f98 <_scanf_float+0x2e0>
 8004018:	9904      	ldr	r1, [sp, #16]
 800401a:	230a      	movs	r3, #10
 800401c:	4632      	mov	r2, r6
 800401e:	3101      	adds	r1, #1
 8004020:	4638      	mov	r0, r7
 8004022:	f000 feed 	bl	8004e00 <_strtol_r>
 8004026:	9b03      	ldr	r3, [sp, #12]
 8004028:	9d04      	ldr	r5, [sp, #16]
 800402a:	1ac2      	subs	r2, r0, r3
 800402c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004030:	429d      	cmp	r5, r3
 8004032:	bf28      	it	cs
 8004034:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8004038:	490f      	ldr	r1, [pc, #60]	; (8004078 <_scanf_float+0x3c0>)
 800403a:	4628      	mov	r0, r5
 800403c:	f000 f824 	bl	8004088 <siprintf>
 8004040:	e7aa      	b.n	8003f98 <_scanf_float+0x2e0>
 8004042:	f015 0504 	ands.w	r5, r5, #4
 8004046:	d1b8      	bne.n	8003fba <_scanf_float+0x302>
 8004048:	681f      	ldr	r7, [r3, #0]
 800404a:	ee10 2a10 	vmov	r2, s0
 800404e:	464b      	mov	r3, r9
 8004050:	ee10 0a10 	vmov	r0, s0
 8004054:	4649      	mov	r1, r9
 8004056:	f7fc fd69 	bl	8000b2c <__aeabi_dcmpun>
 800405a:	b128      	cbz	r0, 8004068 <_scanf_float+0x3b0>
 800405c:	4628      	mov	r0, r5
 800405e:	f000 f80d 	bl	800407c <nanf>
 8004062:	ed87 0a00 	vstr	s0, [r7]
 8004066:	e7ab      	b.n	8003fc0 <_scanf_float+0x308>
 8004068:	4640      	mov	r0, r8
 800406a:	4649      	mov	r1, r9
 800406c:	f7fc fdbc 	bl	8000be8 <__aeabi_d2f>
 8004070:	6038      	str	r0, [r7, #0]
 8004072:	e7a5      	b.n	8003fc0 <_scanf_float+0x308>
 8004074:	2600      	movs	r6, #0
 8004076:	e666      	b.n	8003d46 <_scanf_float+0x8e>
 8004078:	08006ee4 	.word	0x08006ee4

0800407c <nanf>:
 800407c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004084 <nanf+0x8>
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	7fc00000 	.word	0x7fc00000

08004088 <siprintf>:
 8004088:	b40e      	push	{r1, r2, r3}
 800408a:	b500      	push	{lr}
 800408c:	b09c      	sub	sp, #112	; 0x70
 800408e:	ab1d      	add	r3, sp, #116	; 0x74
 8004090:	9002      	str	r0, [sp, #8]
 8004092:	9006      	str	r0, [sp, #24]
 8004094:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004098:	4809      	ldr	r0, [pc, #36]	; (80040c0 <siprintf+0x38>)
 800409a:	9107      	str	r1, [sp, #28]
 800409c:	9104      	str	r1, [sp, #16]
 800409e:	4909      	ldr	r1, [pc, #36]	; (80040c4 <siprintf+0x3c>)
 80040a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80040a4:	9105      	str	r1, [sp, #20]
 80040a6:	6800      	ldr	r0, [r0, #0]
 80040a8:	9301      	str	r3, [sp, #4]
 80040aa:	a902      	add	r1, sp, #8
 80040ac:	f002 fd6e 	bl	8006b8c <_svfiprintf_r>
 80040b0:	9b02      	ldr	r3, [sp, #8]
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]
 80040b6:	b01c      	add	sp, #112	; 0x70
 80040b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80040bc:	b003      	add	sp, #12
 80040be:	4770      	bx	lr
 80040c0:	2000000c 	.word	0x2000000c
 80040c4:	ffff0208 	.word	0xffff0208

080040c8 <sulp>:
 80040c8:	b570      	push	{r4, r5, r6, lr}
 80040ca:	4604      	mov	r4, r0
 80040cc:	460d      	mov	r5, r1
 80040ce:	ec45 4b10 	vmov	d0, r4, r5
 80040d2:	4616      	mov	r6, r2
 80040d4:	f002 fb16 	bl	8006704 <__ulp>
 80040d8:	ec51 0b10 	vmov	r0, r1, d0
 80040dc:	b17e      	cbz	r6, 80040fe <sulp+0x36>
 80040de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80040e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	dd09      	ble.n	80040fe <sulp+0x36>
 80040ea:	051b      	lsls	r3, r3, #20
 80040ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80040f0:	2400      	movs	r4, #0
 80040f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80040f6:	4622      	mov	r2, r4
 80040f8:	462b      	mov	r3, r5
 80040fa:	f7fc fa7d 	bl	80005f8 <__aeabi_dmul>
 80040fe:	bd70      	pop	{r4, r5, r6, pc}

08004100 <_strtod_l>:
 8004100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004104:	461f      	mov	r7, r3
 8004106:	b0a1      	sub	sp, #132	; 0x84
 8004108:	2300      	movs	r3, #0
 800410a:	4681      	mov	r9, r0
 800410c:	4638      	mov	r0, r7
 800410e:	460e      	mov	r6, r1
 8004110:	9217      	str	r2, [sp, #92]	; 0x5c
 8004112:	931c      	str	r3, [sp, #112]	; 0x70
 8004114:	f001 fff5 	bl	8006102 <__localeconv_l>
 8004118:	4680      	mov	r8, r0
 800411a:	6800      	ldr	r0, [r0, #0]
 800411c:	f7fc f858 	bl	80001d0 <strlen>
 8004120:	f04f 0a00 	mov.w	sl, #0
 8004124:	4604      	mov	r4, r0
 8004126:	f04f 0b00 	mov.w	fp, #0
 800412a:	961b      	str	r6, [sp, #108]	; 0x6c
 800412c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800412e:	781a      	ldrb	r2, [r3, #0]
 8004130:	2a0d      	cmp	r2, #13
 8004132:	d832      	bhi.n	800419a <_strtod_l+0x9a>
 8004134:	2a09      	cmp	r2, #9
 8004136:	d236      	bcs.n	80041a6 <_strtod_l+0xa6>
 8004138:	2a00      	cmp	r2, #0
 800413a:	d03e      	beq.n	80041ba <_strtod_l+0xba>
 800413c:	2300      	movs	r3, #0
 800413e:	930d      	str	r3, [sp, #52]	; 0x34
 8004140:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8004142:	782b      	ldrb	r3, [r5, #0]
 8004144:	2b30      	cmp	r3, #48	; 0x30
 8004146:	f040 80ac 	bne.w	80042a2 <_strtod_l+0x1a2>
 800414a:	786b      	ldrb	r3, [r5, #1]
 800414c:	2b58      	cmp	r3, #88	; 0x58
 800414e:	d001      	beq.n	8004154 <_strtod_l+0x54>
 8004150:	2b78      	cmp	r3, #120	; 0x78
 8004152:	d167      	bne.n	8004224 <_strtod_l+0x124>
 8004154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004156:	9301      	str	r3, [sp, #4]
 8004158:	ab1c      	add	r3, sp, #112	; 0x70
 800415a:	9300      	str	r3, [sp, #0]
 800415c:	9702      	str	r7, [sp, #8]
 800415e:	ab1d      	add	r3, sp, #116	; 0x74
 8004160:	4a88      	ldr	r2, [pc, #544]	; (8004384 <_strtod_l+0x284>)
 8004162:	a91b      	add	r1, sp, #108	; 0x6c
 8004164:	4648      	mov	r0, r9
 8004166:	f001 fcf2 	bl	8005b4e <__gethex>
 800416a:	f010 0407 	ands.w	r4, r0, #7
 800416e:	4606      	mov	r6, r0
 8004170:	d005      	beq.n	800417e <_strtod_l+0x7e>
 8004172:	2c06      	cmp	r4, #6
 8004174:	d12b      	bne.n	80041ce <_strtod_l+0xce>
 8004176:	3501      	adds	r5, #1
 8004178:	2300      	movs	r3, #0
 800417a:	951b      	str	r5, [sp, #108]	; 0x6c
 800417c:	930d      	str	r3, [sp, #52]	; 0x34
 800417e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004180:	2b00      	cmp	r3, #0
 8004182:	f040 859a 	bne.w	8004cba <_strtod_l+0xbba>
 8004186:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004188:	b1e3      	cbz	r3, 80041c4 <_strtod_l+0xc4>
 800418a:	4652      	mov	r2, sl
 800418c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004190:	ec43 2b10 	vmov	d0, r2, r3
 8004194:	b021      	add	sp, #132	; 0x84
 8004196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800419a:	2a2b      	cmp	r2, #43	; 0x2b
 800419c:	d015      	beq.n	80041ca <_strtod_l+0xca>
 800419e:	2a2d      	cmp	r2, #45	; 0x2d
 80041a0:	d004      	beq.n	80041ac <_strtod_l+0xac>
 80041a2:	2a20      	cmp	r2, #32
 80041a4:	d1ca      	bne.n	800413c <_strtod_l+0x3c>
 80041a6:	3301      	adds	r3, #1
 80041a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80041aa:	e7bf      	b.n	800412c <_strtod_l+0x2c>
 80041ac:	2201      	movs	r2, #1
 80041ae:	920d      	str	r2, [sp, #52]	; 0x34
 80041b0:	1c5a      	adds	r2, r3, #1
 80041b2:	921b      	str	r2, [sp, #108]	; 0x6c
 80041b4:	785b      	ldrb	r3, [r3, #1]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1c2      	bne.n	8004140 <_strtod_l+0x40>
 80041ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80041bc:	961b      	str	r6, [sp, #108]	; 0x6c
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f040 8579 	bne.w	8004cb6 <_strtod_l+0xbb6>
 80041c4:	4652      	mov	r2, sl
 80041c6:	465b      	mov	r3, fp
 80041c8:	e7e2      	b.n	8004190 <_strtod_l+0x90>
 80041ca:	2200      	movs	r2, #0
 80041cc:	e7ef      	b.n	80041ae <_strtod_l+0xae>
 80041ce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80041d0:	b13a      	cbz	r2, 80041e2 <_strtod_l+0xe2>
 80041d2:	2135      	movs	r1, #53	; 0x35
 80041d4:	a81e      	add	r0, sp, #120	; 0x78
 80041d6:	f002 fb8d 	bl	80068f4 <__copybits>
 80041da:	991c      	ldr	r1, [sp, #112]	; 0x70
 80041dc:	4648      	mov	r0, r9
 80041de:	f001 fffa 	bl	80061d6 <_Bfree>
 80041e2:	3c01      	subs	r4, #1
 80041e4:	2c04      	cmp	r4, #4
 80041e6:	d806      	bhi.n	80041f6 <_strtod_l+0xf6>
 80041e8:	e8df f004 	tbb	[pc, r4]
 80041ec:	1714030a 	.word	0x1714030a
 80041f0:	0a          	.byte	0x0a
 80041f1:	00          	.byte	0x00
 80041f2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80041f6:	0730      	lsls	r0, r6, #28
 80041f8:	d5c1      	bpl.n	800417e <_strtod_l+0x7e>
 80041fa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80041fe:	e7be      	b.n	800417e <_strtod_l+0x7e>
 8004200:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8004204:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004206:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800420a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800420e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004212:	e7f0      	b.n	80041f6 <_strtod_l+0xf6>
 8004214:	f8df b170 	ldr.w	fp, [pc, #368]	; 8004388 <_strtod_l+0x288>
 8004218:	e7ed      	b.n	80041f6 <_strtod_l+0xf6>
 800421a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800421e:	f04f 3aff 	mov.w	sl, #4294967295
 8004222:	e7e8      	b.n	80041f6 <_strtod_l+0xf6>
 8004224:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004226:	1c5a      	adds	r2, r3, #1
 8004228:	921b      	str	r2, [sp, #108]	; 0x6c
 800422a:	785b      	ldrb	r3, [r3, #1]
 800422c:	2b30      	cmp	r3, #48	; 0x30
 800422e:	d0f9      	beq.n	8004224 <_strtod_l+0x124>
 8004230:	2b00      	cmp	r3, #0
 8004232:	d0a4      	beq.n	800417e <_strtod_l+0x7e>
 8004234:	2301      	movs	r3, #1
 8004236:	2500      	movs	r5, #0
 8004238:	9306      	str	r3, [sp, #24]
 800423a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800423c:	9308      	str	r3, [sp, #32]
 800423e:	9507      	str	r5, [sp, #28]
 8004240:	9505      	str	r5, [sp, #20]
 8004242:	220a      	movs	r2, #10
 8004244:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8004246:	7807      	ldrb	r7, [r0, #0]
 8004248:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800424c:	b2d9      	uxtb	r1, r3
 800424e:	2909      	cmp	r1, #9
 8004250:	d929      	bls.n	80042a6 <_strtod_l+0x1a6>
 8004252:	4622      	mov	r2, r4
 8004254:	f8d8 1000 	ldr.w	r1, [r8]
 8004258:	f002 fda0 	bl	8006d9c <strncmp>
 800425c:	2800      	cmp	r0, #0
 800425e:	d031      	beq.n	80042c4 <_strtod_l+0x1c4>
 8004260:	2000      	movs	r0, #0
 8004262:	9c05      	ldr	r4, [sp, #20]
 8004264:	9004      	str	r0, [sp, #16]
 8004266:	463b      	mov	r3, r7
 8004268:	4602      	mov	r2, r0
 800426a:	2b65      	cmp	r3, #101	; 0x65
 800426c:	d001      	beq.n	8004272 <_strtod_l+0x172>
 800426e:	2b45      	cmp	r3, #69	; 0x45
 8004270:	d114      	bne.n	800429c <_strtod_l+0x19c>
 8004272:	b924      	cbnz	r4, 800427e <_strtod_l+0x17e>
 8004274:	b910      	cbnz	r0, 800427c <_strtod_l+0x17c>
 8004276:	9b06      	ldr	r3, [sp, #24]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d09e      	beq.n	80041ba <_strtod_l+0xba>
 800427c:	2400      	movs	r4, #0
 800427e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8004280:	1c73      	adds	r3, r6, #1
 8004282:	931b      	str	r3, [sp, #108]	; 0x6c
 8004284:	7873      	ldrb	r3, [r6, #1]
 8004286:	2b2b      	cmp	r3, #43	; 0x2b
 8004288:	d078      	beq.n	800437c <_strtod_l+0x27c>
 800428a:	2b2d      	cmp	r3, #45	; 0x2d
 800428c:	d070      	beq.n	8004370 <_strtod_l+0x270>
 800428e:	f04f 0c00 	mov.w	ip, #0
 8004292:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8004296:	2f09      	cmp	r7, #9
 8004298:	d97c      	bls.n	8004394 <_strtod_l+0x294>
 800429a:	961b      	str	r6, [sp, #108]	; 0x6c
 800429c:	f04f 0e00 	mov.w	lr, #0
 80042a0:	e09a      	b.n	80043d8 <_strtod_l+0x2d8>
 80042a2:	2300      	movs	r3, #0
 80042a4:	e7c7      	b.n	8004236 <_strtod_l+0x136>
 80042a6:	9905      	ldr	r1, [sp, #20]
 80042a8:	2908      	cmp	r1, #8
 80042aa:	bfdd      	ittte	le
 80042ac:	9907      	ldrle	r1, [sp, #28]
 80042ae:	fb02 3301 	mlale	r3, r2, r1, r3
 80042b2:	9307      	strle	r3, [sp, #28]
 80042b4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80042b8:	9b05      	ldr	r3, [sp, #20]
 80042ba:	3001      	adds	r0, #1
 80042bc:	3301      	adds	r3, #1
 80042be:	9305      	str	r3, [sp, #20]
 80042c0:	901b      	str	r0, [sp, #108]	; 0x6c
 80042c2:	e7bf      	b.n	8004244 <_strtod_l+0x144>
 80042c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80042c6:	191a      	adds	r2, r3, r4
 80042c8:	921b      	str	r2, [sp, #108]	; 0x6c
 80042ca:	9a05      	ldr	r2, [sp, #20]
 80042cc:	5d1b      	ldrb	r3, [r3, r4]
 80042ce:	2a00      	cmp	r2, #0
 80042d0:	d037      	beq.n	8004342 <_strtod_l+0x242>
 80042d2:	9c05      	ldr	r4, [sp, #20]
 80042d4:	4602      	mov	r2, r0
 80042d6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80042da:	2909      	cmp	r1, #9
 80042dc:	d913      	bls.n	8004306 <_strtod_l+0x206>
 80042de:	2101      	movs	r1, #1
 80042e0:	9104      	str	r1, [sp, #16]
 80042e2:	e7c2      	b.n	800426a <_strtod_l+0x16a>
 80042e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	921b      	str	r2, [sp, #108]	; 0x6c
 80042ea:	785b      	ldrb	r3, [r3, #1]
 80042ec:	3001      	adds	r0, #1
 80042ee:	2b30      	cmp	r3, #48	; 0x30
 80042f0:	d0f8      	beq.n	80042e4 <_strtod_l+0x1e4>
 80042f2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80042f6:	2a08      	cmp	r2, #8
 80042f8:	f200 84e4 	bhi.w	8004cc4 <_strtod_l+0xbc4>
 80042fc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80042fe:	9208      	str	r2, [sp, #32]
 8004300:	4602      	mov	r2, r0
 8004302:	2000      	movs	r0, #0
 8004304:	4604      	mov	r4, r0
 8004306:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800430a:	f100 0101 	add.w	r1, r0, #1
 800430e:	d012      	beq.n	8004336 <_strtod_l+0x236>
 8004310:	440a      	add	r2, r1
 8004312:	eb00 0c04 	add.w	ip, r0, r4
 8004316:	4621      	mov	r1, r4
 8004318:	270a      	movs	r7, #10
 800431a:	458c      	cmp	ip, r1
 800431c:	d113      	bne.n	8004346 <_strtod_l+0x246>
 800431e:	1821      	adds	r1, r4, r0
 8004320:	2908      	cmp	r1, #8
 8004322:	f104 0401 	add.w	r4, r4, #1
 8004326:	4404      	add	r4, r0
 8004328:	dc19      	bgt.n	800435e <_strtod_l+0x25e>
 800432a:	9b07      	ldr	r3, [sp, #28]
 800432c:	210a      	movs	r1, #10
 800432e:	fb01 e303 	mla	r3, r1, r3, lr
 8004332:	9307      	str	r3, [sp, #28]
 8004334:	2100      	movs	r1, #0
 8004336:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004338:	1c58      	adds	r0, r3, #1
 800433a:	901b      	str	r0, [sp, #108]	; 0x6c
 800433c:	785b      	ldrb	r3, [r3, #1]
 800433e:	4608      	mov	r0, r1
 8004340:	e7c9      	b.n	80042d6 <_strtod_l+0x1d6>
 8004342:	9805      	ldr	r0, [sp, #20]
 8004344:	e7d3      	b.n	80042ee <_strtod_l+0x1ee>
 8004346:	2908      	cmp	r1, #8
 8004348:	f101 0101 	add.w	r1, r1, #1
 800434c:	dc03      	bgt.n	8004356 <_strtod_l+0x256>
 800434e:	9b07      	ldr	r3, [sp, #28]
 8004350:	437b      	muls	r3, r7
 8004352:	9307      	str	r3, [sp, #28]
 8004354:	e7e1      	b.n	800431a <_strtod_l+0x21a>
 8004356:	2910      	cmp	r1, #16
 8004358:	bfd8      	it	le
 800435a:	437d      	mulle	r5, r7
 800435c:	e7dd      	b.n	800431a <_strtod_l+0x21a>
 800435e:	2c10      	cmp	r4, #16
 8004360:	bfdc      	itt	le
 8004362:	210a      	movle	r1, #10
 8004364:	fb01 e505 	mlale	r5, r1, r5, lr
 8004368:	e7e4      	b.n	8004334 <_strtod_l+0x234>
 800436a:	2301      	movs	r3, #1
 800436c:	9304      	str	r3, [sp, #16]
 800436e:	e781      	b.n	8004274 <_strtod_l+0x174>
 8004370:	f04f 0c01 	mov.w	ip, #1
 8004374:	1cb3      	adds	r3, r6, #2
 8004376:	931b      	str	r3, [sp, #108]	; 0x6c
 8004378:	78b3      	ldrb	r3, [r6, #2]
 800437a:	e78a      	b.n	8004292 <_strtod_l+0x192>
 800437c:	f04f 0c00 	mov.w	ip, #0
 8004380:	e7f8      	b.n	8004374 <_strtod_l+0x274>
 8004382:	bf00      	nop
 8004384:	08006eec 	.word	0x08006eec
 8004388:	7ff00000 	.word	0x7ff00000
 800438c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800438e:	1c5f      	adds	r7, r3, #1
 8004390:	971b      	str	r7, [sp, #108]	; 0x6c
 8004392:	785b      	ldrb	r3, [r3, #1]
 8004394:	2b30      	cmp	r3, #48	; 0x30
 8004396:	d0f9      	beq.n	800438c <_strtod_l+0x28c>
 8004398:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800439c:	2f08      	cmp	r7, #8
 800439e:	f63f af7d 	bhi.w	800429c <_strtod_l+0x19c>
 80043a2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80043a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80043a8:	930a      	str	r3, [sp, #40]	; 0x28
 80043aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80043ac:	1c5f      	adds	r7, r3, #1
 80043ae:	971b      	str	r7, [sp, #108]	; 0x6c
 80043b0:	785b      	ldrb	r3, [r3, #1]
 80043b2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80043b6:	f1b8 0f09 	cmp.w	r8, #9
 80043ba:	d937      	bls.n	800442c <_strtod_l+0x32c>
 80043bc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80043be:	1a7f      	subs	r7, r7, r1
 80043c0:	2f08      	cmp	r7, #8
 80043c2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80043c6:	dc37      	bgt.n	8004438 <_strtod_l+0x338>
 80043c8:	45be      	cmp	lr, r7
 80043ca:	bfa8      	it	ge
 80043cc:	46be      	movge	lr, r7
 80043ce:	f1bc 0f00 	cmp.w	ip, #0
 80043d2:	d001      	beq.n	80043d8 <_strtod_l+0x2d8>
 80043d4:	f1ce 0e00 	rsb	lr, lr, #0
 80043d8:	2c00      	cmp	r4, #0
 80043da:	d151      	bne.n	8004480 <_strtod_l+0x380>
 80043dc:	2800      	cmp	r0, #0
 80043de:	f47f aece 	bne.w	800417e <_strtod_l+0x7e>
 80043e2:	9a06      	ldr	r2, [sp, #24]
 80043e4:	2a00      	cmp	r2, #0
 80043e6:	f47f aeca 	bne.w	800417e <_strtod_l+0x7e>
 80043ea:	9a04      	ldr	r2, [sp, #16]
 80043ec:	2a00      	cmp	r2, #0
 80043ee:	f47f aee4 	bne.w	80041ba <_strtod_l+0xba>
 80043f2:	2b4e      	cmp	r3, #78	; 0x4e
 80043f4:	d027      	beq.n	8004446 <_strtod_l+0x346>
 80043f6:	dc21      	bgt.n	800443c <_strtod_l+0x33c>
 80043f8:	2b49      	cmp	r3, #73	; 0x49
 80043fa:	f47f aede 	bne.w	80041ba <_strtod_l+0xba>
 80043fe:	49a0      	ldr	r1, [pc, #640]	; (8004680 <_strtod_l+0x580>)
 8004400:	a81b      	add	r0, sp, #108	; 0x6c
 8004402:	f001 fdd7 	bl	8005fb4 <__match>
 8004406:	2800      	cmp	r0, #0
 8004408:	f43f aed7 	beq.w	80041ba <_strtod_l+0xba>
 800440c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800440e:	499d      	ldr	r1, [pc, #628]	; (8004684 <_strtod_l+0x584>)
 8004410:	3b01      	subs	r3, #1
 8004412:	a81b      	add	r0, sp, #108	; 0x6c
 8004414:	931b      	str	r3, [sp, #108]	; 0x6c
 8004416:	f001 fdcd 	bl	8005fb4 <__match>
 800441a:	b910      	cbnz	r0, 8004422 <_strtod_l+0x322>
 800441c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800441e:	3301      	adds	r3, #1
 8004420:	931b      	str	r3, [sp, #108]	; 0x6c
 8004422:	f8df b274 	ldr.w	fp, [pc, #628]	; 8004698 <_strtod_l+0x598>
 8004426:	f04f 0a00 	mov.w	sl, #0
 800442a:	e6a8      	b.n	800417e <_strtod_l+0x7e>
 800442c:	210a      	movs	r1, #10
 800442e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8004432:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004436:	e7b8      	b.n	80043aa <_strtod_l+0x2aa>
 8004438:	46be      	mov	lr, r7
 800443a:	e7c8      	b.n	80043ce <_strtod_l+0x2ce>
 800443c:	2b69      	cmp	r3, #105	; 0x69
 800443e:	d0de      	beq.n	80043fe <_strtod_l+0x2fe>
 8004440:	2b6e      	cmp	r3, #110	; 0x6e
 8004442:	f47f aeba 	bne.w	80041ba <_strtod_l+0xba>
 8004446:	4990      	ldr	r1, [pc, #576]	; (8004688 <_strtod_l+0x588>)
 8004448:	a81b      	add	r0, sp, #108	; 0x6c
 800444a:	f001 fdb3 	bl	8005fb4 <__match>
 800444e:	2800      	cmp	r0, #0
 8004450:	f43f aeb3 	beq.w	80041ba <_strtod_l+0xba>
 8004454:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004456:	781b      	ldrb	r3, [r3, #0]
 8004458:	2b28      	cmp	r3, #40	; 0x28
 800445a:	d10e      	bne.n	800447a <_strtod_l+0x37a>
 800445c:	aa1e      	add	r2, sp, #120	; 0x78
 800445e:	498b      	ldr	r1, [pc, #556]	; (800468c <_strtod_l+0x58c>)
 8004460:	a81b      	add	r0, sp, #108	; 0x6c
 8004462:	f001 fdbb 	bl	8005fdc <__hexnan>
 8004466:	2805      	cmp	r0, #5
 8004468:	d107      	bne.n	800447a <_strtod_l+0x37a>
 800446a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800446c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8004470:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004474:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004478:	e681      	b.n	800417e <_strtod_l+0x7e>
 800447a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80046a0 <_strtod_l+0x5a0>
 800447e:	e7d2      	b.n	8004426 <_strtod_l+0x326>
 8004480:	ebae 0302 	sub.w	r3, lr, r2
 8004484:	9306      	str	r3, [sp, #24]
 8004486:	9b05      	ldr	r3, [sp, #20]
 8004488:	9807      	ldr	r0, [sp, #28]
 800448a:	2b00      	cmp	r3, #0
 800448c:	bf08      	it	eq
 800448e:	4623      	moveq	r3, r4
 8004490:	2c10      	cmp	r4, #16
 8004492:	9305      	str	r3, [sp, #20]
 8004494:	46a0      	mov	r8, r4
 8004496:	bfa8      	it	ge
 8004498:	f04f 0810 	movge.w	r8, #16
 800449c:	f7fc f832 	bl	8000504 <__aeabi_ui2d>
 80044a0:	2c09      	cmp	r4, #9
 80044a2:	4682      	mov	sl, r0
 80044a4:	468b      	mov	fp, r1
 80044a6:	dc13      	bgt.n	80044d0 <_strtod_l+0x3d0>
 80044a8:	9b06      	ldr	r3, [sp, #24]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	f43f ae67 	beq.w	800417e <_strtod_l+0x7e>
 80044b0:	9b06      	ldr	r3, [sp, #24]
 80044b2:	dd7a      	ble.n	80045aa <_strtod_l+0x4aa>
 80044b4:	2b16      	cmp	r3, #22
 80044b6:	dc61      	bgt.n	800457c <_strtod_l+0x47c>
 80044b8:	4a75      	ldr	r2, [pc, #468]	; (8004690 <_strtod_l+0x590>)
 80044ba:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80044be:	e9de 0100 	ldrd	r0, r1, [lr]
 80044c2:	4652      	mov	r2, sl
 80044c4:	465b      	mov	r3, fp
 80044c6:	f7fc f897 	bl	80005f8 <__aeabi_dmul>
 80044ca:	4682      	mov	sl, r0
 80044cc:	468b      	mov	fp, r1
 80044ce:	e656      	b.n	800417e <_strtod_l+0x7e>
 80044d0:	4b6f      	ldr	r3, [pc, #444]	; (8004690 <_strtod_l+0x590>)
 80044d2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80044d6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80044da:	f7fc f88d 	bl	80005f8 <__aeabi_dmul>
 80044de:	4606      	mov	r6, r0
 80044e0:	4628      	mov	r0, r5
 80044e2:	460f      	mov	r7, r1
 80044e4:	f7fc f80e 	bl	8000504 <__aeabi_ui2d>
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	4630      	mov	r0, r6
 80044ee:	4639      	mov	r1, r7
 80044f0:	f7fb fecc 	bl	800028c <__adddf3>
 80044f4:	2c0f      	cmp	r4, #15
 80044f6:	4682      	mov	sl, r0
 80044f8:	468b      	mov	fp, r1
 80044fa:	ddd5      	ble.n	80044a8 <_strtod_l+0x3a8>
 80044fc:	9b06      	ldr	r3, [sp, #24]
 80044fe:	eba4 0808 	sub.w	r8, r4, r8
 8004502:	4498      	add	r8, r3
 8004504:	f1b8 0f00 	cmp.w	r8, #0
 8004508:	f340 8096 	ble.w	8004638 <_strtod_l+0x538>
 800450c:	f018 030f 	ands.w	r3, r8, #15
 8004510:	d00a      	beq.n	8004528 <_strtod_l+0x428>
 8004512:	495f      	ldr	r1, [pc, #380]	; (8004690 <_strtod_l+0x590>)
 8004514:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004518:	4652      	mov	r2, sl
 800451a:	465b      	mov	r3, fp
 800451c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004520:	f7fc f86a 	bl	80005f8 <__aeabi_dmul>
 8004524:	4682      	mov	sl, r0
 8004526:	468b      	mov	fp, r1
 8004528:	f038 080f 	bics.w	r8, r8, #15
 800452c:	d073      	beq.n	8004616 <_strtod_l+0x516>
 800452e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004532:	dd47      	ble.n	80045c4 <_strtod_l+0x4c4>
 8004534:	2400      	movs	r4, #0
 8004536:	46a0      	mov	r8, r4
 8004538:	9407      	str	r4, [sp, #28]
 800453a:	9405      	str	r4, [sp, #20]
 800453c:	2322      	movs	r3, #34	; 0x22
 800453e:	f8df b158 	ldr.w	fp, [pc, #344]	; 8004698 <_strtod_l+0x598>
 8004542:	f8c9 3000 	str.w	r3, [r9]
 8004546:	f04f 0a00 	mov.w	sl, #0
 800454a:	9b07      	ldr	r3, [sp, #28]
 800454c:	2b00      	cmp	r3, #0
 800454e:	f43f ae16 	beq.w	800417e <_strtod_l+0x7e>
 8004552:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004554:	4648      	mov	r0, r9
 8004556:	f001 fe3e 	bl	80061d6 <_Bfree>
 800455a:	9905      	ldr	r1, [sp, #20]
 800455c:	4648      	mov	r0, r9
 800455e:	f001 fe3a 	bl	80061d6 <_Bfree>
 8004562:	4641      	mov	r1, r8
 8004564:	4648      	mov	r0, r9
 8004566:	f001 fe36 	bl	80061d6 <_Bfree>
 800456a:	9907      	ldr	r1, [sp, #28]
 800456c:	4648      	mov	r0, r9
 800456e:	f001 fe32 	bl	80061d6 <_Bfree>
 8004572:	4621      	mov	r1, r4
 8004574:	4648      	mov	r0, r9
 8004576:	f001 fe2e 	bl	80061d6 <_Bfree>
 800457a:	e600      	b.n	800417e <_strtod_l+0x7e>
 800457c:	9a06      	ldr	r2, [sp, #24]
 800457e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004582:	4293      	cmp	r3, r2
 8004584:	dbba      	blt.n	80044fc <_strtod_l+0x3fc>
 8004586:	4d42      	ldr	r5, [pc, #264]	; (8004690 <_strtod_l+0x590>)
 8004588:	f1c4 040f 	rsb	r4, r4, #15
 800458c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004590:	4652      	mov	r2, sl
 8004592:	465b      	mov	r3, fp
 8004594:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004598:	f7fc f82e 	bl	80005f8 <__aeabi_dmul>
 800459c:	9b06      	ldr	r3, [sp, #24]
 800459e:	1b1c      	subs	r4, r3, r4
 80045a0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80045a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80045a8:	e78d      	b.n	80044c6 <_strtod_l+0x3c6>
 80045aa:	f113 0f16 	cmn.w	r3, #22
 80045ae:	dba5      	blt.n	80044fc <_strtod_l+0x3fc>
 80045b0:	4a37      	ldr	r2, [pc, #220]	; (8004690 <_strtod_l+0x590>)
 80045b2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80045b6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80045ba:	4650      	mov	r0, sl
 80045bc:	4659      	mov	r1, fp
 80045be:	f7fc f945 	bl	800084c <__aeabi_ddiv>
 80045c2:	e782      	b.n	80044ca <_strtod_l+0x3ca>
 80045c4:	2300      	movs	r3, #0
 80045c6:	4e33      	ldr	r6, [pc, #204]	; (8004694 <_strtod_l+0x594>)
 80045c8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80045cc:	4650      	mov	r0, sl
 80045ce:	4659      	mov	r1, fp
 80045d0:	461d      	mov	r5, r3
 80045d2:	f1b8 0f01 	cmp.w	r8, #1
 80045d6:	dc21      	bgt.n	800461c <_strtod_l+0x51c>
 80045d8:	b10b      	cbz	r3, 80045de <_strtod_l+0x4de>
 80045da:	4682      	mov	sl, r0
 80045dc:	468b      	mov	fp, r1
 80045de:	4b2d      	ldr	r3, [pc, #180]	; (8004694 <_strtod_l+0x594>)
 80045e0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80045e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80045e8:	4652      	mov	r2, sl
 80045ea:	465b      	mov	r3, fp
 80045ec:	e9d5 0100 	ldrd	r0, r1, [r5]
 80045f0:	f7fc f802 	bl	80005f8 <__aeabi_dmul>
 80045f4:	4b28      	ldr	r3, [pc, #160]	; (8004698 <_strtod_l+0x598>)
 80045f6:	460a      	mov	r2, r1
 80045f8:	400b      	ands	r3, r1
 80045fa:	4928      	ldr	r1, [pc, #160]	; (800469c <_strtod_l+0x59c>)
 80045fc:	428b      	cmp	r3, r1
 80045fe:	4682      	mov	sl, r0
 8004600:	d898      	bhi.n	8004534 <_strtod_l+0x434>
 8004602:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004606:	428b      	cmp	r3, r1
 8004608:	bf86      	itte	hi
 800460a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80046a4 <_strtod_l+0x5a4>
 800460e:	f04f 3aff 	movhi.w	sl, #4294967295
 8004612:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004616:	2300      	movs	r3, #0
 8004618:	9304      	str	r3, [sp, #16]
 800461a:	e077      	b.n	800470c <_strtod_l+0x60c>
 800461c:	f018 0f01 	tst.w	r8, #1
 8004620:	d006      	beq.n	8004630 <_strtod_l+0x530>
 8004622:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8004626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462a:	f7fb ffe5 	bl	80005f8 <__aeabi_dmul>
 800462e:	2301      	movs	r3, #1
 8004630:	3501      	adds	r5, #1
 8004632:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004636:	e7cc      	b.n	80045d2 <_strtod_l+0x4d2>
 8004638:	d0ed      	beq.n	8004616 <_strtod_l+0x516>
 800463a:	f1c8 0800 	rsb	r8, r8, #0
 800463e:	f018 020f 	ands.w	r2, r8, #15
 8004642:	d00a      	beq.n	800465a <_strtod_l+0x55a>
 8004644:	4b12      	ldr	r3, [pc, #72]	; (8004690 <_strtod_l+0x590>)
 8004646:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800464a:	4650      	mov	r0, sl
 800464c:	4659      	mov	r1, fp
 800464e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004652:	f7fc f8fb 	bl	800084c <__aeabi_ddiv>
 8004656:	4682      	mov	sl, r0
 8004658:	468b      	mov	fp, r1
 800465a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800465e:	d0da      	beq.n	8004616 <_strtod_l+0x516>
 8004660:	f1b8 0f1f 	cmp.w	r8, #31
 8004664:	dd20      	ble.n	80046a8 <_strtod_l+0x5a8>
 8004666:	2400      	movs	r4, #0
 8004668:	46a0      	mov	r8, r4
 800466a:	9407      	str	r4, [sp, #28]
 800466c:	9405      	str	r4, [sp, #20]
 800466e:	2322      	movs	r3, #34	; 0x22
 8004670:	f04f 0a00 	mov.w	sl, #0
 8004674:	f04f 0b00 	mov.w	fp, #0
 8004678:	f8c9 3000 	str.w	r3, [r9]
 800467c:	e765      	b.n	800454a <_strtod_l+0x44a>
 800467e:	bf00      	nop
 8004680:	08006eb5 	.word	0x08006eb5
 8004684:	08006f43 	.word	0x08006f43
 8004688:	08006ebd 	.word	0x08006ebd
 800468c:	08006f00 	.word	0x08006f00
 8004690:	08006f80 	.word	0x08006f80
 8004694:	08006f58 	.word	0x08006f58
 8004698:	7ff00000 	.word	0x7ff00000
 800469c:	7ca00000 	.word	0x7ca00000
 80046a0:	fff80000 	.word	0xfff80000
 80046a4:	7fefffff 	.word	0x7fefffff
 80046a8:	f018 0310 	ands.w	r3, r8, #16
 80046ac:	bf18      	it	ne
 80046ae:	236a      	movne	r3, #106	; 0x6a
 80046b0:	4da0      	ldr	r5, [pc, #640]	; (8004934 <_strtod_l+0x834>)
 80046b2:	9304      	str	r3, [sp, #16]
 80046b4:	4650      	mov	r0, sl
 80046b6:	4659      	mov	r1, fp
 80046b8:	2300      	movs	r3, #0
 80046ba:	f1b8 0f00 	cmp.w	r8, #0
 80046be:	f300 810a 	bgt.w	80048d6 <_strtod_l+0x7d6>
 80046c2:	b10b      	cbz	r3, 80046c8 <_strtod_l+0x5c8>
 80046c4:	4682      	mov	sl, r0
 80046c6:	468b      	mov	fp, r1
 80046c8:	9b04      	ldr	r3, [sp, #16]
 80046ca:	b1bb      	cbz	r3, 80046fc <_strtod_l+0x5fc>
 80046cc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80046d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	4659      	mov	r1, fp
 80046d8:	dd10      	ble.n	80046fc <_strtod_l+0x5fc>
 80046da:	2b1f      	cmp	r3, #31
 80046dc:	f340 8107 	ble.w	80048ee <_strtod_l+0x7ee>
 80046e0:	2b34      	cmp	r3, #52	; 0x34
 80046e2:	bfde      	ittt	le
 80046e4:	3b20      	suble	r3, #32
 80046e6:	f04f 32ff 	movle.w	r2, #4294967295
 80046ea:	fa02 f303 	lslle.w	r3, r2, r3
 80046ee:	f04f 0a00 	mov.w	sl, #0
 80046f2:	bfcc      	ite	gt
 80046f4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80046f8:	ea03 0b01 	andle.w	fp, r3, r1
 80046fc:	2200      	movs	r2, #0
 80046fe:	2300      	movs	r3, #0
 8004700:	4650      	mov	r0, sl
 8004702:	4659      	mov	r1, fp
 8004704:	f7fc f9e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8004708:	2800      	cmp	r0, #0
 800470a:	d1ac      	bne.n	8004666 <_strtod_l+0x566>
 800470c:	9b07      	ldr	r3, [sp, #28]
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	9a05      	ldr	r2, [sp, #20]
 8004712:	9908      	ldr	r1, [sp, #32]
 8004714:	4623      	mov	r3, r4
 8004716:	4648      	mov	r0, r9
 8004718:	f001 fdaf 	bl	800627a <__s2b>
 800471c:	9007      	str	r0, [sp, #28]
 800471e:	2800      	cmp	r0, #0
 8004720:	f43f af08 	beq.w	8004534 <_strtod_l+0x434>
 8004724:	9a06      	ldr	r2, [sp, #24]
 8004726:	9b06      	ldr	r3, [sp, #24]
 8004728:	2a00      	cmp	r2, #0
 800472a:	f1c3 0300 	rsb	r3, r3, #0
 800472e:	bfa8      	it	ge
 8004730:	2300      	movge	r3, #0
 8004732:	930e      	str	r3, [sp, #56]	; 0x38
 8004734:	2400      	movs	r4, #0
 8004736:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800473a:	9316      	str	r3, [sp, #88]	; 0x58
 800473c:	46a0      	mov	r8, r4
 800473e:	9b07      	ldr	r3, [sp, #28]
 8004740:	4648      	mov	r0, r9
 8004742:	6859      	ldr	r1, [r3, #4]
 8004744:	f001 fd13 	bl	800616e <_Balloc>
 8004748:	9005      	str	r0, [sp, #20]
 800474a:	2800      	cmp	r0, #0
 800474c:	f43f aef6 	beq.w	800453c <_strtod_l+0x43c>
 8004750:	9b07      	ldr	r3, [sp, #28]
 8004752:	691a      	ldr	r2, [r3, #16]
 8004754:	3202      	adds	r2, #2
 8004756:	f103 010c 	add.w	r1, r3, #12
 800475a:	0092      	lsls	r2, r2, #2
 800475c:	300c      	adds	r0, #12
 800475e:	f001 fcfb 	bl	8006158 <memcpy>
 8004762:	aa1e      	add	r2, sp, #120	; 0x78
 8004764:	a91d      	add	r1, sp, #116	; 0x74
 8004766:	ec4b ab10 	vmov	d0, sl, fp
 800476a:	4648      	mov	r0, r9
 800476c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8004770:	f002 f83e 	bl	80067f0 <__d2b>
 8004774:	901c      	str	r0, [sp, #112]	; 0x70
 8004776:	2800      	cmp	r0, #0
 8004778:	f43f aee0 	beq.w	800453c <_strtod_l+0x43c>
 800477c:	2101      	movs	r1, #1
 800477e:	4648      	mov	r0, r9
 8004780:	f001 fe07 	bl	8006392 <__i2b>
 8004784:	4680      	mov	r8, r0
 8004786:	2800      	cmp	r0, #0
 8004788:	f43f aed8 	beq.w	800453c <_strtod_l+0x43c>
 800478c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800478e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004790:	2e00      	cmp	r6, #0
 8004792:	bfab      	itete	ge
 8004794:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8004796:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8004798:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800479a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800479c:	bfac      	ite	ge
 800479e:	18f7      	addge	r7, r6, r3
 80047a0:	1b9d      	sublt	r5, r3, r6
 80047a2:	9b04      	ldr	r3, [sp, #16]
 80047a4:	1af6      	subs	r6, r6, r3
 80047a6:	4416      	add	r6, r2
 80047a8:	4b63      	ldr	r3, [pc, #396]	; (8004938 <_strtod_l+0x838>)
 80047aa:	3e01      	subs	r6, #1
 80047ac:	429e      	cmp	r6, r3
 80047ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80047b2:	f280 80af 	bge.w	8004914 <_strtod_l+0x814>
 80047b6:	1b9b      	subs	r3, r3, r6
 80047b8:	2b1f      	cmp	r3, #31
 80047ba:	eba2 0203 	sub.w	r2, r2, r3
 80047be:	f04f 0101 	mov.w	r1, #1
 80047c2:	f300 809b 	bgt.w	80048fc <_strtod_l+0x7fc>
 80047c6:	fa01 f303 	lsl.w	r3, r1, r3
 80047ca:	930f      	str	r3, [sp, #60]	; 0x3c
 80047cc:	2300      	movs	r3, #0
 80047ce:	930a      	str	r3, [sp, #40]	; 0x28
 80047d0:	18be      	adds	r6, r7, r2
 80047d2:	9b04      	ldr	r3, [sp, #16]
 80047d4:	42b7      	cmp	r7, r6
 80047d6:	4415      	add	r5, r2
 80047d8:	441d      	add	r5, r3
 80047da:	463b      	mov	r3, r7
 80047dc:	bfa8      	it	ge
 80047de:	4633      	movge	r3, r6
 80047e0:	42ab      	cmp	r3, r5
 80047e2:	bfa8      	it	ge
 80047e4:	462b      	movge	r3, r5
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	bfc2      	ittt	gt
 80047ea:	1af6      	subgt	r6, r6, r3
 80047ec:	1aed      	subgt	r5, r5, r3
 80047ee:	1aff      	subgt	r7, r7, r3
 80047f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80047f2:	b1bb      	cbz	r3, 8004824 <_strtod_l+0x724>
 80047f4:	4641      	mov	r1, r8
 80047f6:	461a      	mov	r2, r3
 80047f8:	4648      	mov	r0, r9
 80047fa:	f001 fe69 	bl	80064d0 <__pow5mult>
 80047fe:	4680      	mov	r8, r0
 8004800:	2800      	cmp	r0, #0
 8004802:	f43f ae9b 	beq.w	800453c <_strtod_l+0x43c>
 8004806:	4601      	mov	r1, r0
 8004808:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800480a:	4648      	mov	r0, r9
 800480c:	f001 fdca 	bl	80063a4 <__multiply>
 8004810:	900c      	str	r0, [sp, #48]	; 0x30
 8004812:	2800      	cmp	r0, #0
 8004814:	f43f ae92 	beq.w	800453c <_strtod_l+0x43c>
 8004818:	991c      	ldr	r1, [sp, #112]	; 0x70
 800481a:	4648      	mov	r0, r9
 800481c:	f001 fcdb 	bl	80061d6 <_Bfree>
 8004820:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004822:	931c      	str	r3, [sp, #112]	; 0x70
 8004824:	2e00      	cmp	r6, #0
 8004826:	dc7a      	bgt.n	800491e <_strtod_l+0x81e>
 8004828:	9b06      	ldr	r3, [sp, #24]
 800482a:	2b00      	cmp	r3, #0
 800482c:	dd08      	ble.n	8004840 <_strtod_l+0x740>
 800482e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004830:	9905      	ldr	r1, [sp, #20]
 8004832:	4648      	mov	r0, r9
 8004834:	f001 fe4c 	bl	80064d0 <__pow5mult>
 8004838:	9005      	str	r0, [sp, #20]
 800483a:	2800      	cmp	r0, #0
 800483c:	f43f ae7e 	beq.w	800453c <_strtod_l+0x43c>
 8004840:	2d00      	cmp	r5, #0
 8004842:	dd08      	ble.n	8004856 <_strtod_l+0x756>
 8004844:	462a      	mov	r2, r5
 8004846:	9905      	ldr	r1, [sp, #20]
 8004848:	4648      	mov	r0, r9
 800484a:	f001 fe8f 	bl	800656c <__lshift>
 800484e:	9005      	str	r0, [sp, #20]
 8004850:	2800      	cmp	r0, #0
 8004852:	f43f ae73 	beq.w	800453c <_strtod_l+0x43c>
 8004856:	2f00      	cmp	r7, #0
 8004858:	dd08      	ble.n	800486c <_strtod_l+0x76c>
 800485a:	4641      	mov	r1, r8
 800485c:	463a      	mov	r2, r7
 800485e:	4648      	mov	r0, r9
 8004860:	f001 fe84 	bl	800656c <__lshift>
 8004864:	4680      	mov	r8, r0
 8004866:	2800      	cmp	r0, #0
 8004868:	f43f ae68 	beq.w	800453c <_strtod_l+0x43c>
 800486c:	9a05      	ldr	r2, [sp, #20]
 800486e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004870:	4648      	mov	r0, r9
 8004872:	f001 fee9 	bl	8006648 <__mdiff>
 8004876:	4604      	mov	r4, r0
 8004878:	2800      	cmp	r0, #0
 800487a:	f43f ae5f 	beq.w	800453c <_strtod_l+0x43c>
 800487e:	68c3      	ldr	r3, [r0, #12]
 8004880:	930c      	str	r3, [sp, #48]	; 0x30
 8004882:	2300      	movs	r3, #0
 8004884:	60c3      	str	r3, [r0, #12]
 8004886:	4641      	mov	r1, r8
 8004888:	f001 fec4 	bl	8006614 <__mcmp>
 800488c:	2800      	cmp	r0, #0
 800488e:	da55      	bge.n	800493c <_strtod_l+0x83c>
 8004890:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004892:	b9e3      	cbnz	r3, 80048ce <_strtod_l+0x7ce>
 8004894:	f1ba 0f00 	cmp.w	sl, #0
 8004898:	d119      	bne.n	80048ce <_strtod_l+0x7ce>
 800489a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800489e:	b9b3      	cbnz	r3, 80048ce <_strtod_l+0x7ce>
 80048a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80048a4:	0d1b      	lsrs	r3, r3, #20
 80048a6:	051b      	lsls	r3, r3, #20
 80048a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80048ac:	d90f      	bls.n	80048ce <_strtod_l+0x7ce>
 80048ae:	6963      	ldr	r3, [r4, #20]
 80048b0:	b913      	cbnz	r3, 80048b8 <_strtod_l+0x7b8>
 80048b2:	6923      	ldr	r3, [r4, #16]
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	dd0a      	ble.n	80048ce <_strtod_l+0x7ce>
 80048b8:	4621      	mov	r1, r4
 80048ba:	2201      	movs	r2, #1
 80048bc:	4648      	mov	r0, r9
 80048be:	f001 fe55 	bl	800656c <__lshift>
 80048c2:	4641      	mov	r1, r8
 80048c4:	4604      	mov	r4, r0
 80048c6:	f001 fea5 	bl	8006614 <__mcmp>
 80048ca:	2800      	cmp	r0, #0
 80048cc:	dc67      	bgt.n	800499e <_strtod_l+0x89e>
 80048ce:	9b04      	ldr	r3, [sp, #16]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d171      	bne.n	80049b8 <_strtod_l+0x8b8>
 80048d4:	e63d      	b.n	8004552 <_strtod_l+0x452>
 80048d6:	f018 0f01 	tst.w	r8, #1
 80048da:	d004      	beq.n	80048e6 <_strtod_l+0x7e6>
 80048dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048e0:	f7fb fe8a 	bl	80005f8 <__aeabi_dmul>
 80048e4:	2301      	movs	r3, #1
 80048e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80048ea:	3508      	adds	r5, #8
 80048ec:	e6e5      	b.n	80046ba <_strtod_l+0x5ba>
 80048ee:	f04f 32ff 	mov.w	r2, #4294967295
 80048f2:	fa02 f303 	lsl.w	r3, r2, r3
 80048f6:	ea03 0a0a 	and.w	sl, r3, sl
 80048fa:	e6ff      	b.n	80046fc <_strtod_l+0x5fc>
 80048fc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8004900:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8004904:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8004908:	36e2      	adds	r6, #226	; 0xe2
 800490a:	fa01 f306 	lsl.w	r3, r1, r6
 800490e:	930a      	str	r3, [sp, #40]	; 0x28
 8004910:	910f      	str	r1, [sp, #60]	; 0x3c
 8004912:	e75d      	b.n	80047d0 <_strtod_l+0x6d0>
 8004914:	2300      	movs	r3, #0
 8004916:	930a      	str	r3, [sp, #40]	; 0x28
 8004918:	2301      	movs	r3, #1
 800491a:	930f      	str	r3, [sp, #60]	; 0x3c
 800491c:	e758      	b.n	80047d0 <_strtod_l+0x6d0>
 800491e:	4632      	mov	r2, r6
 8004920:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004922:	4648      	mov	r0, r9
 8004924:	f001 fe22 	bl	800656c <__lshift>
 8004928:	901c      	str	r0, [sp, #112]	; 0x70
 800492a:	2800      	cmp	r0, #0
 800492c:	f47f af7c 	bne.w	8004828 <_strtod_l+0x728>
 8004930:	e604      	b.n	800453c <_strtod_l+0x43c>
 8004932:	bf00      	nop
 8004934:	08006f18 	.word	0x08006f18
 8004938:	fffffc02 	.word	0xfffffc02
 800493c:	465d      	mov	r5, fp
 800493e:	f040 8086 	bne.w	8004a4e <_strtod_l+0x94e>
 8004942:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004944:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004948:	b32a      	cbz	r2, 8004996 <_strtod_l+0x896>
 800494a:	4aaf      	ldr	r2, [pc, #700]	; (8004c08 <_strtod_l+0xb08>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d153      	bne.n	80049f8 <_strtod_l+0x8f8>
 8004950:	9b04      	ldr	r3, [sp, #16]
 8004952:	4650      	mov	r0, sl
 8004954:	b1d3      	cbz	r3, 800498c <_strtod_l+0x88c>
 8004956:	4aad      	ldr	r2, [pc, #692]	; (8004c0c <_strtod_l+0xb0c>)
 8004958:	402a      	ands	r2, r5
 800495a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800495e:	f04f 31ff 	mov.w	r1, #4294967295
 8004962:	d816      	bhi.n	8004992 <_strtod_l+0x892>
 8004964:	0d12      	lsrs	r2, r2, #20
 8004966:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800496a:	fa01 f303 	lsl.w	r3, r1, r3
 800496e:	4298      	cmp	r0, r3
 8004970:	d142      	bne.n	80049f8 <_strtod_l+0x8f8>
 8004972:	4ba7      	ldr	r3, [pc, #668]	; (8004c10 <_strtod_l+0xb10>)
 8004974:	429d      	cmp	r5, r3
 8004976:	d102      	bne.n	800497e <_strtod_l+0x87e>
 8004978:	3001      	adds	r0, #1
 800497a:	f43f addf 	beq.w	800453c <_strtod_l+0x43c>
 800497e:	4ba3      	ldr	r3, [pc, #652]	; (8004c0c <_strtod_l+0xb0c>)
 8004980:	402b      	ands	r3, r5
 8004982:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004986:	f04f 0a00 	mov.w	sl, #0
 800498a:	e7a0      	b.n	80048ce <_strtod_l+0x7ce>
 800498c:	f04f 33ff 	mov.w	r3, #4294967295
 8004990:	e7ed      	b.n	800496e <_strtod_l+0x86e>
 8004992:	460b      	mov	r3, r1
 8004994:	e7eb      	b.n	800496e <_strtod_l+0x86e>
 8004996:	bb7b      	cbnz	r3, 80049f8 <_strtod_l+0x8f8>
 8004998:	f1ba 0f00 	cmp.w	sl, #0
 800499c:	d12c      	bne.n	80049f8 <_strtod_l+0x8f8>
 800499e:	9904      	ldr	r1, [sp, #16]
 80049a0:	4a9a      	ldr	r2, [pc, #616]	; (8004c0c <_strtod_l+0xb0c>)
 80049a2:	465b      	mov	r3, fp
 80049a4:	b1f1      	cbz	r1, 80049e4 <_strtod_l+0x8e4>
 80049a6:	ea02 010b 	and.w	r1, r2, fp
 80049aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80049ae:	dc19      	bgt.n	80049e4 <_strtod_l+0x8e4>
 80049b0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80049b4:	f77f ae5b 	ble.w	800466e <_strtod_l+0x56e>
 80049b8:	4a96      	ldr	r2, [pc, #600]	; (8004c14 <_strtod_l+0xb14>)
 80049ba:	2300      	movs	r3, #0
 80049bc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80049c0:	4650      	mov	r0, sl
 80049c2:	4659      	mov	r1, fp
 80049c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80049c8:	f7fb fe16 	bl	80005f8 <__aeabi_dmul>
 80049cc:	4682      	mov	sl, r0
 80049ce:	468b      	mov	fp, r1
 80049d0:	2900      	cmp	r1, #0
 80049d2:	f47f adbe 	bne.w	8004552 <_strtod_l+0x452>
 80049d6:	2800      	cmp	r0, #0
 80049d8:	f47f adbb 	bne.w	8004552 <_strtod_l+0x452>
 80049dc:	2322      	movs	r3, #34	; 0x22
 80049de:	f8c9 3000 	str.w	r3, [r9]
 80049e2:	e5b6      	b.n	8004552 <_strtod_l+0x452>
 80049e4:	4013      	ands	r3, r2
 80049e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80049ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80049ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80049f2:	f04f 3aff 	mov.w	sl, #4294967295
 80049f6:	e76a      	b.n	80048ce <_strtod_l+0x7ce>
 80049f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049fa:	b193      	cbz	r3, 8004a22 <_strtod_l+0x922>
 80049fc:	422b      	tst	r3, r5
 80049fe:	f43f af66 	beq.w	80048ce <_strtod_l+0x7ce>
 8004a02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a04:	9a04      	ldr	r2, [sp, #16]
 8004a06:	4650      	mov	r0, sl
 8004a08:	4659      	mov	r1, fp
 8004a0a:	b173      	cbz	r3, 8004a2a <_strtod_l+0x92a>
 8004a0c:	f7ff fb5c 	bl	80040c8 <sulp>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004a18:	f7fb fc38 	bl	800028c <__adddf3>
 8004a1c:	4682      	mov	sl, r0
 8004a1e:	468b      	mov	fp, r1
 8004a20:	e755      	b.n	80048ce <_strtod_l+0x7ce>
 8004a22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a24:	ea13 0f0a 	tst.w	r3, sl
 8004a28:	e7e9      	b.n	80049fe <_strtod_l+0x8fe>
 8004a2a:	f7ff fb4d 	bl	80040c8 <sulp>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004a36:	f7fb fc27 	bl	8000288 <__aeabi_dsub>
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	4682      	mov	sl, r0
 8004a40:	468b      	mov	fp, r1
 8004a42:	f7fc f841 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a46:	2800      	cmp	r0, #0
 8004a48:	f47f ae11 	bne.w	800466e <_strtod_l+0x56e>
 8004a4c:	e73f      	b.n	80048ce <_strtod_l+0x7ce>
 8004a4e:	4641      	mov	r1, r8
 8004a50:	4620      	mov	r0, r4
 8004a52:	f001 ff1c 	bl	800688e <__ratio>
 8004a56:	ec57 6b10 	vmov	r6, r7, d0
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a60:	ee10 0a10 	vmov	r0, s0
 8004a64:	4639      	mov	r1, r7
 8004a66:	f7fc f843 	bl	8000af0 <__aeabi_dcmple>
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	d077      	beq.n	8004b5e <_strtod_l+0xa5e>
 8004a6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d04a      	beq.n	8004b0a <_strtod_l+0xa0a>
 8004a74:	4b68      	ldr	r3, [pc, #416]	; (8004c18 <_strtod_l+0xb18>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004a7c:	4f66      	ldr	r7, [pc, #408]	; (8004c18 <_strtod_l+0xb18>)
 8004a7e:	2600      	movs	r6, #0
 8004a80:	4b62      	ldr	r3, [pc, #392]	; (8004c0c <_strtod_l+0xb0c>)
 8004a82:	402b      	ands	r3, r5
 8004a84:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a88:	4b64      	ldr	r3, [pc, #400]	; (8004c1c <_strtod_l+0xb1c>)
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	f040 80ce 	bne.w	8004c2c <_strtod_l+0xb2c>
 8004a90:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a94:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004a98:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8004a9c:	ec4b ab10 	vmov	d0, sl, fp
 8004aa0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8004aa4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004aa8:	f001 fe2c 	bl	8006704 <__ulp>
 8004aac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004ab0:	ec53 2b10 	vmov	r2, r3, d0
 8004ab4:	f7fb fda0 	bl	80005f8 <__aeabi_dmul>
 8004ab8:	4652      	mov	r2, sl
 8004aba:	465b      	mov	r3, fp
 8004abc:	f7fb fbe6 	bl	800028c <__adddf3>
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	4952      	ldr	r1, [pc, #328]	; (8004c0c <_strtod_l+0xb0c>)
 8004ac4:	4a56      	ldr	r2, [pc, #344]	; (8004c20 <_strtod_l+0xb20>)
 8004ac6:	4019      	ands	r1, r3
 8004ac8:	4291      	cmp	r1, r2
 8004aca:	4682      	mov	sl, r0
 8004acc:	d95b      	bls.n	8004b86 <_strtod_l+0xa86>
 8004ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d103      	bne.n	8004ae0 <_strtod_l+0x9e0>
 8004ad8:	9b08      	ldr	r3, [sp, #32]
 8004ada:	3301      	adds	r3, #1
 8004adc:	f43f ad2e 	beq.w	800453c <_strtod_l+0x43c>
 8004ae0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8004c10 <_strtod_l+0xb10>
 8004ae4:	f04f 3aff 	mov.w	sl, #4294967295
 8004ae8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004aea:	4648      	mov	r0, r9
 8004aec:	f001 fb73 	bl	80061d6 <_Bfree>
 8004af0:	9905      	ldr	r1, [sp, #20]
 8004af2:	4648      	mov	r0, r9
 8004af4:	f001 fb6f 	bl	80061d6 <_Bfree>
 8004af8:	4641      	mov	r1, r8
 8004afa:	4648      	mov	r0, r9
 8004afc:	f001 fb6b 	bl	80061d6 <_Bfree>
 8004b00:	4621      	mov	r1, r4
 8004b02:	4648      	mov	r0, r9
 8004b04:	f001 fb67 	bl	80061d6 <_Bfree>
 8004b08:	e619      	b.n	800473e <_strtod_l+0x63e>
 8004b0a:	f1ba 0f00 	cmp.w	sl, #0
 8004b0e:	d11a      	bne.n	8004b46 <_strtod_l+0xa46>
 8004b10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004b14:	b9eb      	cbnz	r3, 8004b52 <_strtod_l+0xa52>
 8004b16:	2200      	movs	r2, #0
 8004b18:	4b3f      	ldr	r3, [pc, #252]	; (8004c18 <_strtod_l+0xb18>)
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	4639      	mov	r1, r7
 8004b1e:	f7fb ffdd 	bl	8000adc <__aeabi_dcmplt>
 8004b22:	b9c8      	cbnz	r0, 8004b58 <_strtod_l+0xa58>
 8004b24:	4630      	mov	r0, r6
 8004b26:	4639      	mov	r1, r7
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4b3e      	ldr	r3, [pc, #248]	; (8004c24 <_strtod_l+0xb24>)
 8004b2c:	f7fb fd64 	bl	80005f8 <__aeabi_dmul>
 8004b30:	4606      	mov	r6, r0
 8004b32:	460f      	mov	r7, r1
 8004b34:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8004b38:	9618      	str	r6, [sp, #96]	; 0x60
 8004b3a:	9319      	str	r3, [sp, #100]	; 0x64
 8004b3c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8004b40:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004b44:	e79c      	b.n	8004a80 <_strtod_l+0x980>
 8004b46:	f1ba 0f01 	cmp.w	sl, #1
 8004b4a:	d102      	bne.n	8004b52 <_strtod_l+0xa52>
 8004b4c:	2d00      	cmp	r5, #0
 8004b4e:	f43f ad8e 	beq.w	800466e <_strtod_l+0x56e>
 8004b52:	2200      	movs	r2, #0
 8004b54:	4b34      	ldr	r3, [pc, #208]	; (8004c28 <_strtod_l+0xb28>)
 8004b56:	e78f      	b.n	8004a78 <_strtod_l+0x978>
 8004b58:	2600      	movs	r6, #0
 8004b5a:	4f32      	ldr	r7, [pc, #200]	; (8004c24 <_strtod_l+0xb24>)
 8004b5c:	e7ea      	b.n	8004b34 <_strtod_l+0xa34>
 8004b5e:	4b31      	ldr	r3, [pc, #196]	; (8004c24 <_strtod_l+0xb24>)
 8004b60:	4630      	mov	r0, r6
 8004b62:	4639      	mov	r1, r7
 8004b64:	2200      	movs	r2, #0
 8004b66:	f7fb fd47 	bl	80005f8 <__aeabi_dmul>
 8004b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b6c:	4606      	mov	r6, r0
 8004b6e:	460f      	mov	r7, r1
 8004b70:	b933      	cbnz	r3, 8004b80 <_strtod_l+0xa80>
 8004b72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004b76:	9010      	str	r0, [sp, #64]	; 0x40
 8004b78:	9311      	str	r3, [sp, #68]	; 0x44
 8004b7a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004b7e:	e7df      	b.n	8004b40 <_strtod_l+0xa40>
 8004b80:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8004b84:	e7f9      	b.n	8004b7a <_strtod_l+0xa7a>
 8004b86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8004b8a:	9b04      	ldr	r3, [sp, #16]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1ab      	bne.n	8004ae8 <_strtod_l+0x9e8>
 8004b90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004b94:	0d1b      	lsrs	r3, r3, #20
 8004b96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b98:	051b      	lsls	r3, r3, #20
 8004b9a:	429a      	cmp	r2, r3
 8004b9c:	465d      	mov	r5, fp
 8004b9e:	d1a3      	bne.n	8004ae8 <_strtod_l+0x9e8>
 8004ba0:	4639      	mov	r1, r7
 8004ba2:	4630      	mov	r0, r6
 8004ba4:	f7fb ffd8 	bl	8000b58 <__aeabi_d2iz>
 8004ba8:	f7fb fcbc 	bl	8000524 <__aeabi_i2d>
 8004bac:	460b      	mov	r3, r1
 8004bae:	4602      	mov	r2, r0
 8004bb0:	4639      	mov	r1, r7
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	f7fb fb68 	bl	8000288 <__aeabi_dsub>
 8004bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004bba:	4606      	mov	r6, r0
 8004bbc:	460f      	mov	r7, r1
 8004bbe:	b933      	cbnz	r3, 8004bce <_strtod_l+0xace>
 8004bc0:	f1ba 0f00 	cmp.w	sl, #0
 8004bc4:	d103      	bne.n	8004bce <_strtod_l+0xace>
 8004bc6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8004bca:	2d00      	cmp	r5, #0
 8004bcc:	d06d      	beq.n	8004caa <_strtod_l+0xbaa>
 8004bce:	a30a      	add	r3, pc, #40	; (adr r3, 8004bf8 <_strtod_l+0xaf8>)
 8004bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd4:	4630      	mov	r0, r6
 8004bd6:	4639      	mov	r1, r7
 8004bd8:	f7fb ff80 	bl	8000adc <__aeabi_dcmplt>
 8004bdc:	2800      	cmp	r0, #0
 8004bde:	f47f acb8 	bne.w	8004552 <_strtod_l+0x452>
 8004be2:	a307      	add	r3, pc, #28	; (adr r3, 8004c00 <_strtod_l+0xb00>)
 8004be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be8:	4630      	mov	r0, r6
 8004bea:	4639      	mov	r1, r7
 8004bec:	f7fb ff94 	bl	8000b18 <__aeabi_dcmpgt>
 8004bf0:	2800      	cmp	r0, #0
 8004bf2:	f43f af79 	beq.w	8004ae8 <_strtod_l+0x9e8>
 8004bf6:	e4ac      	b.n	8004552 <_strtod_l+0x452>
 8004bf8:	94a03595 	.word	0x94a03595
 8004bfc:	3fdfffff 	.word	0x3fdfffff
 8004c00:	35afe535 	.word	0x35afe535
 8004c04:	3fe00000 	.word	0x3fe00000
 8004c08:	000fffff 	.word	0x000fffff
 8004c0c:	7ff00000 	.word	0x7ff00000
 8004c10:	7fefffff 	.word	0x7fefffff
 8004c14:	39500000 	.word	0x39500000
 8004c18:	3ff00000 	.word	0x3ff00000
 8004c1c:	7fe00000 	.word	0x7fe00000
 8004c20:	7c9fffff 	.word	0x7c9fffff
 8004c24:	3fe00000 	.word	0x3fe00000
 8004c28:	bff00000 	.word	0xbff00000
 8004c2c:	9b04      	ldr	r3, [sp, #16]
 8004c2e:	b333      	cbz	r3, 8004c7e <_strtod_l+0xb7e>
 8004c30:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c32:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004c36:	d822      	bhi.n	8004c7e <_strtod_l+0xb7e>
 8004c38:	a327      	add	r3, pc, #156	; (adr r3, 8004cd8 <_strtod_l+0xbd8>)
 8004c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3e:	4630      	mov	r0, r6
 8004c40:	4639      	mov	r1, r7
 8004c42:	f7fb ff55 	bl	8000af0 <__aeabi_dcmple>
 8004c46:	b1a0      	cbz	r0, 8004c72 <_strtod_l+0xb72>
 8004c48:	4639      	mov	r1, r7
 8004c4a:	4630      	mov	r0, r6
 8004c4c:	f7fb ffac 	bl	8000ba8 <__aeabi_d2uiz>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	bf08      	it	eq
 8004c54:	2001      	moveq	r0, #1
 8004c56:	f7fb fc55 	bl	8000504 <__aeabi_ui2d>
 8004c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004c5c:	4606      	mov	r6, r0
 8004c5e:	460f      	mov	r7, r1
 8004c60:	bb03      	cbnz	r3, 8004ca4 <_strtod_l+0xba4>
 8004c62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004c66:	9012      	str	r0, [sp, #72]	; 0x48
 8004c68:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c6a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004c6e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004c76:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c7e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8004c82:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8004c86:	f001 fd3d 	bl	8006704 <__ulp>
 8004c8a:	4650      	mov	r0, sl
 8004c8c:	ec53 2b10 	vmov	r2, r3, d0
 8004c90:	4659      	mov	r1, fp
 8004c92:	f7fb fcb1 	bl	80005f8 <__aeabi_dmul>
 8004c96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c9a:	f7fb faf7 	bl	800028c <__adddf3>
 8004c9e:	4682      	mov	sl, r0
 8004ca0:	468b      	mov	fp, r1
 8004ca2:	e772      	b.n	8004b8a <_strtod_l+0xa8a>
 8004ca4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8004ca8:	e7df      	b.n	8004c6a <_strtod_l+0xb6a>
 8004caa:	a30d      	add	r3, pc, #52	; (adr r3, 8004ce0 <_strtod_l+0xbe0>)
 8004cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb0:	f7fb ff14 	bl	8000adc <__aeabi_dcmplt>
 8004cb4:	e79c      	b.n	8004bf0 <_strtod_l+0xaf0>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	930d      	str	r3, [sp, #52]	; 0x34
 8004cba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004cbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004cbe:	6013      	str	r3, [r2, #0]
 8004cc0:	f7ff ba61 	b.w	8004186 <_strtod_l+0x86>
 8004cc4:	2b65      	cmp	r3, #101	; 0x65
 8004cc6:	f04f 0200 	mov.w	r2, #0
 8004cca:	f43f ab4e 	beq.w	800436a <_strtod_l+0x26a>
 8004cce:	2101      	movs	r1, #1
 8004cd0:	4614      	mov	r4, r2
 8004cd2:	9104      	str	r1, [sp, #16]
 8004cd4:	f7ff bacb 	b.w	800426e <_strtod_l+0x16e>
 8004cd8:	ffc00000 	.word	0xffc00000
 8004cdc:	41dfffff 	.word	0x41dfffff
 8004ce0:	94a03595 	.word	0x94a03595
 8004ce4:	3fcfffff 	.word	0x3fcfffff

08004ce8 <_strtod_r>:
 8004ce8:	4b05      	ldr	r3, [pc, #20]	; (8004d00 <_strtod_r+0x18>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	b410      	push	{r4}
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	4c04      	ldr	r4, [pc, #16]	; (8004d04 <_strtod_r+0x1c>)
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	bf08      	it	eq
 8004cf6:	4623      	moveq	r3, r4
 8004cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cfc:	f7ff ba00 	b.w	8004100 <_strtod_l>
 8004d00:	2000000c 	.word	0x2000000c
 8004d04:	20000070 	.word	0x20000070

08004d08 <_strtol_l.isra.0>:
 8004d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d0c:	4680      	mov	r8, r0
 8004d0e:	4689      	mov	r9, r1
 8004d10:	4692      	mov	sl, r2
 8004d12:	461e      	mov	r6, r3
 8004d14:	460f      	mov	r7, r1
 8004d16:	463d      	mov	r5, r7
 8004d18:	9808      	ldr	r0, [sp, #32]
 8004d1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d1e:	f001 f9ed 	bl	80060fc <__locale_ctype_ptr_l>
 8004d22:	4420      	add	r0, r4
 8004d24:	7843      	ldrb	r3, [r0, #1]
 8004d26:	f013 0308 	ands.w	r3, r3, #8
 8004d2a:	d132      	bne.n	8004d92 <_strtol_l.isra.0+0x8a>
 8004d2c:	2c2d      	cmp	r4, #45	; 0x2d
 8004d2e:	d132      	bne.n	8004d96 <_strtol_l.isra.0+0x8e>
 8004d30:	787c      	ldrb	r4, [r7, #1]
 8004d32:	1cbd      	adds	r5, r7, #2
 8004d34:	2201      	movs	r2, #1
 8004d36:	2e00      	cmp	r6, #0
 8004d38:	d05d      	beq.n	8004df6 <_strtol_l.isra.0+0xee>
 8004d3a:	2e10      	cmp	r6, #16
 8004d3c:	d109      	bne.n	8004d52 <_strtol_l.isra.0+0x4a>
 8004d3e:	2c30      	cmp	r4, #48	; 0x30
 8004d40:	d107      	bne.n	8004d52 <_strtol_l.isra.0+0x4a>
 8004d42:	782b      	ldrb	r3, [r5, #0]
 8004d44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004d48:	2b58      	cmp	r3, #88	; 0x58
 8004d4a:	d14f      	bne.n	8004dec <_strtol_l.isra.0+0xe4>
 8004d4c:	786c      	ldrb	r4, [r5, #1]
 8004d4e:	2610      	movs	r6, #16
 8004d50:	3502      	adds	r5, #2
 8004d52:	2a00      	cmp	r2, #0
 8004d54:	bf14      	ite	ne
 8004d56:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004d5a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004d5e:	2700      	movs	r7, #0
 8004d60:	fbb1 fcf6 	udiv	ip, r1, r6
 8004d64:	4638      	mov	r0, r7
 8004d66:	fb06 1e1c 	mls	lr, r6, ip, r1
 8004d6a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004d6e:	2b09      	cmp	r3, #9
 8004d70:	d817      	bhi.n	8004da2 <_strtol_l.isra.0+0x9a>
 8004d72:	461c      	mov	r4, r3
 8004d74:	42a6      	cmp	r6, r4
 8004d76:	dd23      	ble.n	8004dc0 <_strtol_l.isra.0+0xb8>
 8004d78:	1c7b      	adds	r3, r7, #1
 8004d7a:	d007      	beq.n	8004d8c <_strtol_l.isra.0+0x84>
 8004d7c:	4584      	cmp	ip, r0
 8004d7e:	d31c      	bcc.n	8004dba <_strtol_l.isra.0+0xb2>
 8004d80:	d101      	bne.n	8004d86 <_strtol_l.isra.0+0x7e>
 8004d82:	45a6      	cmp	lr, r4
 8004d84:	db19      	blt.n	8004dba <_strtol_l.isra.0+0xb2>
 8004d86:	fb00 4006 	mla	r0, r0, r6, r4
 8004d8a:	2701      	movs	r7, #1
 8004d8c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d90:	e7eb      	b.n	8004d6a <_strtol_l.isra.0+0x62>
 8004d92:	462f      	mov	r7, r5
 8004d94:	e7bf      	b.n	8004d16 <_strtol_l.isra.0+0xe>
 8004d96:	2c2b      	cmp	r4, #43	; 0x2b
 8004d98:	bf04      	itt	eq
 8004d9a:	1cbd      	addeq	r5, r7, #2
 8004d9c:	787c      	ldrbeq	r4, [r7, #1]
 8004d9e:	461a      	mov	r2, r3
 8004da0:	e7c9      	b.n	8004d36 <_strtol_l.isra.0+0x2e>
 8004da2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004da6:	2b19      	cmp	r3, #25
 8004da8:	d801      	bhi.n	8004dae <_strtol_l.isra.0+0xa6>
 8004daa:	3c37      	subs	r4, #55	; 0x37
 8004dac:	e7e2      	b.n	8004d74 <_strtol_l.isra.0+0x6c>
 8004dae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004db2:	2b19      	cmp	r3, #25
 8004db4:	d804      	bhi.n	8004dc0 <_strtol_l.isra.0+0xb8>
 8004db6:	3c57      	subs	r4, #87	; 0x57
 8004db8:	e7dc      	b.n	8004d74 <_strtol_l.isra.0+0x6c>
 8004dba:	f04f 37ff 	mov.w	r7, #4294967295
 8004dbe:	e7e5      	b.n	8004d8c <_strtol_l.isra.0+0x84>
 8004dc0:	1c7b      	adds	r3, r7, #1
 8004dc2:	d108      	bne.n	8004dd6 <_strtol_l.isra.0+0xce>
 8004dc4:	2322      	movs	r3, #34	; 0x22
 8004dc6:	f8c8 3000 	str.w	r3, [r8]
 8004dca:	4608      	mov	r0, r1
 8004dcc:	f1ba 0f00 	cmp.w	sl, #0
 8004dd0:	d107      	bne.n	8004de2 <_strtol_l.isra.0+0xda>
 8004dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dd6:	b102      	cbz	r2, 8004dda <_strtol_l.isra.0+0xd2>
 8004dd8:	4240      	negs	r0, r0
 8004dda:	f1ba 0f00 	cmp.w	sl, #0
 8004dde:	d0f8      	beq.n	8004dd2 <_strtol_l.isra.0+0xca>
 8004de0:	b10f      	cbz	r7, 8004de6 <_strtol_l.isra.0+0xde>
 8004de2:	f105 39ff 	add.w	r9, r5, #4294967295
 8004de6:	f8ca 9000 	str.w	r9, [sl]
 8004dea:	e7f2      	b.n	8004dd2 <_strtol_l.isra.0+0xca>
 8004dec:	2430      	movs	r4, #48	; 0x30
 8004dee:	2e00      	cmp	r6, #0
 8004df0:	d1af      	bne.n	8004d52 <_strtol_l.isra.0+0x4a>
 8004df2:	2608      	movs	r6, #8
 8004df4:	e7ad      	b.n	8004d52 <_strtol_l.isra.0+0x4a>
 8004df6:	2c30      	cmp	r4, #48	; 0x30
 8004df8:	d0a3      	beq.n	8004d42 <_strtol_l.isra.0+0x3a>
 8004dfa:	260a      	movs	r6, #10
 8004dfc:	e7a9      	b.n	8004d52 <_strtol_l.isra.0+0x4a>
	...

08004e00 <_strtol_r>:
 8004e00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e02:	4c06      	ldr	r4, [pc, #24]	; (8004e1c <_strtol_r+0x1c>)
 8004e04:	4d06      	ldr	r5, [pc, #24]	; (8004e20 <_strtol_r+0x20>)
 8004e06:	6824      	ldr	r4, [r4, #0]
 8004e08:	6a24      	ldr	r4, [r4, #32]
 8004e0a:	2c00      	cmp	r4, #0
 8004e0c:	bf08      	it	eq
 8004e0e:	462c      	moveq	r4, r5
 8004e10:	9400      	str	r4, [sp, #0]
 8004e12:	f7ff ff79 	bl	8004d08 <_strtol_l.isra.0>
 8004e16:	b003      	add	sp, #12
 8004e18:	bd30      	pop	{r4, r5, pc}
 8004e1a:	bf00      	nop
 8004e1c:	2000000c 	.word	0x2000000c
 8004e20:	20000070 	.word	0x20000070

08004e24 <quorem>:
 8004e24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e28:	6903      	ldr	r3, [r0, #16]
 8004e2a:	690c      	ldr	r4, [r1, #16]
 8004e2c:	42a3      	cmp	r3, r4
 8004e2e:	4680      	mov	r8, r0
 8004e30:	f2c0 8082 	blt.w	8004f38 <quorem+0x114>
 8004e34:	3c01      	subs	r4, #1
 8004e36:	f101 0714 	add.w	r7, r1, #20
 8004e3a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004e3e:	f100 0614 	add.w	r6, r0, #20
 8004e42:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004e46:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004e4a:	eb06 030c 	add.w	r3, r6, ip
 8004e4e:	3501      	adds	r5, #1
 8004e50:	eb07 090c 	add.w	r9, r7, ip
 8004e54:	9301      	str	r3, [sp, #4]
 8004e56:	fbb0 f5f5 	udiv	r5, r0, r5
 8004e5a:	b395      	cbz	r5, 8004ec2 <quorem+0x9e>
 8004e5c:	f04f 0a00 	mov.w	sl, #0
 8004e60:	4638      	mov	r0, r7
 8004e62:	46b6      	mov	lr, r6
 8004e64:	46d3      	mov	fp, sl
 8004e66:	f850 2b04 	ldr.w	r2, [r0], #4
 8004e6a:	b293      	uxth	r3, r2
 8004e6c:	fb05 a303 	mla	r3, r5, r3, sl
 8004e70:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	ebab 0303 	sub.w	r3, fp, r3
 8004e7a:	0c12      	lsrs	r2, r2, #16
 8004e7c:	f8de b000 	ldr.w	fp, [lr]
 8004e80:	fb05 a202 	mla	r2, r5, r2, sl
 8004e84:	fa13 f38b 	uxtah	r3, r3, fp
 8004e88:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004e8c:	fa1f fb82 	uxth.w	fp, r2
 8004e90:	f8de 2000 	ldr.w	r2, [lr]
 8004e94:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004e98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ea2:	4581      	cmp	r9, r0
 8004ea4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004ea8:	f84e 3b04 	str.w	r3, [lr], #4
 8004eac:	d2db      	bcs.n	8004e66 <quorem+0x42>
 8004eae:	f856 300c 	ldr.w	r3, [r6, ip]
 8004eb2:	b933      	cbnz	r3, 8004ec2 <quorem+0x9e>
 8004eb4:	9b01      	ldr	r3, [sp, #4]
 8004eb6:	3b04      	subs	r3, #4
 8004eb8:	429e      	cmp	r6, r3
 8004eba:	461a      	mov	r2, r3
 8004ebc:	d330      	bcc.n	8004f20 <quorem+0xfc>
 8004ebe:	f8c8 4010 	str.w	r4, [r8, #16]
 8004ec2:	4640      	mov	r0, r8
 8004ec4:	f001 fba6 	bl	8006614 <__mcmp>
 8004ec8:	2800      	cmp	r0, #0
 8004eca:	db25      	blt.n	8004f18 <quorem+0xf4>
 8004ecc:	3501      	adds	r5, #1
 8004ece:	4630      	mov	r0, r6
 8004ed0:	f04f 0c00 	mov.w	ip, #0
 8004ed4:	f857 2b04 	ldr.w	r2, [r7], #4
 8004ed8:	f8d0 e000 	ldr.w	lr, [r0]
 8004edc:	b293      	uxth	r3, r2
 8004ede:	ebac 0303 	sub.w	r3, ip, r3
 8004ee2:	0c12      	lsrs	r2, r2, #16
 8004ee4:	fa13 f38e 	uxtah	r3, r3, lr
 8004ee8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004eec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ef6:	45b9      	cmp	r9, r7
 8004ef8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004efc:	f840 3b04 	str.w	r3, [r0], #4
 8004f00:	d2e8      	bcs.n	8004ed4 <quorem+0xb0>
 8004f02:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004f06:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004f0a:	b92a      	cbnz	r2, 8004f18 <quorem+0xf4>
 8004f0c:	3b04      	subs	r3, #4
 8004f0e:	429e      	cmp	r6, r3
 8004f10:	461a      	mov	r2, r3
 8004f12:	d30b      	bcc.n	8004f2c <quorem+0x108>
 8004f14:	f8c8 4010 	str.w	r4, [r8, #16]
 8004f18:	4628      	mov	r0, r5
 8004f1a:	b003      	add	sp, #12
 8004f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f20:	6812      	ldr	r2, [r2, #0]
 8004f22:	3b04      	subs	r3, #4
 8004f24:	2a00      	cmp	r2, #0
 8004f26:	d1ca      	bne.n	8004ebe <quorem+0x9a>
 8004f28:	3c01      	subs	r4, #1
 8004f2a:	e7c5      	b.n	8004eb8 <quorem+0x94>
 8004f2c:	6812      	ldr	r2, [r2, #0]
 8004f2e:	3b04      	subs	r3, #4
 8004f30:	2a00      	cmp	r2, #0
 8004f32:	d1ef      	bne.n	8004f14 <quorem+0xf0>
 8004f34:	3c01      	subs	r4, #1
 8004f36:	e7ea      	b.n	8004f0e <quorem+0xea>
 8004f38:	2000      	movs	r0, #0
 8004f3a:	e7ee      	b.n	8004f1a <quorem+0xf6>
 8004f3c:	0000      	movs	r0, r0
	...

08004f40 <_dtoa_r>:
 8004f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f44:	ec57 6b10 	vmov	r6, r7, d0
 8004f48:	b097      	sub	sp, #92	; 0x5c
 8004f4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004f4c:	9106      	str	r1, [sp, #24]
 8004f4e:	4604      	mov	r4, r0
 8004f50:	920b      	str	r2, [sp, #44]	; 0x2c
 8004f52:	9312      	str	r3, [sp, #72]	; 0x48
 8004f54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004f58:	e9cd 6700 	strd	r6, r7, [sp]
 8004f5c:	b93d      	cbnz	r5, 8004f6e <_dtoa_r+0x2e>
 8004f5e:	2010      	movs	r0, #16
 8004f60:	f001 f8e0 	bl	8006124 <malloc>
 8004f64:	6260      	str	r0, [r4, #36]	; 0x24
 8004f66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004f6a:	6005      	str	r5, [r0, #0]
 8004f6c:	60c5      	str	r5, [r0, #12]
 8004f6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f70:	6819      	ldr	r1, [r3, #0]
 8004f72:	b151      	cbz	r1, 8004f8a <_dtoa_r+0x4a>
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	604a      	str	r2, [r1, #4]
 8004f78:	2301      	movs	r3, #1
 8004f7a:	4093      	lsls	r3, r2
 8004f7c:	608b      	str	r3, [r1, #8]
 8004f7e:	4620      	mov	r0, r4
 8004f80:	f001 f929 	bl	80061d6 <_Bfree>
 8004f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004f86:	2200      	movs	r2, #0
 8004f88:	601a      	str	r2, [r3, #0]
 8004f8a:	1e3b      	subs	r3, r7, #0
 8004f8c:	bfbb      	ittet	lt
 8004f8e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004f92:	9301      	strlt	r3, [sp, #4]
 8004f94:	2300      	movge	r3, #0
 8004f96:	2201      	movlt	r2, #1
 8004f98:	bfac      	ite	ge
 8004f9a:	f8c8 3000 	strge.w	r3, [r8]
 8004f9e:	f8c8 2000 	strlt.w	r2, [r8]
 8004fa2:	4baf      	ldr	r3, [pc, #700]	; (8005260 <_dtoa_r+0x320>)
 8004fa4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8004fa8:	ea33 0308 	bics.w	r3, r3, r8
 8004fac:	d114      	bne.n	8004fd8 <_dtoa_r+0x98>
 8004fae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fb0:	f242 730f 	movw	r3, #9999	; 0x270f
 8004fb4:	6013      	str	r3, [r2, #0]
 8004fb6:	9b00      	ldr	r3, [sp, #0]
 8004fb8:	b923      	cbnz	r3, 8004fc4 <_dtoa_r+0x84>
 8004fba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	f000 8542 	beq.w	8005a48 <_dtoa_r+0xb08>
 8004fc4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fc6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8005274 <_dtoa_r+0x334>
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	f000 8544 	beq.w	8005a58 <_dtoa_r+0xb18>
 8004fd0:	f10b 0303 	add.w	r3, fp, #3
 8004fd4:	f000 bd3e 	b.w	8005a54 <_dtoa_r+0xb14>
 8004fd8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	2300      	movs	r3, #0
 8004fe0:	4630      	mov	r0, r6
 8004fe2:	4639      	mov	r1, r7
 8004fe4:	f7fb fd70 	bl	8000ac8 <__aeabi_dcmpeq>
 8004fe8:	4681      	mov	r9, r0
 8004fea:	b168      	cbz	r0, 8005008 <_dtoa_r+0xc8>
 8004fec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004fee:	2301      	movs	r3, #1
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 8524 	beq.w	8005a42 <_dtoa_r+0xb02>
 8004ffa:	4b9a      	ldr	r3, [pc, #616]	; (8005264 <_dtoa_r+0x324>)
 8004ffc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004ffe:	f103 3bff 	add.w	fp, r3, #4294967295
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	f000 bd28 	b.w	8005a58 <_dtoa_r+0xb18>
 8005008:	aa14      	add	r2, sp, #80	; 0x50
 800500a:	a915      	add	r1, sp, #84	; 0x54
 800500c:	ec47 6b10 	vmov	d0, r6, r7
 8005010:	4620      	mov	r0, r4
 8005012:	f001 fbed 	bl	80067f0 <__d2b>
 8005016:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800501a:	9004      	str	r0, [sp, #16]
 800501c:	2d00      	cmp	r5, #0
 800501e:	d07c      	beq.n	800511a <_dtoa_r+0x1da>
 8005020:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005024:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005028:	46b2      	mov	sl, r6
 800502a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800502e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005032:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005036:	2200      	movs	r2, #0
 8005038:	4b8b      	ldr	r3, [pc, #556]	; (8005268 <_dtoa_r+0x328>)
 800503a:	4650      	mov	r0, sl
 800503c:	4659      	mov	r1, fp
 800503e:	f7fb f923 	bl	8000288 <__aeabi_dsub>
 8005042:	a381      	add	r3, pc, #516	; (adr r3, 8005248 <_dtoa_r+0x308>)
 8005044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005048:	f7fb fad6 	bl	80005f8 <__aeabi_dmul>
 800504c:	a380      	add	r3, pc, #512	; (adr r3, 8005250 <_dtoa_r+0x310>)
 800504e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005052:	f7fb f91b 	bl	800028c <__adddf3>
 8005056:	4606      	mov	r6, r0
 8005058:	4628      	mov	r0, r5
 800505a:	460f      	mov	r7, r1
 800505c:	f7fb fa62 	bl	8000524 <__aeabi_i2d>
 8005060:	a37d      	add	r3, pc, #500	; (adr r3, 8005258 <_dtoa_r+0x318>)
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	f7fb fac7 	bl	80005f8 <__aeabi_dmul>
 800506a:	4602      	mov	r2, r0
 800506c:	460b      	mov	r3, r1
 800506e:	4630      	mov	r0, r6
 8005070:	4639      	mov	r1, r7
 8005072:	f7fb f90b 	bl	800028c <__adddf3>
 8005076:	4606      	mov	r6, r0
 8005078:	460f      	mov	r7, r1
 800507a:	f7fb fd6d 	bl	8000b58 <__aeabi_d2iz>
 800507e:	2200      	movs	r2, #0
 8005080:	4682      	mov	sl, r0
 8005082:	2300      	movs	r3, #0
 8005084:	4630      	mov	r0, r6
 8005086:	4639      	mov	r1, r7
 8005088:	f7fb fd28 	bl	8000adc <__aeabi_dcmplt>
 800508c:	b148      	cbz	r0, 80050a2 <_dtoa_r+0x162>
 800508e:	4650      	mov	r0, sl
 8005090:	f7fb fa48 	bl	8000524 <__aeabi_i2d>
 8005094:	4632      	mov	r2, r6
 8005096:	463b      	mov	r3, r7
 8005098:	f7fb fd16 	bl	8000ac8 <__aeabi_dcmpeq>
 800509c:	b908      	cbnz	r0, 80050a2 <_dtoa_r+0x162>
 800509e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050a2:	f1ba 0f16 	cmp.w	sl, #22
 80050a6:	d859      	bhi.n	800515c <_dtoa_r+0x21c>
 80050a8:	4970      	ldr	r1, [pc, #448]	; (800526c <_dtoa_r+0x32c>)
 80050aa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80050ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80050b6:	f7fb fd2f 	bl	8000b18 <__aeabi_dcmpgt>
 80050ba:	2800      	cmp	r0, #0
 80050bc:	d050      	beq.n	8005160 <_dtoa_r+0x220>
 80050be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050c2:	2300      	movs	r3, #0
 80050c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80050c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80050c8:	1b5d      	subs	r5, r3, r5
 80050ca:	f1b5 0801 	subs.w	r8, r5, #1
 80050ce:	bf49      	itett	mi
 80050d0:	f1c5 0301 	rsbmi	r3, r5, #1
 80050d4:	2300      	movpl	r3, #0
 80050d6:	9305      	strmi	r3, [sp, #20]
 80050d8:	f04f 0800 	movmi.w	r8, #0
 80050dc:	bf58      	it	pl
 80050de:	9305      	strpl	r3, [sp, #20]
 80050e0:	f1ba 0f00 	cmp.w	sl, #0
 80050e4:	db3e      	blt.n	8005164 <_dtoa_r+0x224>
 80050e6:	2300      	movs	r3, #0
 80050e8:	44d0      	add	r8, sl
 80050ea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80050ee:	9307      	str	r3, [sp, #28]
 80050f0:	9b06      	ldr	r3, [sp, #24]
 80050f2:	2b09      	cmp	r3, #9
 80050f4:	f200 8090 	bhi.w	8005218 <_dtoa_r+0x2d8>
 80050f8:	2b05      	cmp	r3, #5
 80050fa:	bfc4      	itt	gt
 80050fc:	3b04      	subgt	r3, #4
 80050fe:	9306      	strgt	r3, [sp, #24]
 8005100:	9b06      	ldr	r3, [sp, #24]
 8005102:	f1a3 0302 	sub.w	r3, r3, #2
 8005106:	bfcc      	ite	gt
 8005108:	2500      	movgt	r5, #0
 800510a:	2501      	movle	r5, #1
 800510c:	2b03      	cmp	r3, #3
 800510e:	f200 808f 	bhi.w	8005230 <_dtoa_r+0x2f0>
 8005112:	e8df f003 	tbb	[pc, r3]
 8005116:	7f7d      	.short	0x7f7d
 8005118:	7131      	.short	0x7131
 800511a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800511e:	441d      	add	r5, r3
 8005120:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005124:	2820      	cmp	r0, #32
 8005126:	dd13      	ble.n	8005150 <_dtoa_r+0x210>
 8005128:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800512c:	9b00      	ldr	r3, [sp, #0]
 800512e:	fa08 f800 	lsl.w	r8, r8, r0
 8005132:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005136:	fa23 f000 	lsr.w	r0, r3, r0
 800513a:	ea48 0000 	orr.w	r0, r8, r0
 800513e:	f7fb f9e1 	bl	8000504 <__aeabi_ui2d>
 8005142:	2301      	movs	r3, #1
 8005144:	4682      	mov	sl, r0
 8005146:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800514a:	3d01      	subs	r5, #1
 800514c:	9313      	str	r3, [sp, #76]	; 0x4c
 800514e:	e772      	b.n	8005036 <_dtoa_r+0xf6>
 8005150:	9b00      	ldr	r3, [sp, #0]
 8005152:	f1c0 0020 	rsb	r0, r0, #32
 8005156:	fa03 f000 	lsl.w	r0, r3, r0
 800515a:	e7f0      	b.n	800513e <_dtoa_r+0x1fe>
 800515c:	2301      	movs	r3, #1
 800515e:	e7b1      	b.n	80050c4 <_dtoa_r+0x184>
 8005160:	900f      	str	r0, [sp, #60]	; 0x3c
 8005162:	e7b0      	b.n	80050c6 <_dtoa_r+0x186>
 8005164:	9b05      	ldr	r3, [sp, #20]
 8005166:	eba3 030a 	sub.w	r3, r3, sl
 800516a:	9305      	str	r3, [sp, #20]
 800516c:	f1ca 0300 	rsb	r3, sl, #0
 8005170:	9307      	str	r3, [sp, #28]
 8005172:	2300      	movs	r3, #0
 8005174:	930e      	str	r3, [sp, #56]	; 0x38
 8005176:	e7bb      	b.n	80050f0 <_dtoa_r+0x1b0>
 8005178:	2301      	movs	r3, #1
 800517a:	930a      	str	r3, [sp, #40]	; 0x28
 800517c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800517e:	2b00      	cmp	r3, #0
 8005180:	dd59      	ble.n	8005236 <_dtoa_r+0x2f6>
 8005182:	9302      	str	r3, [sp, #8]
 8005184:	4699      	mov	r9, r3
 8005186:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005188:	2200      	movs	r2, #0
 800518a:	6072      	str	r2, [r6, #4]
 800518c:	2204      	movs	r2, #4
 800518e:	f102 0014 	add.w	r0, r2, #20
 8005192:	4298      	cmp	r0, r3
 8005194:	6871      	ldr	r1, [r6, #4]
 8005196:	d953      	bls.n	8005240 <_dtoa_r+0x300>
 8005198:	4620      	mov	r0, r4
 800519a:	f000 ffe8 	bl	800616e <_Balloc>
 800519e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051a0:	6030      	str	r0, [r6, #0]
 80051a2:	f1b9 0f0e 	cmp.w	r9, #14
 80051a6:	f8d3 b000 	ldr.w	fp, [r3]
 80051aa:	f200 80e6 	bhi.w	800537a <_dtoa_r+0x43a>
 80051ae:	2d00      	cmp	r5, #0
 80051b0:	f000 80e3 	beq.w	800537a <_dtoa_r+0x43a>
 80051b4:	ed9d 7b00 	vldr	d7, [sp]
 80051b8:	f1ba 0f00 	cmp.w	sl, #0
 80051bc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80051c0:	dd74      	ble.n	80052ac <_dtoa_r+0x36c>
 80051c2:	4a2a      	ldr	r2, [pc, #168]	; (800526c <_dtoa_r+0x32c>)
 80051c4:	f00a 030f 	and.w	r3, sl, #15
 80051c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80051cc:	ed93 7b00 	vldr	d7, [r3]
 80051d0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80051d4:	06f0      	lsls	r0, r6, #27
 80051d6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80051da:	d565      	bpl.n	80052a8 <_dtoa_r+0x368>
 80051dc:	4b24      	ldr	r3, [pc, #144]	; (8005270 <_dtoa_r+0x330>)
 80051de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80051e2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80051e6:	f7fb fb31 	bl	800084c <__aeabi_ddiv>
 80051ea:	e9cd 0100 	strd	r0, r1, [sp]
 80051ee:	f006 060f 	and.w	r6, r6, #15
 80051f2:	2503      	movs	r5, #3
 80051f4:	4f1e      	ldr	r7, [pc, #120]	; (8005270 <_dtoa_r+0x330>)
 80051f6:	e04c      	b.n	8005292 <_dtoa_r+0x352>
 80051f8:	2301      	movs	r3, #1
 80051fa:	930a      	str	r3, [sp, #40]	; 0x28
 80051fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80051fe:	4453      	add	r3, sl
 8005200:	f103 0901 	add.w	r9, r3, #1
 8005204:	9302      	str	r3, [sp, #8]
 8005206:	464b      	mov	r3, r9
 8005208:	2b01      	cmp	r3, #1
 800520a:	bfb8      	it	lt
 800520c:	2301      	movlt	r3, #1
 800520e:	e7ba      	b.n	8005186 <_dtoa_r+0x246>
 8005210:	2300      	movs	r3, #0
 8005212:	e7b2      	b.n	800517a <_dtoa_r+0x23a>
 8005214:	2300      	movs	r3, #0
 8005216:	e7f0      	b.n	80051fa <_dtoa_r+0x2ba>
 8005218:	2501      	movs	r5, #1
 800521a:	2300      	movs	r3, #0
 800521c:	9306      	str	r3, [sp, #24]
 800521e:	950a      	str	r5, [sp, #40]	; 0x28
 8005220:	f04f 33ff 	mov.w	r3, #4294967295
 8005224:	9302      	str	r3, [sp, #8]
 8005226:	4699      	mov	r9, r3
 8005228:	2200      	movs	r2, #0
 800522a:	2312      	movs	r3, #18
 800522c:	920b      	str	r2, [sp, #44]	; 0x2c
 800522e:	e7aa      	b.n	8005186 <_dtoa_r+0x246>
 8005230:	2301      	movs	r3, #1
 8005232:	930a      	str	r3, [sp, #40]	; 0x28
 8005234:	e7f4      	b.n	8005220 <_dtoa_r+0x2e0>
 8005236:	2301      	movs	r3, #1
 8005238:	9302      	str	r3, [sp, #8]
 800523a:	4699      	mov	r9, r3
 800523c:	461a      	mov	r2, r3
 800523e:	e7f5      	b.n	800522c <_dtoa_r+0x2ec>
 8005240:	3101      	adds	r1, #1
 8005242:	6071      	str	r1, [r6, #4]
 8005244:	0052      	lsls	r2, r2, #1
 8005246:	e7a2      	b.n	800518e <_dtoa_r+0x24e>
 8005248:	636f4361 	.word	0x636f4361
 800524c:	3fd287a7 	.word	0x3fd287a7
 8005250:	8b60c8b3 	.word	0x8b60c8b3
 8005254:	3fc68a28 	.word	0x3fc68a28
 8005258:	509f79fb 	.word	0x509f79fb
 800525c:	3fd34413 	.word	0x3fd34413
 8005260:	7ff00000 	.word	0x7ff00000
 8005264:	08006ec1 	.word	0x08006ec1
 8005268:	3ff80000 	.word	0x3ff80000
 800526c:	08006f80 	.word	0x08006f80
 8005270:	08006f58 	.word	0x08006f58
 8005274:	08006f49 	.word	0x08006f49
 8005278:	07f1      	lsls	r1, r6, #31
 800527a:	d508      	bpl.n	800528e <_dtoa_r+0x34e>
 800527c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005280:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005284:	f7fb f9b8 	bl	80005f8 <__aeabi_dmul>
 8005288:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800528c:	3501      	adds	r5, #1
 800528e:	1076      	asrs	r6, r6, #1
 8005290:	3708      	adds	r7, #8
 8005292:	2e00      	cmp	r6, #0
 8005294:	d1f0      	bne.n	8005278 <_dtoa_r+0x338>
 8005296:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800529a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800529e:	f7fb fad5 	bl	800084c <__aeabi_ddiv>
 80052a2:	e9cd 0100 	strd	r0, r1, [sp]
 80052a6:	e01a      	b.n	80052de <_dtoa_r+0x39e>
 80052a8:	2502      	movs	r5, #2
 80052aa:	e7a3      	b.n	80051f4 <_dtoa_r+0x2b4>
 80052ac:	f000 80a0 	beq.w	80053f0 <_dtoa_r+0x4b0>
 80052b0:	f1ca 0600 	rsb	r6, sl, #0
 80052b4:	4b9f      	ldr	r3, [pc, #636]	; (8005534 <_dtoa_r+0x5f4>)
 80052b6:	4fa0      	ldr	r7, [pc, #640]	; (8005538 <_dtoa_r+0x5f8>)
 80052b8:	f006 020f 	and.w	r2, r6, #15
 80052bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80052c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80052c8:	f7fb f996 	bl	80005f8 <__aeabi_dmul>
 80052cc:	e9cd 0100 	strd	r0, r1, [sp]
 80052d0:	1136      	asrs	r6, r6, #4
 80052d2:	2300      	movs	r3, #0
 80052d4:	2502      	movs	r5, #2
 80052d6:	2e00      	cmp	r6, #0
 80052d8:	d17f      	bne.n	80053da <_dtoa_r+0x49a>
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1e1      	bne.n	80052a2 <_dtoa_r+0x362>
 80052de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	f000 8087 	beq.w	80053f4 <_dtoa_r+0x4b4>
 80052e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80052ea:	2200      	movs	r2, #0
 80052ec:	4b93      	ldr	r3, [pc, #588]	; (800553c <_dtoa_r+0x5fc>)
 80052ee:	4630      	mov	r0, r6
 80052f0:	4639      	mov	r1, r7
 80052f2:	f7fb fbf3 	bl	8000adc <__aeabi_dcmplt>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	d07c      	beq.n	80053f4 <_dtoa_r+0x4b4>
 80052fa:	f1b9 0f00 	cmp.w	r9, #0
 80052fe:	d079      	beq.n	80053f4 <_dtoa_r+0x4b4>
 8005300:	9b02      	ldr	r3, [sp, #8]
 8005302:	2b00      	cmp	r3, #0
 8005304:	dd35      	ble.n	8005372 <_dtoa_r+0x432>
 8005306:	f10a 33ff 	add.w	r3, sl, #4294967295
 800530a:	9308      	str	r3, [sp, #32]
 800530c:	4639      	mov	r1, r7
 800530e:	2200      	movs	r2, #0
 8005310:	4b8b      	ldr	r3, [pc, #556]	; (8005540 <_dtoa_r+0x600>)
 8005312:	4630      	mov	r0, r6
 8005314:	f7fb f970 	bl	80005f8 <__aeabi_dmul>
 8005318:	e9cd 0100 	strd	r0, r1, [sp]
 800531c:	9f02      	ldr	r7, [sp, #8]
 800531e:	3501      	adds	r5, #1
 8005320:	4628      	mov	r0, r5
 8005322:	f7fb f8ff 	bl	8000524 <__aeabi_i2d>
 8005326:	e9dd 2300 	ldrd	r2, r3, [sp]
 800532a:	f7fb f965 	bl	80005f8 <__aeabi_dmul>
 800532e:	2200      	movs	r2, #0
 8005330:	4b84      	ldr	r3, [pc, #528]	; (8005544 <_dtoa_r+0x604>)
 8005332:	f7fa ffab 	bl	800028c <__adddf3>
 8005336:	4605      	mov	r5, r0
 8005338:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800533c:	2f00      	cmp	r7, #0
 800533e:	d15d      	bne.n	80053fc <_dtoa_r+0x4bc>
 8005340:	2200      	movs	r2, #0
 8005342:	4b81      	ldr	r3, [pc, #516]	; (8005548 <_dtoa_r+0x608>)
 8005344:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005348:	f7fa ff9e 	bl	8000288 <__aeabi_dsub>
 800534c:	462a      	mov	r2, r5
 800534e:	4633      	mov	r3, r6
 8005350:	e9cd 0100 	strd	r0, r1, [sp]
 8005354:	f7fb fbe0 	bl	8000b18 <__aeabi_dcmpgt>
 8005358:	2800      	cmp	r0, #0
 800535a:	f040 8288 	bne.w	800586e <_dtoa_r+0x92e>
 800535e:	462a      	mov	r2, r5
 8005360:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005364:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005368:	f7fb fbb8 	bl	8000adc <__aeabi_dcmplt>
 800536c:	2800      	cmp	r0, #0
 800536e:	f040 827c 	bne.w	800586a <_dtoa_r+0x92a>
 8005372:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005376:	e9cd 2300 	strd	r2, r3, [sp]
 800537a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800537c:	2b00      	cmp	r3, #0
 800537e:	f2c0 8150 	blt.w	8005622 <_dtoa_r+0x6e2>
 8005382:	f1ba 0f0e 	cmp.w	sl, #14
 8005386:	f300 814c 	bgt.w	8005622 <_dtoa_r+0x6e2>
 800538a:	4b6a      	ldr	r3, [pc, #424]	; (8005534 <_dtoa_r+0x5f4>)
 800538c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005390:	ed93 7b00 	vldr	d7, [r3]
 8005394:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005396:	2b00      	cmp	r3, #0
 8005398:	ed8d 7b02 	vstr	d7, [sp, #8]
 800539c:	f280 80d8 	bge.w	8005550 <_dtoa_r+0x610>
 80053a0:	f1b9 0f00 	cmp.w	r9, #0
 80053a4:	f300 80d4 	bgt.w	8005550 <_dtoa_r+0x610>
 80053a8:	f040 825e 	bne.w	8005868 <_dtoa_r+0x928>
 80053ac:	2200      	movs	r2, #0
 80053ae:	4b66      	ldr	r3, [pc, #408]	; (8005548 <_dtoa_r+0x608>)
 80053b0:	ec51 0b17 	vmov	r0, r1, d7
 80053b4:	f7fb f920 	bl	80005f8 <__aeabi_dmul>
 80053b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80053bc:	f7fb fba2 	bl	8000b04 <__aeabi_dcmpge>
 80053c0:	464f      	mov	r7, r9
 80053c2:	464e      	mov	r6, r9
 80053c4:	2800      	cmp	r0, #0
 80053c6:	f040 8234 	bne.w	8005832 <_dtoa_r+0x8f2>
 80053ca:	2331      	movs	r3, #49	; 0x31
 80053cc:	f10b 0501 	add.w	r5, fp, #1
 80053d0:	f88b 3000 	strb.w	r3, [fp]
 80053d4:	f10a 0a01 	add.w	sl, sl, #1
 80053d8:	e22f      	b.n	800583a <_dtoa_r+0x8fa>
 80053da:	07f2      	lsls	r2, r6, #31
 80053dc:	d505      	bpl.n	80053ea <_dtoa_r+0x4aa>
 80053de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053e2:	f7fb f909 	bl	80005f8 <__aeabi_dmul>
 80053e6:	3501      	adds	r5, #1
 80053e8:	2301      	movs	r3, #1
 80053ea:	1076      	asrs	r6, r6, #1
 80053ec:	3708      	adds	r7, #8
 80053ee:	e772      	b.n	80052d6 <_dtoa_r+0x396>
 80053f0:	2502      	movs	r5, #2
 80053f2:	e774      	b.n	80052de <_dtoa_r+0x39e>
 80053f4:	f8cd a020 	str.w	sl, [sp, #32]
 80053f8:	464f      	mov	r7, r9
 80053fa:	e791      	b.n	8005320 <_dtoa_r+0x3e0>
 80053fc:	4b4d      	ldr	r3, [pc, #308]	; (8005534 <_dtoa_r+0x5f4>)
 80053fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005402:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8005406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005408:	2b00      	cmp	r3, #0
 800540a:	d047      	beq.n	800549c <_dtoa_r+0x55c>
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	2000      	movs	r0, #0
 8005412:	494e      	ldr	r1, [pc, #312]	; (800554c <_dtoa_r+0x60c>)
 8005414:	f7fb fa1a 	bl	800084c <__aeabi_ddiv>
 8005418:	462a      	mov	r2, r5
 800541a:	4633      	mov	r3, r6
 800541c:	f7fa ff34 	bl	8000288 <__aeabi_dsub>
 8005420:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005424:	465d      	mov	r5, fp
 8005426:	e9dd 0100 	ldrd	r0, r1, [sp]
 800542a:	f7fb fb95 	bl	8000b58 <__aeabi_d2iz>
 800542e:	4606      	mov	r6, r0
 8005430:	f7fb f878 	bl	8000524 <__aeabi_i2d>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	e9dd 0100 	ldrd	r0, r1, [sp]
 800543c:	f7fa ff24 	bl	8000288 <__aeabi_dsub>
 8005440:	3630      	adds	r6, #48	; 0x30
 8005442:	f805 6b01 	strb.w	r6, [r5], #1
 8005446:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800544a:	e9cd 0100 	strd	r0, r1, [sp]
 800544e:	f7fb fb45 	bl	8000adc <__aeabi_dcmplt>
 8005452:	2800      	cmp	r0, #0
 8005454:	d163      	bne.n	800551e <_dtoa_r+0x5de>
 8005456:	e9dd 2300 	ldrd	r2, r3, [sp]
 800545a:	2000      	movs	r0, #0
 800545c:	4937      	ldr	r1, [pc, #220]	; (800553c <_dtoa_r+0x5fc>)
 800545e:	f7fa ff13 	bl	8000288 <__aeabi_dsub>
 8005462:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005466:	f7fb fb39 	bl	8000adc <__aeabi_dcmplt>
 800546a:	2800      	cmp	r0, #0
 800546c:	f040 80b7 	bne.w	80055de <_dtoa_r+0x69e>
 8005470:	eba5 030b 	sub.w	r3, r5, fp
 8005474:	429f      	cmp	r7, r3
 8005476:	f77f af7c 	ble.w	8005372 <_dtoa_r+0x432>
 800547a:	2200      	movs	r2, #0
 800547c:	4b30      	ldr	r3, [pc, #192]	; (8005540 <_dtoa_r+0x600>)
 800547e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005482:	f7fb f8b9 	bl	80005f8 <__aeabi_dmul>
 8005486:	2200      	movs	r2, #0
 8005488:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800548c:	4b2c      	ldr	r3, [pc, #176]	; (8005540 <_dtoa_r+0x600>)
 800548e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005492:	f7fb f8b1 	bl	80005f8 <__aeabi_dmul>
 8005496:	e9cd 0100 	strd	r0, r1, [sp]
 800549a:	e7c4      	b.n	8005426 <_dtoa_r+0x4e6>
 800549c:	462a      	mov	r2, r5
 800549e:	4633      	mov	r3, r6
 80054a0:	f7fb f8aa 	bl	80005f8 <__aeabi_dmul>
 80054a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80054a8:	eb0b 0507 	add.w	r5, fp, r7
 80054ac:	465e      	mov	r6, fp
 80054ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054b2:	f7fb fb51 	bl	8000b58 <__aeabi_d2iz>
 80054b6:	4607      	mov	r7, r0
 80054b8:	f7fb f834 	bl	8000524 <__aeabi_i2d>
 80054bc:	3730      	adds	r7, #48	; 0x30
 80054be:	4602      	mov	r2, r0
 80054c0:	460b      	mov	r3, r1
 80054c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054c6:	f7fa fedf 	bl	8000288 <__aeabi_dsub>
 80054ca:	f806 7b01 	strb.w	r7, [r6], #1
 80054ce:	42ae      	cmp	r6, r5
 80054d0:	e9cd 0100 	strd	r0, r1, [sp]
 80054d4:	f04f 0200 	mov.w	r2, #0
 80054d8:	d126      	bne.n	8005528 <_dtoa_r+0x5e8>
 80054da:	4b1c      	ldr	r3, [pc, #112]	; (800554c <_dtoa_r+0x60c>)
 80054dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054e0:	f7fa fed4 	bl	800028c <__adddf3>
 80054e4:	4602      	mov	r2, r0
 80054e6:	460b      	mov	r3, r1
 80054e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054ec:	f7fb fb14 	bl	8000b18 <__aeabi_dcmpgt>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	d174      	bne.n	80055de <_dtoa_r+0x69e>
 80054f4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80054f8:	2000      	movs	r0, #0
 80054fa:	4914      	ldr	r1, [pc, #80]	; (800554c <_dtoa_r+0x60c>)
 80054fc:	f7fa fec4 	bl	8000288 <__aeabi_dsub>
 8005500:	4602      	mov	r2, r0
 8005502:	460b      	mov	r3, r1
 8005504:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005508:	f7fb fae8 	bl	8000adc <__aeabi_dcmplt>
 800550c:	2800      	cmp	r0, #0
 800550e:	f43f af30 	beq.w	8005372 <_dtoa_r+0x432>
 8005512:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005516:	2b30      	cmp	r3, #48	; 0x30
 8005518:	f105 32ff 	add.w	r2, r5, #4294967295
 800551c:	d002      	beq.n	8005524 <_dtoa_r+0x5e4>
 800551e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005522:	e04a      	b.n	80055ba <_dtoa_r+0x67a>
 8005524:	4615      	mov	r5, r2
 8005526:	e7f4      	b.n	8005512 <_dtoa_r+0x5d2>
 8005528:	4b05      	ldr	r3, [pc, #20]	; (8005540 <_dtoa_r+0x600>)
 800552a:	f7fb f865 	bl	80005f8 <__aeabi_dmul>
 800552e:	e9cd 0100 	strd	r0, r1, [sp]
 8005532:	e7bc      	b.n	80054ae <_dtoa_r+0x56e>
 8005534:	08006f80 	.word	0x08006f80
 8005538:	08006f58 	.word	0x08006f58
 800553c:	3ff00000 	.word	0x3ff00000
 8005540:	40240000 	.word	0x40240000
 8005544:	401c0000 	.word	0x401c0000
 8005548:	40140000 	.word	0x40140000
 800554c:	3fe00000 	.word	0x3fe00000
 8005550:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005554:	465d      	mov	r5, fp
 8005556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800555a:	4630      	mov	r0, r6
 800555c:	4639      	mov	r1, r7
 800555e:	f7fb f975 	bl	800084c <__aeabi_ddiv>
 8005562:	f7fb faf9 	bl	8000b58 <__aeabi_d2iz>
 8005566:	4680      	mov	r8, r0
 8005568:	f7fa ffdc 	bl	8000524 <__aeabi_i2d>
 800556c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005570:	f7fb f842 	bl	80005f8 <__aeabi_dmul>
 8005574:	4602      	mov	r2, r0
 8005576:	460b      	mov	r3, r1
 8005578:	4630      	mov	r0, r6
 800557a:	4639      	mov	r1, r7
 800557c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005580:	f7fa fe82 	bl	8000288 <__aeabi_dsub>
 8005584:	f805 6b01 	strb.w	r6, [r5], #1
 8005588:	eba5 060b 	sub.w	r6, r5, fp
 800558c:	45b1      	cmp	r9, r6
 800558e:	4602      	mov	r2, r0
 8005590:	460b      	mov	r3, r1
 8005592:	d139      	bne.n	8005608 <_dtoa_r+0x6c8>
 8005594:	f7fa fe7a 	bl	800028c <__adddf3>
 8005598:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800559c:	4606      	mov	r6, r0
 800559e:	460f      	mov	r7, r1
 80055a0:	f7fb faba 	bl	8000b18 <__aeabi_dcmpgt>
 80055a4:	b9c8      	cbnz	r0, 80055da <_dtoa_r+0x69a>
 80055a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80055aa:	4630      	mov	r0, r6
 80055ac:	4639      	mov	r1, r7
 80055ae:	f7fb fa8b 	bl	8000ac8 <__aeabi_dcmpeq>
 80055b2:	b110      	cbz	r0, 80055ba <_dtoa_r+0x67a>
 80055b4:	f018 0f01 	tst.w	r8, #1
 80055b8:	d10f      	bne.n	80055da <_dtoa_r+0x69a>
 80055ba:	9904      	ldr	r1, [sp, #16]
 80055bc:	4620      	mov	r0, r4
 80055be:	f000 fe0a 	bl	80061d6 <_Bfree>
 80055c2:	2300      	movs	r3, #0
 80055c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80055c6:	702b      	strb	r3, [r5, #0]
 80055c8:	f10a 0301 	add.w	r3, sl, #1
 80055cc:	6013      	str	r3, [r2, #0]
 80055ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	f000 8241 	beq.w	8005a58 <_dtoa_r+0xb18>
 80055d6:	601d      	str	r5, [r3, #0]
 80055d8:	e23e      	b.n	8005a58 <_dtoa_r+0xb18>
 80055da:	f8cd a020 	str.w	sl, [sp, #32]
 80055de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80055e2:	2a39      	cmp	r2, #57	; 0x39
 80055e4:	f105 33ff 	add.w	r3, r5, #4294967295
 80055e8:	d108      	bne.n	80055fc <_dtoa_r+0x6bc>
 80055ea:	459b      	cmp	fp, r3
 80055ec:	d10a      	bne.n	8005604 <_dtoa_r+0x6c4>
 80055ee:	9b08      	ldr	r3, [sp, #32]
 80055f0:	3301      	adds	r3, #1
 80055f2:	9308      	str	r3, [sp, #32]
 80055f4:	2330      	movs	r3, #48	; 0x30
 80055f6:	f88b 3000 	strb.w	r3, [fp]
 80055fa:	465b      	mov	r3, fp
 80055fc:	781a      	ldrb	r2, [r3, #0]
 80055fe:	3201      	adds	r2, #1
 8005600:	701a      	strb	r2, [r3, #0]
 8005602:	e78c      	b.n	800551e <_dtoa_r+0x5de>
 8005604:	461d      	mov	r5, r3
 8005606:	e7ea      	b.n	80055de <_dtoa_r+0x69e>
 8005608:	2200      	movs	r2, #0
 800560a:	4b9b      	ldr	r3, [pc, #620]	; (8005878 <_dtoa_r+0x938>)
 800560c:	f7fa fff4 	bl	80005f8 <__aeabi_dmul>
 8005610:	2200      	movs	r2, #0
 8005612:	2300      	movs	r3, #0
 8005614:	4606      	mov	r6, r0
 8005616:	460f      	mov	r7, r1
 8005618:	f7fb fa56 	bl	8000ac8 <__aeabi_dcmpeq>
 800561c:	2800      	cmp	r0, #0
 800561e:	d09a      	beq.n	8005556 <_dtoa_r+0x616>
 8005620:	e7cb      	b.n	80055ba <_dtoa_r+0x67a>
 8005622:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005624:	2a00      	cmp	r2, #0
 8005626:	f000 808b 	beq.w	8005740 <_dtoa_r+0x800>
 800562a:	9a06      	ldr	r2, [sp, #24]
 800562c:	2a01      	cmp	r2, #1
 800562e:	dc6e      	bgt.n	800570e <_dtoa_r+0x7ce>
 8005630:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005632:	2a00      	cmp	r2, #0
 8005634:	d067      	beq.n	8005706 <_dtoa_r+0x7c6>
 8005636:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800563a:	9f07      	ldr	r7, [sp, #28]
 800563c:	9d05      	ldr	r5, [sp, #20]
 800563e:	9a05      	ldr	r2, [sp, #20]
 8005640:	2101      	movs	r1, #1
 8005642:	441a      	add	r2, r3
 8005644:	4620      	mov	r0, r4
 8005646:	9205      	str	r2, [sp, #20]
 8005648:	4498      	add	r8, r3
 800564a:	f000 fea2 	bl	8006392 <__i2b>
 800564e:	4606      	mov	r6, r0
 8005650:	2d00      	cmp	r5, #0
 8005652:	dd0c      	ble.n	800566e <_dtoa_r+0x72e>
 8005654:	f1b8 0f00 	cmp.w	r8, #0
 8005658:	dd09      	ble.n	800566e <_dtoa_r+0x72e>
 800565a:	4545      	cmp	r5, r8
 800565c:	9a05      	ldr	r2, [sp, #20]
 800565e:	462b      	mov	r3, r5
 8005660:	bfa8      	it	ge
 8005662:	4643      	movge	r3, r8
 8005664:	1ad2      	subs	r2, r2, r3
 8005666:	9205      	str	r2, [sp, #20]
 8005668:	1aed      	subs	r5, r5, r3
 800566a:	eba8 0803 	sub.w	r8, r8, r3
 800566e:	9b07      	ldr	r3, [sp, #28]
 8005670:	b1eb      	cbz	r3, 80056ae <_dtoa_r+0x76e>
 8005672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005674:	2b00      	cmp	r3, #0
 8005676:	d067      	beq.n	8005748 <_dtoa_r+0x808>
 8005678:	b18f      	cbz	r7, 800569e <_dtoa_r+0x75e>
 800567a:	4631      	mov	r1, r6
 800567c:	463a      	mov	r2, r7
 800567e:	4620      	mov	r0, r4
 8005680:	f000 ff26 	bl	80064d0 <__pow5mult>
 8005684:	9a04      	ldr	r2, [sp, #16]
 8005686:	4601      	mov	r1, r0
 8005688:	4606      	mov	r6, r0
 800568a:	4620      	mov	r0, r4
 800568c:	f000 fe8a 	bl	80063a4 <__multiply>
 8005690:	9904      	ldr	r1, [sp, #16]
 8005692:	9008      	str	r0, [sp, #32]
 8005694:	4620      	mov	r0, r4
 8005696:	f000 fd9e 	bl	80061d6 <_Bfree>
 800569a:	9b08      	ldr	r3, [sp, #32]
 800569c:	9304      	str	r3, [sp, #16]
 800569e:	9b07      	ldr	r3, [sp, #28]
 80056a0:	1bda      	subs	r2, r3, r7
 80056a2:	d004      	beq.n	80056ae <_dtoa_r+0x76e>
 80056a4:	9904      	ldr	r1, [sp, #16]
 80056a6:	4620      	mov	r0, r4
 80056a8:	f000 ff12 	bl	80064d0 <__pow5mult>
 80056ac:	9004      	str	r0, [sp, #16]
 80056ae:	2101      	movs	r1, #1
 80056b0:	4620      	mov	r0, r4
 80056b2:	f000 fe6e 	bl	8006392 <__i2b>
 80056b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056b8:	4607      	mov	r7, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 81d0 	beq.w	8005a60 <_dtoa_r+0xb20>
 80056c0:	461a      	mov	r2, r3
 80056c2:	4601      	mov	r1, r0
 80056c4:	4620      	mov	r0, r4
 80056c6:	f000 ff03 	bl	80064d0 <__pow5mult>
 80056ca:	9b06      	ldr	r3, [sp, #24]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	4607      	mov	r7, r0
 80056d0:	dc40      	bgt.n	8005754 <_dtoa_r+0x814>
 80056d2:	9b00      	ldr	r3, [sp, #0]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d139      	bne.n	800574c <_dtoa_r+0x80c>
 80056d8:	9b01      	ldr	r3, [sp, #4]
 80056da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d136      	bne.n	8005750 <_dtoa_r+0x810>
 80056e2:	9b01      	ldr	r3, [sp, #4]
 80056e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056e8:	0d1b      	lsrs	r3, r3, #20
 80056ea:	051b      	lsls	r3, r3, #20
 80056ec:	b12b      	cbz	r3, 80056fa <_dtoa_r+0x7ba>
 80056ee:	9b05      	ldr	r3, [sp, #20]
 80056f0:	3301      	adds	r3, #1
 80056f2:	9305      	str	r3, [sp, #20]
 80056f4:	f108 0801 	add.w	r8, r8, #1
 80056f8:	2301      	movs	r3, #1
 80056fa:	9307      	str	r3, [sp, #28]
 80056fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d12a      	bne.n	8005758 <_dtoa_r+0x818>
 8005702:	2001      	movs	r0, #1
 8005704:	e030      	b.n	8005768 <_dtoa_r+0x828>
 8005706:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005708:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800570c:	e795      	b.n	800563a <_dtoa_r+0x6fa>
 800570e:	9b07      	ldr	r3, [sp, #28]
 8005710:	f109 37ff 	add.w	r7, r9, #4294967295
 8005714:	42bb      	cmp	r3, r7
 8005716:	bfbf      	itttt	lt
 8005718:	9b07      	ldrlt	r3, [sp, #28]
 800571a:	9707      	strlt	r7, [sp, #28]
 800571c:	1afa      	sublt	r2, r7, r3
 800571e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005720:	bfbb      	ittet	lt
 8005722:	189b      	addlt	r3, r3, r2
 8005724:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005726:	1bdf      	subge	r7, r3, r7
 8005728:	2700      	movlt	r7, #0
 800572a:	f1b9 0f00 	cmp.w	r9, #0
 800572e:	bfb5      	itete	lt
 8005730:	9b05      	ldrlt	r3, [sp, #20]
 8005732:	9d05      	ldrge	r5, [sp, #20]
 8005734:	eba3 0509 	sublt.w	r5, r3, r9
 8005738:	464b      	movge	r3, r9
 800573a:	bfb8      	it	lt
 800573c:	2300      	movlt	r3, #0
 800573e:	e77e      	b.n	800563e <_dtoa_r+0x6fe>
 8005740:	9f07      	ldr	r7, [sp, #28]
 8005742:	9d05      	ldr	r5, [sp, #20]
 8005744:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005746:	e783      	b.n	8005650 <_dtoa_r+0x710>
 8005748:	9a07      	ldr	r2, [sp, #28]
 800574a:	e7ab      	b.n	80056a4 <_dtoa_r+0x764>
 800574c:	2300      	movs	r3, #0
 800574e:	e7d4      	b.n	80056fa <_dtoa_r+0x7ba>
 8005750:	9b00      	ldr	r3, [sp, #0]
 8005752:	e7d2      	b.n	80056fa <_dtoa_r+0x7ba>
 8005754:	2300      	movs	r3, #0
 8005756:	9307      	str	r3, [sp, #28]
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800575e:	6918      	ldr	r0, [r3, #16]
 8005760:	f000 fdc9 	bl	80062f6 <__hi0bits>
 8005764:	f1c0 0020 	rsb	r0, r0, #32
 8005768:	4440      	add	r0, r8
 800576a:	f010 001f 	ands.w	r0, r0, #31
 800576e:	d047      	beq.n	8005800 <_dtoa_r+0x8c0>
 8005770:	f1c0 0320 	rsb	r3, r0, #32
 8005774:	2b04      	cmp	r3, #4
 8005776:	dd3b      	ble.n	80057f0 <_dtoa_r+0x8b0>
 8005778:	9b05      	ldr	r3, [sp, #20]
 800577a:	f1c0 001c 	rsb	r0, r0, #28
 800577e:	4403      	add	r3, r0
 8005780:	9305      	str	r3, [sp, #20]
 8005782:	4405      	add	r5, r0
 8005784:	4480      	add	r8, r0
 8005786:	9b05      	ldr	r3, [sp, #20]
 8005788:	2b00      	cmp	r3, #0
 800578a:	dd05      	ble.n	8005798 <_dtoa_r+0x858>
 800578c:	461a      	mov	r2, r3
 800578e:	9904      	ldr	r1, [sp, #16]
 8005790:	4620      	mov	r0, r4
 8005792:	f000 feeb 	bl	800656c <__lshift>
 8005796:	9004      	str	r0, [sp, #16]
 8005798:	f1b8 0f00 	cmp.w	r8, #0
 800579c:	dd05      	ble.n	80057aa <_dtoa_r+0x86a>
 800579e:	4639      	mov	r1, r7
 80057a0:	4642      	mov	r2, r8
 80057a2:	4620      	mov	r0, r4
 80057a4:	f000 fee2 	bl	800656c <__lshift>
 80057a8:	4607      	mov	r7, r0
 80057aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80057ac:	b353      	cbz	r3, 8005804 <_dtoa_r+0x8c4>
 80057ae:	4639      	mov	r1, r7
 80057b0:	9804      	ldr	r0, [sp, #16]
 80057b2:	f000 ff2f 	bl	8006614 <__mcmp>
 80057b6:	2800      	cmp	r0, #0
 80057b8:	da24      	bge.n	8005804 <_dtoa_r+0x8c4>
 80057ba:	2300      	movs	r3, #0
 80057bc:	220a      	movs	r2, #10
 80057be:	9904      	ldr	r1, [sp, #16]
 80057c0:	4620      	mov	r0, r4
 80057c2:	f000 fd1f 	bl	8006204 <__multadd>
 80057c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057c8:	9004      	str	r0, [sp, #16]
 80057ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	f000 814d 	beq.w	8005a6e <_dtoa_r+0xb2e>
 80057d4:	2300      	movs	r3, #0
 80057d6:	4631      	mov	r1, r6
 80057d8:	220a      	movs	r2, #10
 80057da:	4620      	mov	r0, r4
 80057dc:	f000 fd12 	bl	8006204 <__multadd>
 80057e0:	9b02      	ldr	r3, [sp, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	4606      	mov	r6, r0
 80057e6:	dc4f      	bgt.n	8005888 <_dtoa_r+0x948>
 80057e8:	9b06      	ldr	r3, [sp, #24]
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	dd4c      	ble.n	8005888 <_dtoa_r+0x948>
 80057ee:	e011      	b.n	8005814 <_dtoa_r+0x8d4>
 80057f0:	d0c9      	beq.n	8005786 <_dtoa_r+0x846>
 80057f2:	9a05      	ldr	r2, [sp, #20]
 80057f4:	331c      	adds	r3, #28
 80057f6:	441a      	add	r2, r3
 80057f8:	9205      	str	r2, [sp, #20]
 80057fa:	441d      	add	r5, r3
 80057fc:	4498      	add	r8, r3
 80057fe:	e7c2      	b.n	8005786 <_dtoa_r+0x846>
 8005800:	4603      	mov	r3, r0
 8005802:	e7f6      	b.n	80057f2 <_dtoa_r+0x8b2>
 8005804:	f1b9 0f00 	cmp.w	r9, #0
 8005808:	dc38      	bgt.n	800587c <_dtoa_r+0x93c>
 800580a:	9b06      	ldr	r3, [sp, #24]
 800580c:	2b02      	cmp	r3, #2
 800580e:	dd35      	ble.n	800587c <_dtoa_r+0x93c>
 8005810:	f8cd 9008 	str.w	r9, [sp, #8]
 8005814:	9b02      	ldr	r3, [sp, #8]
 8005816:	b963      	cbnz	r3, 8005832 <_dtoa_r+0x8f2>
 8005818:	4639      	mov	r1, r7
 800581a:	2205      	movs	r2, #5
 800581c:	4620      	mov	r0, r4
 800581e:	f000 fcf1 	bl	8006204 <__multadd>
 8005822:	4601      	mov	r1, r0
 8005824:	4607      	mov	r7, r0
 8005826:	9804      	ldr	r0, [sp, #16]
 8005828:	f000 fef4 	bl	8006614 <__mcmp>
 800582c:	2800      	cmp	r0, #0
 800582e:	f73f adcc 	bgt.w	80053ca <_dtoa_r+0x48a>
 8005832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005834:	465d      	mov	r5, fp
 8005836:	ea6f 0a03 	mvn.w	sl, r3
 800583a:	f04f 0900 	mov.w	r9, #0
 800583e:	4639      	mov	r1, r7
 8005840:	4620      	mov	r0, r4
 8005842:	f000 fcc8 	bl	80061d6 <_Bfree>
 8005846:	2e00      	cmp	r6, #0
 8005848:	f43f aeb7 	beq.w	80055ba <_dtoa_r+0x67a>
 800584c:	f1b9 0f00 	cmp.w	r9, #0
 8005850:	d005      	beq.n	800585e <_dtoa_r+0x91e>
 8005852:	45b1      	cmp	r9, r6
 8005854:	d003      	beq.n	800585e <_dtoa_r+0x91e>
 8005856:	4649      	mov	r1, r9
 8005858:	4620      	mov	r0, r4
 800585a:	f000 fcbc 	bl	80061d6 <_Bfree>
 800585e:	4631      	mov	r1, r6
 8005860:	4620      	mov	r0, r4
 8005862:	f000 fcb8 	bl	80061d6 <_Bfree>
 8005866:	e6a8      	b.n	80055ba <_dtoa_r+0x67a>
 8005868:	2700      	movs	r7, #0
 800586a:	463e      	mov	r6, r7
 800586c:	e7e1      	b.n	8005832 <_dtoa_r+0x8f2>
 800586e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005872:	463e      	mov	r6, r7
 8005874:	e5a9      	b.n	80053ca <_dtoa_r+0x48a>
 8005876:	bf00      	nop
 8005878:	40240000 	.word	0x40240000
 800587c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800587e:	f8cd 9008 	str.w	r9, [sp, #8]
 8005882:	2b00      	cmp	r3, #0
 8005884:	f000 80fa 	beq.w	8005a7c <_dtoa_r+0xb3c>
 8005888:	2d00      	cmp	r5, #0
 800588a:	dd05      	ble.n	8005898 <_dtoa_r+0x958>
 800588c:	4631      	mov	r1, r6
 800588e:	462a      	mov	r2, r5
 8005890:	4620      	mov	r0, r4
 8005892:	f000 fe6b 	bl	800656c <__lshift>
 8005896:	4606      	mov	r6, r0
 8005898:	9b07      	ldr	r3, [sp, #28]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d04c      	beq.n	8005938 <_dtoa_r+0x9f8>
 800589e:	6871      	ldr	r1, [r6, #4]
 80058a0:	4620      	mov	r0, r4
 80058a2:	f000 fc64 	bl	800616e <_Balloc>
 80058a6:	6932      	ldr	r2, [r6, #16]
 80058a8:	3202      	adds	r2, #2
 80058aa:	4605      	mov	r5, r0
 80058ac:	0092      	lsls	r2, r2, #2
 80058ae:	f106 010c 	add.w	r1, r6, #12
 80058b2:	300c      	adds	r0, #12
 80058b4:	f000 fc50 	bl	8006158 <memcpy>
 80058b8:	2201      	movs	r2, #1
 80058ba:	4629      	mov	r1, r5
 80058bc:	4620      	mov	r0, r4
 80058be:	f000 fe55 	bl	800656c <__lshift>
 80058c2:	9b00      	ldr	r3, [sp, #0]
 80058c4:	f8cd b014 	str.w	fp, [sp, #20]
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	46b1      	mov	r9, r6
 80058ce:	9307      	str	r3, [sp, #28]
 80058d0:	4606      	mov	r6, r0
 80058d2:	4639      	mov	r1, r7
 80058d4:	9804      	ldr	r0, [sp, #16]
 80058d6:	f7ff faa5 	bl	8004e24 <quorem>
 80058da:	4649      	mov	r1, r9
 80058dc:	4605      	mov	r5, r0
 80058de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80058e2:	9804      	ldr	r0, [sp, #16]
 80058e4:	f000 fe96 	bl	8006614 <__mcmp>
 80058e8:	4632      	mov	r2, r6
 80058ea:	9000      	str	r0, [sp, #0]
 80058ec:	4639      	mov	r1, r7
 80058ee:	4620      	mov	r0, r4
 80058f0:	f000 feaa 	bl	8006648 <__mdiff>
 80058f4:	68c3      	ldr	r3, [r0, #12]
 80058f6:	4602      	mov	r2, r0
 80058f8:	bb03      	cbnz	r3, 800593c <_dtoa_r+0x9fc>
 80058fa:	4601      	mov	r1, r0
 80058fc:	9008      	str	r0, [sp, #32]
 80058fe:	9804      	ldr	r0, [sp, #16]
 8005900:	f000 fe88 	bl	8006614 <__mcmp>
 8005904:	9a08      	ldr	r2, [sp, #32]
 8005906:	4603      	mov	r3, r0
 8005908:	4611      	mov	r1, r2
 800590a:	4620      	mov	r0, r4
 800590c:	9308      	str	r3, [sp, #32]
 800590e:	f000 fc62 	bl	80061d6 <_Bfree>
 8005912:	9b08      	ldr	r3, [sp, #32]
 8005914:	b9a3      	cbnz	r3, 8005940 <_dtoa_r+0xa00>
 8005916:	9a06      	ldr	r2, [sp, #24]
 8005918:	b992      	cbnz	r2, 8005940 <_dtoa_r+0xa00>
 800591a:	9a07      	ldr	r2, [sp, #28]
 800591c:	b982      	cbnz	r2, 8005940 <_dtoa_r+0xa00>
 800591e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005922:	d029      	beq.n	8005978 <_dtoa_r+0xa38>
 8005924:	9b00      	ldr	r3, [sp, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	dd01      	ble.n	800592e <_dtoa_r+0x9ee>
 800592a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800592e:	9b05      	ldr	r3, [sp, #20]
 8005930:	1c5d      	adds	r5, r3, #1
 8005932:	f883 8000 	strb.w	r8, [r3]
 8005936:	e782      	b.n	800583e <_dtoa_r+0x8fe>
 8005938:	4630      	mov	r0, r6
 800593a:	e7c2      	b.n	80058c2 <_dtoa_r+0x982>
 800593c:	2301      	movs	r3, #1
 800593e:	e7e3      	b.n	8005908 <_dtoa_r+0x9c8>
 8005940:	9a00      	ldr	r2, [sp, #0]
 8005942:	2a00      	cmp	r2, #0
 8005944:	db04      	blt.n	8005950 <_dtoa_r+0xa10>
 8005946:	d125      	bne.n	8005994 <_dtoa_r+0xa54>
 8005948:	9a06      	ldr	r2, [sp, #24]
 800594a:	bb1a      	cbnz	r2, 8005994 <_dtoa_r+0xa54>
 800594c:	9a07      	ldr	r2, [sp, #28]
 800594e:	bb0a      	cbnz	r2, 8005994 <_dtoa_r+0xa54>
 8005950:	2b00      	cmp	r3, #0
 8005952:	ddec      	ble.n	800592e <_dtoa_r+0x9ee>
 8005954:	2201      	movs	r2, #1
 8005956:	9904      	ldr	r1, [sp, #16]
 8005958:	4620      	mov	r0, r4
 800595a:	f000 fe07 	bl	800656c <__lshift>
 800595e:	4639      	mov	r1, r7
 8005960:	9004      	str	r0, [sp, #16]
 8005962:	f000 fe57 	bl	8006614 <__mcmp>
 8005966:	2800      	cmp	r0, #0
 8005968:	dc03      	bgt.n	8005972 <_dtoa_r+0xa32>
 800596a:	d1e0      	bne.n	800592e <_dtoa_r+0x9ee>
 800596c:	f018 0f01 	tst.w	r8, #1
 8005970:	d0dd      	beq.n	800592e <_dtoa_r+0x9ee>
 8005972:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005976:	d1d8      	bne.n	800592a <_dtoa_r+0x9ea>
 8005978:	9b05      	ldr	r3, [sp, #20]
 800597a:	9a05      	ldr	r2, [sp, #20]
 800597c:	1c5d      	adds	r5, r3, #1
 800597e:	2339      	movs	r3, #57	; 0x39
 8005980:	7013      	strb	r3, [r2, #0]
 8005982:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005986:	2b39      	cmp	r3, #57	; 0x39
 8005988:	f105 32ff 	add.w	r2, r5, #4294967295
 800598c:	d04f      	beq.n	8005a2e <_dtoa_r+0xaee>
 800598e:	3301      	adds	r3, #1
 8005990:	7013      	strb	r3, [r2, #0]
 8005992:	e754      	b.n	800583e <_dtoa_r+0x8fe>
 8005994:	9a05      	ldr	r2, [sp, #20]
 8005996:	2b00      	cmp	r3, #0
 8005998:	f102 0501 	add.w	r5, r2, #1
 800599c:	dd06      	ble.n	80059ac <_dtoa_r+0xa6c>
 800599e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80059a2:	d0e9      	beq.n	8005978 <_dtoa_r+0xa38>
 80059a4:	f108 0801 	add.w	r8, r8, #1
 80059a8:	9b05      	ldr	r3, [sp, #20]
 80059aa:	e7c2      	b.n	8005932 <_dtoa_r+0x9f2>
 80059ac:	9a02      	ldr	r2, [sp, #8]
 80059ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 80059b2:	eba5 030b 	sub.w	r3, r5, fp
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d021      	beq.n	80059fe <_dtoa_r+0xabe>
 80059ba:	2300      	movs	r3, #0
 80059bc:	220a      	movs	r2, #10
 80059be:	9904      	ldr	r1, [sp, #16]
 80059c0:	4620      	mov	r0, r4
 80059c2:	f000 fc1f 	bl	8006204 <__multadd>
 80059c6:	45b1      	cmp	r9, r6
 80059c8:	9004      	str	r0, [sp, #16]
 80059ca:	f04f 0300 	mov.w	r3, #0
 80059ce:	f04f 020a 	mov.w	r2, #10
 80059d2:	4649      	mov	r1, r9
 80059d4:	4620      	mov	r0, r4
 80059d6:	d105      	bne.n	80059e4 <_dtoa_r+0xaa4>
 80059d8:	f000 fc14 	bl	8006204 <__multadd>
 80059dc:	4681      	mov	r9, r0
 80059de:	4606      	mov	r6, r0
 80059e0:	9505      	str	r5, [sp, #20]
 80059e2:	e776      	b.n	80058d2 <_dtoa_r+0x992>
 80059e4:	f000 fc0e 	bl	8006204 <__multadd>
 80059e8:	4631      	mov	r1, r6
 80059ea:	4681      	mov	r9, r0
 80059ec:	2300      	movs	r3, #0
 80059ee:	220a      	movs	r2, #10
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fc07 	bl	8006204 <__multadd>
 80059f6:	4606      	mov	r6, r0
 80059f8:	e7f2      	b.n	80059e0 <_dtoa_r+0xaa0>
 80059fa:	f04f 0900 	mov.w	r9, #0
 80059fe:	2201      	movs	r2, #1
 8005a00:	9904      	ldr	r1, [sp, #16]
 8005a02:	4620      	mov	r0, r4
 8005a04:	f000 fdb2 	bl	800656c <__lshift>
 8005a08:	4639      	mov	r1, r7
 8005a0a:	9004      	str	r0, [sp, #16]
 8005a0c:	f000 fe02 	bl	8006614 <__mcmp>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	dcb6      	bgt.n	8005982 <_dtoa_r+0xa42>
 8005a14:	d102      	bne.n	8005a1c <_dtoa_r+0xadc>
 8005a16:	f018 0f01 	tst.w	r8, #1
 8005a1a:	d1b2      	bne.n	8005982 <_dtoa_r+0xa42>
 8005a1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005a20:	2b30      	cmp	r3, #48	; 0x30
 8005a22:	f105 32ff 	add.w	r2, r5, #4294967295
 8005a26:	f47f af0a 	bne.w	800583e <_dtoa_r+0x8fe>
 8005a2a:	4615      	mov	r5, r2
 8005a2c:	e7f6      	b.n	8005a1c <_dtoa_r+0xadc>
 8005a2e:	4593      	cmp	fp, r2
 8005a30:	d105      	bne.n	8005a3e <_dtoa_r+0xafe>
 8005a32:	2331      	movs	r3, #49	; 0x31
 8005a34:	f10a 0a01 	add.w	sl, sl, #1
 8005a38:	f88b 3000 	strb.w	r3, [fp]
 8005a3c:	e6ff      	b.n	800583e <_dtoa_r+0x8fe>
 8005a3e:	4615      	mov	r5, r2
 8005a40:	e79f      	b.n	8005982 <_dtoa_r+0xa42>
 8005a42:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005aa8 <_dtoa_r+0xb68>
 8005a46:	e007      	b.n	8005a58 <_dtoa_r+0xb18>
 8005a48:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a4a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005aac <_dtoa_r+0xb6c>
 8005a4e:	b11b      	cbz	r3, 8005a58 <_dtoa_r+0xb18>
 8005a50:	f10b 0308 	add.w	r3, fp, #8
 8005a54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	4658      	mov	r0, fp
 8005a5a:	b017      	add	sp, #92	; 0x5c
 8005a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a60:	9b06      	ldr	r3, [sp, #24]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	f77f ae35 	ble.w	80056d2 <_dtoa_r+0x792>
 8005a68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a6a:	9307      	str	r3, [sp, #28]
 8005a6c:	e649      	b.n	8005702 <_dtoa_r+0x7c2>
 8005a6e:	9b02      	ldr	r3, [sp, #8]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	dc03      	bgt.n	8005a7c <_dtoa_r+0xb3c>
 8005a74:	9b06      	ldr	r3, [sp, #24]
 8005a76:	2b02      	cmp	r3, #2
 8005a78:	f73f aecc 	bgt.w	8005814 <_dtoa_r+0x8d4>
 8005a7c:	465d      	mov	r5, fp
 8005a7e:	4639      	mov	r1, r7
 8005a80:	9804      	ldr	r0, [sp, #16]
 8005a82:	f7ff f9cf 	bl	8004e24 <quorem>
 8005a86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a8a:	f805 8b01 	strb.w	r8, [r5], #1
 8005a8e:	9a02      	ldr	r2, [sp, #8]
 8005a90:	eba5 030b 	sub.w	r3, r5, fp
 8005a94:	429a      	cmp	r2, r3
 8005a96:	ddb0      	ble.n	80059fa <_dtoa_r+0xaba>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	220a      	movs	r2, #10
 8005a9c:	9904      	ldr	r1, [sp, #16]
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f000 fbb0 	bl	8006204 <__multadd>
 8005aa4:	9004      	str	r0, [sp, #16]
 8005aa6:	e7ea      	b.n	8005a7e <_dtoa_r+0xb3e>
 8005aa8:	08006ec0 	.word	0x08006ec0
 8005aac:	08006f40 	.word	0x08006f40

08005ab0 <rshift>:
 8005ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ab2:	6906      	ldr	r6, [r0, #16]
 8005ab4:	114b      	asrs	r3, r1, #5
 8005ab6:	429e      	cmp	r6, r3
 8005ab8:	f100 0414 	add.w	r4, r0, #20
 8005abc:	dd30      	ble.n	8005b20 <rshift+0x70>
 8005abe:	f011 011f 	ands.w	r1, r1, #31
 8005ac2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8005ac6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8005aca:	d108      	bne.n	8005ade <rshift+0x2e>
 8005acc:	4621      	mov	r1, r4
 8005ace:	42b2      	cmp	r2, r6
 8005ad0:	460b      	mov	r3, r1
 8005ad2:	d211      	bcs.n	8005af8 <rshift+0x48>
 8005ad4:	f852 3b04 	ldr.w	r3, [r2], #4
 8005ad8:	f841 3b04 	str.w	r3, [r1], #4
 8005adc:	e7f7      	b.n	8005ace <rshift+0x1e>
 8005ade:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8005ae2:	f1c1 0c20 	rsb	ip, r1, #32
 8005ae6:	40cd      	lsrs	r5, r1
 8005ae8:	3204      	adds	r2, #4
 8005aea:	4623      	mov	r3, r4
 8005aec:	42b2      	cmp	r2, r6
 8005aee:	4617      	mov	r7, r2
 8005af0:	d30c      	bcc.n	8005b0c <rshift+0x5c>
 8005af2:	601d      	str	r5, [r3, #0]
 8005af4:	b105      	cbz	r5, 8005af8 <rshift+0x48>
 8005af6:	3304      	adds	r3, #4
 8005af8:	1b1a      	subs	r2, r3, r4
 8005afa:	42a3      	cmp	r3, r4
 8005afc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005b00:	bf08      	it	eq
 8005b02:	2300      	moveq	r3, #0
 8005b04:	6102      	str	r2, [r0, #16]
 8005b06:	bf08      	it	eq
 8005b08:	6143      	streq	r3, [r0, #20]
 8005b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b0c:	683f      	ldr	r7, [r7, #0]
 8005b0e:	fa07 f70c 	lsl.w	r7, r7, ip
 8005b12:	433d      	orrs	r5, r7
 8005b14:	f843 5b04 	str.w	r5, [r3], #4
 8005b18:	f852 5b04 	ldr.w	r5, [r2], #4
 8005b1c:	40cd      	lsrs	r5, r1
 8005b1e:	e7e5      	b.n	8005aec <rshift+0x3c>
 8005b20:	4623      	mov	r3, r4
 8005b22:	e7e9      	b.n	8005af8 <rshift+0x48>

08005b24 <__hexdig_fun>:
 8005b24:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005b28:	2b09      	cmp	r3, #9
 8005b2a:	d802      	bhi.n	8005b32 <__hexdig_fun+0xe>
 8005b2c:	3820      	subs	r0, #32
 8005b2e:	b2c0      	uxtb	r0, r0
 8005b30:	4770      	bx	lr
 8005b32:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005b36:	2b05      	cmp	r3, #5
 8005b38:	d801      	bhi.n	8005b3e <__hexdig_fun+0x1a>
 8005b3a:	3847      	subs	r0, #71	; 0x47
 8005b3c:	e7f7      	b.n	8005b2e <__hexdig_fun+0xa>
 8005b3e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005b42:	2b05      	cmp	r3, #5
 8005b44:	d801      	bhi.n	8005b4a <__hexdig_fun+0x26>
 8005b46:	3827      	subs	r0, #39	; 0x27
 8005b48:	e7f1      	b.n	8005b2e <__hexdig_fun+0xa>
 8005b4a:	2000      	movs	r0, #0
 8005b4c:	4770      	bx	lr

08005b4e <__gethex>:
 8005b4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b52:	b08b      	sub	sp, #44	; 0x2c
 8005b54:	468a      	mov	sl, r1
 8005b56:	9002      	str	r0, [sp, #8]
 8005b58:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005b5a:	9306      	str	r3, [sp, #24]
 8005b5c:	4690      	mov	r8, r2
 8005b5e:	f000 fad0 	bl	8006102 <__localeconv_l>
 8005b62:	6803      	ldr	r3, [r0, #0]
 8005b64:	9303      	str	r3, [sp, #12]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7fa fb32 	bl	80001d0 <strlen>
 8005b6c:	9b03      	ldr	r3, [sp, #12]
 8005b6e:	9001      	str	r0, [sp, #4]
 8005b70:	4403      	add	r3, r0
 8005b72:	f04f 0b00 	mov.w	fp, #0
 8005b76:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005b7a:	9307      	str	r3, [sp, #28]
 8005b7c:	f8da 3000 	ldr.w	r3, [sl]
 8005b80:	3302      	adds	r3, #2
 8005b82:	461f      	mov	r7, r3
 8005b84:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005b88:	2830      	cmp	r0, #48	; 0x30
 8005b8a:	d06c      	beq.n	8005c66 <__gethex+0x118>
 8005b8c:	f7ff ffca 	bl	8005b24 <__hexdig_fun>
 8005b90:	4604      	mov	r4, r0
 8005b92:	2800      	cmp	r0, #0
 8005b94:	d16a      	bne.n	8005c6c <__gethex+0x11e>
 8005b96:	9a01      	ldr	r2, [sp, #4]
 8005b98:	9903      	ldr	r1, [sp, #12]
 8005b9a:	4638      	mov	r0, r7
 8005b9c:	f001 f8fe 	bl	8006d9c <strncmp>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	d166      	bne.n	8005c72 <__gethex+0x124>
 8005ba4:	9b01      	ldr	r3, [sp, #4]
 8005ba6:	5cf8      	ldrb	r0, [r7, r3]
 8005ba8:	18fe      	adds	r6, r7, r3
 8005baa:	f7ff ffbb 	bl	8005b24 <__hexdig_fun>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d062      	beq.n	8005c78 <__gethex+0x12a>
 8005bb2:	4633      	mov	r3, r6
 8005bb4:	7818      	ldrb	r0, [r3, #0]
 8005bb6:	2830      	cmp	r0, #48	; 0x30
 8005bb8:	461f      	mov	r7, r3
 8005bba:	f103 0301 	add.w	r3, r3, #1
 8005bbe:	d0f9      	beq.n	8005bb4 <__gethex+0x66>
 8005bc0:	f7ff ffb0 	bl	8005b24 <__hexdig_fun>
 8005bc4:	fab0 f580 	clz	r5, r0
 8005bc8:	096d      	lsrs	r5, r5, #5
 8005bca:	4634      	mov	r4, r6
 8005bcc:	f04f 0b01 	mov.w	fp, #1
 8005bd0:	463a      	mov	r2, r7
 8005bd2:	4616      	mov	r6, r2
 8005bd4:	3201      	adds	r2, #1
 8005bd6:	7830      	ldrb	r0, [r6, #0]
 8005bd8:	f7ff ffa4 	bl	8005b24 <__hexdig_fun>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d1f8      	bne.n	8005bd2 <__gethex+0x84>
 8005be0:	9a01      	ldr	r2, [sp, #4]
 8005be2:	9903      	ldr	r1, [sp, #12]
 8005be4:	4630      	mov	r0, r6
 8005be6:	f001 f8d9 	bl	8006d9c <strncmp>
 8005bea:	b950      	cbnz	r0, 8005c02 <__gethex+0xb4>
 8005bec:	b954      	cbnz	r4, 8005c04 <__gethex+0xb6>
 8005bee:	9b01      	ldr	r3, [sp, #4]
 8005bf0:	18f4      	adds	r4, r6, r3
 8005bf2:	4622      	mov	r2, r4
 8005bf4:	4616      	mov	r6, r2
 8005bf6:	3201      	adds	r2, #1
 8005bf8:	7830      	ldrb	r0, [r6, #0]
 8005bfa:	f7ff ff93 	bl	8005b24 <__hexdig_fun>
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	d1f8      	bne.n	8005bf4 <__gethex+0xa6>
 8005c02:	b10c      	cbz	r4, 8005c08 <__gethex+0xba>
 8005c04:	1ba4      	subs	r4, r4, r6
 8005c06:	00a4      	lsls	r4, r4, #2
 8005c08:	7833      	ldrb	r3, [r6, #0]
 8005c0a:	2b50      	cmp	r3, #80	; 0x50
 8005c0c:	d001      	beq.n	8005c12 <__gethex+0xc4>
 8005c0e:	2b70      	cmp	r3, #112	; 0x70
 8005c10:	d140      	bne.n	8005c94 <__gethex+0x146>
 8005c12:	7873      	ldrb	r3, [r6, #1]
 8005c14:	2b2b      	cmp	r3, #43	; 0x2b
 8005c16:	d031      	beq.n	8005c7c <__gethex+0x12e>
 8005c18:	2b2d      	cmp	r3, #45	; 0x2d
 8005c1a:	d033      	beq.n	8005c84 <__gethex+0x136>
 8005c1c:	1c71      	adds	r1, r6, #1
 8005c1e:	f04f 0900 	mov.w	r9, #0
 8005c22:	7808      	ldrb	r0, [r1, #0]
 8005c24:	f7ff ff7e 	bl	8005b24 <__hexdig_fun>
 8005c28:	1e43      	subs	r3, r0, #1
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b18      	cmp	r3, #24
 8005c2e:	d831      	bhi.n	8005c94 <__gethex+0x146>
 8005c30:	f1a0 0210 	sub.w	r2, r0, #16
 8005c34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8005c38:	f7ff ff74 	bl	8005b24 <__hexdig_fun>
 8005c3c:	1e43      	subs	r3, r0, #1
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b18      	cmp	r3, #24
 8005c42:	d922      	bls.n	8005c8a <__gethex+0x13c>
 8005c44:	f1b9 0f00 	cmp.w	r9, #0
 8005c48:	d000      	beq.n	8005c4c <__gethex+0xfe>
 8005c4a:	4252      	negs	r2, r2
 8005c4c:	4414      	add	r4, r2
 8005c4e:	f8ca 1000 	str.w	r1, [sl]
 8005c52:	b30d      	cbz	r5, 8005c98 <__gethex+0x14a>
 8005c54:	f1bb 0f00 	cmp.w	fp, #0
 8005c58:	bf0c      	ite	eq
 8005c5a:	2706      	moveq	r7, #6
 8005c5c:	2700      	movne	r7, #0
 8005c5e:	4638      	mov	r0, r7
 8005c60:	b00b      	add	sp, #44	; 0x2c
 8005c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c66:	f10b 0b01 	add.w	fp, fp, #1
 8005c6a:	e78a      	b.n	8005b82 <__gethex+0x34>
 8005c6c:	2500      	movs	r5, #0
 8005c6e:	462c      	mov	r4, r5
 8005c70:	e7ae      	b.n	8005bd0 <__gethex+0x82>
 8005c72:	463e      	mov	r6, r7
 8005c74:	2501      	movs	r5, #1
 8005c76:	e7c7      	b.n	8005c08 <__gethex+0xba>
 8005c78:	4604      	mov	r4, r0
 8005c7a:	e7fb      	b.n	8005c74 <__gethex+0x126>
 8005c7c:	f04f 0900 	mov.w	r9, #0
 8005c80:	1cb1      	adds	r1, r6, #2
 8005c82:	e7ce      	b.n	8005c22 <__gethex+0xd4>
 8005c84:	f04f 0901 	mov.w	r9, #1
 8005c88:	e7fa      	b.n	8005c80 <__gethex+0x132>
 8005c8a:	230a      	movs	r3, #10
 8005c8c:	fb03 0202 	mla	r2, r3, r2, r0
 8005c90:	3a10      	subs	r2, #16
 8005c92:	e7cf      	b.n	8005c34 <__gethex+0xe6>
 8005c94:	4631      	mov	r1, r6
 8005c96:	e7da      	b.n	8005c4e <__gethex+0x100>
 8005c98:	1bf3      	subs	r3, r6, r7
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	4629      	mov	r1, r5
 8005c9e:	2b07      	cmp	r3, #7
 8005ca0:	dc49      	bgt.n	8005d36 <__gethex+0x1e8>
 8005ca2:	9802      	ldr	r0, [sp, #8]
 8005ca4:	f000 fa63 	bl	800616e <_Balloc>
 8005ca8:	9b01      	ldr	r3, [sp, #4]
 8005caa:	f100 0914 	add.w	r9, r0, #20
 8005cae:	f04f 0b00 	mov.w	fp, #0
 8005cb2:	f1c3 0301 	rsb	r3, r3, #1
 8005cb6:	4605      	mov	r5, r0
 8005cb8:	f8cd 9010 	str.w	r9, [sp, #16]
 8005cbc:	46da      	mov	sl, fp
 8005cbe:	9308      	str	r3, [sp, #32]
 8005cc0:	42b7      	cmp	r7, r6
 8005cc2:	d33b      	bcc.n	8005d3c <__gethex+0x1ee>
 8005cc4:	9804      	ldr	r0, [sp, #16]
 8005cc6:	f840 ab04 	str.w	sl, [r0], #4
 8005cca:	eba0 0009 	sub.w	r0, r0, r9
 8005cce:	1080      	asrs	r0, r0, #2
 8005cd0:	6128      	str	r0, [r5, #16]
 8005cd2:	0147      	lsls	r7, r0, #5
 8005cd4:	4650      	mov	r0, sl
 8005cd6:	f000 fb0e 	bl	80062f6 <__hi0bits>
 8005cda:	f8d8 6000 	ldr.w	r6, [r8]
 8005cde:	1a3f      	subs	r7, r7, r0
 8005ce0:	42b7      	cmp	r7, r6
 8005ce2:	dd64      	ble.n	8005dae <__gethex+0x260>
 8005ce4:	1bbf      	subs	r7, r7, r6
 8005ce6:	4639      	mov	r1, r7
 8005ce8:	4628      	mov	r0, r5
 8005cea:	f000 fe1d 	bl	8006928 <__any_on>
 8005cee:	4682      	mov	sl, r0
 8005cf0:	b178      	cbz	r0, 8005d12 <__gethex+0x1c4>
 8005cf2:	1e7b      	subs	r3, r7, #1
 8005cf4:	1159      	asrs	r1, r3, #5
 8005cf6:	f003 021f 	and.w	r2, r3, #31
 8005cfa:	f04f 0a01 	mov.w	sl, #1
 8005cfe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8005d02:	fa0a f202 	lsl.w	r2, sl, r2
 8005d06:	420a      	tst	r2, r1
 8005d08:	d003      	beq.n	8005d12 <__gethex+0x1c4>
 8005d0a:	4553      	cmp	r3, sl
 8005d0c:	dc46      	bgt.n	8005d9c <__gethex+0x24e>
 8005d0e:	f04f 0a02 	mov.w	sl, #2
 8005d12:	4639      	mov	r1, r7
 8005d14:	4628      	mov	r0, r5
 8005d16:	f7ff fecb 	bl	8005ab0 <rshift>
 8005d1a:	443c      	add	r4, r7
 8005d1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005d20:	42a3      	cmp	r3, r4
 8005d22:	da52      	bge.n	8005dca <__gethex+0x27c>
 8005d24:	4629      	mov	r1, r5
 8005d26:	9802      	ldr	r0, [sp, #8]
 8005d28:	f000 fa55 	bl	80061d6 <_Bfree>
 8005d2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005d2e:	2300      	movs	r3, #0
 8005d30:	6013      	str	r3, [r2, #0]
 8005d32:	27a3      	movs	r7, #163	; 0xa3
 8005d34:	e793      	b.n	8005c5e <__gethex+0x110>
 8005d36:	3101      	adds	r1, #1
 8005d38:	105b      	asrs	r3, r3, #1
 8005d3a:	e7b0      	b.n	8005c9e <__gethex+0x150>
 8005d3c:	1e73      	subs	r3, r6, #1
 8005d3e:	9305      	str	r3, [sp, #20]
 8005d40:	9a07      	ldr	r2, [sp, #28]
 8005d42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d018      	beq.n	8005d7c <__gethex+0x22e>
 8005d4a:	f1bb 0f20 	cmp.w	fp, #32
 8005d4e:	d107      	bne.n	8005d60 <__gethex+0x212>
 8005d50:	9b04      	ldr	r3, [sp, #16]
 8005d52:	f8c3 a000 	str.w	sl, [r3]
 8005d56:	3304      	adds	r3, #4
 8005d58:	f04f 0a00 	mov.w	sl, #0
 8005d5c:	9304      	str	r3, [sp, #16]
 8005d5e:	46d3      	mov	fp, sl
 8005d60:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8005d64:	f7ff fede 	bl	8005b24 <__hexdig_fun>
 8005d68:	f000 000f 	and.w	r0, r0, #15
 8005d6c:	fa00 f00b 	lsl.w	r0, r0, fp
 8005d70:	ea4a 0a00 	orr.w	sl, sl, r0
 8005d74:	f10b 0b04 	add.w	fp, fp, #4
 8005d78:	9b05      	ldr	r3, [sp, #20]
 8005d7a:	e00d      	b.n	8005d98 <__gethex+0x24a>
 8005d7c:	9b05      	ldr	r3, [sp, #20]
 8005d7e:	9a08      	ldr	r2, [sp, #32]
 8005d80:	4413      	add	r3, r2
 8005d82:	42bb      	cmp	r3, r7
 8005d84:	d3e1      	bcc.n	8005d4a <__gethex+0x1fc>
 8005d86:	4618      	mov	r0, r3
 8005d88:	9a01      	ldr	r2, [sp, #4]
 8005d8a:	9903      	ldr	r1, [sp, #12]
 8005d8c:	9309      	str	r3, [sp, #36]	; 0x24
 8005d8e:	f001 f805 	bl	8006d9c <strncmp>
 8005d92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d94:	2800      	cmp	r0, #0
 8005d96:	d1d8      	bne.n	8005d4a <__gethex+0x1fc>
 8005d98:	461e      	mov	r6, r3
 8005d9a:	e791      	b.n	8005cc0 <__gethex+0x172>
 8005d9c:	1eb9      	subs	r1, r7, #2
 8005d9e:	4628      	mov	r0, r5
 8005da0:	f000 fdc2 	bl	8006928 <__any_on>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d0b2      	beq.n	8005d0e <__gethex+0x1c0>
 8005da8:	f04f 0a03 	mov.w	sl, #3
 8005dac:	e7b1      	b.n	8005d12 <__gethex+0x1c4>
 8005dae:	da09      	bge.n	8005dc4 <__gethex+0x276>
 8005db0:	1bf7      	subs	r7, r6, r7
 8005db2:	4629      	mov	r1, r5
 8005db4:	463a      	mov	r2, r7
 8005db6:	9802      	ldr	r0, [sp, #8]
 8005db8:	f000 fbd8 	bl	800656c <__lshift>
 8005dbc:	1be4      	subs	r4, r4, r7
 8005dbe:	4605      	mov	r5, r0
 8005dc0:	f100 0914 	add.w	r9, r0, #20
 8005dc4:	f04f 0a00 	mov.w	sl, #0
 8005dc8:	e7a8      	b.n	8005d1c <__gethex+0x1ce>
 8005dca:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8005dce:	42a0      	cmp	r0, r4
 8005dd0:	dd6a      	ble.n	8005ea8 <__gethex+0x35a>
 8005dd2:	1b04      	subs	r4, r0, r4
 8005dd4:	42a6      	cmp	r6, r4
 8005dd6:	dc2e      	bgt.n	8005e36 <__gethex+0x2e8>
 8005dd8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d022      	beq.n	8005e26 <__gethex+0x2d8>
 8005de0:	2b03      	cmp	r3, #3
 8005de2:	d024      	beq.n	8005e2e <__gethex+0x2e0>
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d115      	bne.n	8005e14 <__gethex+0x2c6>
 8005de8:	42a6      	cmp	r6, r4
 8005dea:	d113      	bne.n	8005e14 <__gethex+0x2c6>
 8005dec:	2e01      	cmp	r6, #1
 8005dee:	dc0b      	bgt.n	8005e08 <__gethex+0x2ba>
 8005df0:	9a06      	ldr	r2, [sp, #24]
 8005df2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005df6:	6013      	str	r3, [r2, #0]
 8005df8:	2301      	movs	r3, #1
 8005dfa:	612b      	str	r3, [r5, #16]
 8005dfc:	f8c9 3000 	str.w	r3, [r9]
 8005e00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005e02:	2762      	movs	r7, #98	; 0x62
 8005e04:	601d      	str	r5, [r3, #0]
 8005e06:	e72a      	b.n	8005c5e <__gethex+0x110>
 8005e08:	1e71      	subs	r1, r6, #1
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	f000 fd8c 	bl	8006928 <__any_on>
 8005e10:	2800      	cmp	r0, #0
 8005e12:	d1ed      	bne.n	8005df0 <__gethex+0x2a2>
 8005e14:	4629      	mov	r1, r5
 8005e16:	9802      	ldr	r0, [sp, #8]
 8005e18:	f000 f9dd 	bl	80061d6 <_Bfree>
 8005e1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005e1e:	2300      	movs	r3, #0
 8005e20:	6013      	str	r3, [r2, #0]
 8005e22:	2750      	movs	r7, #80	; 0x50
 8005e24:	e71b      	b.n	8005c5e <__gethex+0x110>
 8005e26:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0e1      	beq.n	8005df0 <__gethex+0x2a2>
 8005e2c:	e7f2      	b.n	8005e14 <__gethex+0x2c6>
 8005e2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1dd      	bne.n	8005df0 <__gethex+0x2a2>
 8005e34:	e7ee      	b.n	8005e14 <__gethex+0x2c6>
 8005e36:	1e67      	subs	r7, r4, #1
 8005e38:	f1ba 0f00 	cmp.w	sl, #0
 8005e3c:	d131      	bne.n	8005ea2 <__gethex+0x354>
 8005e3e:	b127      	cbz	r7, 8005e4a <__gethex+0x2fc>
 8005e40:	4639      	mov	r1, r7
 8005e42:	4628      	mov	r0, r5
 8005e44:	f000 fd70 	bl	8006928 <__any_on>
 8005e48:	4682      	mov	sl, r0
 8005e4a:	117a      	asrs	r2, r7, #5
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	f007 071f 	and.w	r7, r7, #31
 8005e52:	fa03 f707 	lsl.w	r7, r3, r7
 8005e56:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	421f      	tst	r7, r3
 8005e5e:	4628      	mov	r0, r5
 8005e60:	bf18      	it	ne
 8005e62:	f04a 0a02 	orrne.w	sl, sl, #2
 8005e66:	1b36      	subs	r6, r6, r4
 8005e68:	f7ff fe22 	bl	8005ab0 <rshift>
 8005e6c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8005e70:	2702      	movs	r7, #2
 8005e72:	f1ba 0f00 	cmp.w	sl, #0
 8005e76:	d048      	beq.n	8005f0a <__gethex+0x3bc>
 8005e78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d015      	beq.n	8005eac <__gethex+0x35e>
 8005e80:	2b03      	cmp	r3, #3
 8005e82:	d017      	beq.n	8005eb4 <__gethex+0x366>
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d109      	bne.n	8005e9c <__gethex+0x34e>
 8005e88:	f01a 0f02 	tst.w	sl, #2
 8005e8c:	d006      	beq.n	8005e9c <__gethex+0x34e>
 8005e8e:	f8d9 3000 	ldr.w	r3, [r9]
 8005e92:	ea4a 0a03 	orr.w	sl, sl, r3
 8005e96:	f01a 0f01 	tst.w	sl, #1
 8005e9a:	d10e      	bne.n	8005eba <__gethex+0x36c>
 8005e9c:	f047 0710 	orr.w	r7, r7, #16
 8005ea0:	e033      	b.n	8005f0a <__gethex+0x3bc>
 8005ea2:	f04f 0a01 	mov.w	sl, #1
 8005ea6:	e7d0      	b.n	8005e4a <__gethex+0x2fc>
 8005ea8:	2701      	movs	r7, #1
 8005eaa:	e7e2      	b.n	8005e72 <__gethex+0x324>
 8005eac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005eae:	f1c3 0301 	rsb	r3, r3, #1
 8005eb2:	9315      	str	r3, [sp, #84]	; 0x54
 8005eb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d0f0      	beq.n	8005e9c <__gethex+0x34e>
 8005eba:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8005ebe:	f105 0314 	add.w	r3, r5, #20
 8005ec2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8005ec6:	eb03 010a 	add.w	r1, r3, sl
 8005eca:	f04f 0c00 	mov.w	ip, #0
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ed4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005ed8:	d01c      	beq.n	8005f14 <__gethex+0x3c6>
 8005eda:	3201      	adds	r2, #1
 8005edc:	6002      	str	r2, [r0, #0]
 8005ede:	2f02      	cmp	r7, #2
 8005ee0:	f105 0314 	add.w	r3, r5, #20
 8005ee4:	d138      	bne.n	8005f58 <__gethex+0x40a>
 8005ee6:	f8d8 2000 	ldr.w	r2, [r8]
 8005eea:	3a01      	subs	r2, #1
 8005eec:	42b2      	cmp	r2, r6
 8005eee:	d10a      	bne.n	8005f06 <__gethex+0x3b8>
 8005ef0:	1171      	asrs	r1, r6, #5
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f006 061f 	and.w	r6, r6, #31
 8005ef8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005efc:	fa02 f606 	lsl.w	r6, r2, r6
 8005f00:	421e      	tst	r6, r3
 8005f02:	bf18      	it	ne
 8005f04:	4617      	movne	r7, r2
 8005f06:	f047 0720 	orr.w	r7, r7, #32
 8005f0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f0c:	601d      	str	r5, [r3, #0]
 8005f0e:	9b06      	ldr	r3, [sp, #24]
 8005f10:	601c      	str	r4, [r3, #0]
 8005f12:	e6a4      	b.n	8005c5e <__gethex+0x110>
 8005f14:	4299      	cmp	r1, r3
 8005f16:	f843 cc04 	str.w	ip, [r3, #-4]
 8005f1a:	d8d8      	bhi.n	8005ece <__gethex+0x380>
 8005f1c:	68ab      	ldr	r3, [r5, #8]
 8005f1e:	4599      	cmp	r9, r3
 8005f20:	db12      	blt.n	8005f48 <__gethex+0x3fa>
 8005f22:	6869      	ldr	r1, [r5, #4]
 8005f24:	9802      	ldr	r0, [sp, #8]
 8005f26:	3101      	adds	r1, #1
 8005f28:	f000 f921 	bl	800616e <_Balloc>
 8005f2c:	692a      	ldr	r2, [r5, #16]
 8005f2e:	3202      	adds	r2, #2
 8005f30:	f105 010c 	add.w	r1, r5, #12
 8005f34:	4683      	mov	fp, r0
 8005f36:	0092      	lsls	r2, r2, #2
 8005f38:	300c      	adds	r0, #12
 8005f3a:	f000 f90d 	bl	8006158 <memcpy>
 8005f3e:	4629      	mov	r1, r5
 8005f40:	9802      	ldr	r0, [sp, #8]
 8005f42:	f000 f948 	bl	80061d6 <_Bfree>
 8005f46:	465d      	mov	r5, fp
 8005f48:	692b      	ldr	r3, [r5, #16]
 8005f4a:	1c5a      	adds	r2, r3, #1
 8005f4c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005f50:	612a      	str	r2, [r5, #16]
 8005f52:	2201      	movs	r2, #1
 8005f54:	615a      	str	r2, [r3, #20]
 8005f56:	e7c2      	b.n	8005ede <__gethex+0x390>
 8005f58:	692a      	ldr	r2, [r5, #16]
 8005f5a:	454a      	cmp	r2, r9
 8005f5c:	dd0b      	ble.n	8005f76 <__gethex+0x428>
 8005f5e:	2101      	movs	r1, #1
 8005f60:	4628      	mov	r0, r5
 8005f62:	f7ff fda5 	bl	8005ab0 <rshift>
 8005f66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005f6a:	3401      	adds	r4, #1
 8005f6c:	42a3      	cmp	r3, r4
 8005f6e:	f6ff aed9 	blt.w	8005d24 <__gethex+0x1d6>
 8005f72:	2701      	movs	r7, #1
 8005f74:	e7c7      	b.n	8005f06 <__gethex+0x3b8>
 8005f76:	f016 061f 	ands.w	r6, r6, #31
 8005f7a:	d0fa      	beq.n	8005f72 <__gethex+0x424>
 8005f7c:	449a      	add	sl, r3
 8005f7e:	f1c6 0620 	rsb	r6, r6, #32
 8005f82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8005f86:	f000 f9b6 	bl	80062f6 <__hi0bits>
 8005f8a:	42b0      	cmp	r0, r6
 8005f8c:	dbe7      	blt.n	8005f5e <__gethex+0x410>
 8005f8e:	e7f0      	b.n	8005f72 <__gethex+0x424>

08005f90 <L_shift>:
 8005f90:	f1c2 0208 	rsb	r2, r2, #8
 8005f94:	0092      	lsls	r2, r2, #2
 8005f96:	b570      	push	{r4, r5, r6, lr}
 8005f98:	f1c2 0620 	rsb	r6, r2, #32
 8005f9c:	6843      	ldr	r3, [r0, #4]
 8005f9e:	6804      	ldr	r4, [r0, #0]
 8005fa0:	fa03 f506 	lsl.w	r5, r3, r6
 8005fa4:	432c      	orrs	r4, r5
 8005fa6:	40d3      	lsrs	r3, r2
 8005fa8:	6004      	str	r4, [r0, #0]
 8005faa:	f840 3f04 	str.w	r3, [r0, #4]!
 8005fae:	4288      	cmp	r0, r1
 8005fb0:	d3f4      	bcc.n	8005f9c <L_shift+0xc>
 8005fb2:	bd70      	pop	{r4, r5, r6, pc}

08005fb4 <__match>:
 8005fb4:	b530      	push	{r4, r5, lr}
 8005fb6:	6803      	ldr	r3, [r0, #0]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fbe:	b914      	cbnz	r4, 8005fc6 <__match+0x12>
 8005fc0:	6003      	str	r3, [r0, #0]
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	bd30      	pop	{r4, r5, pc}
 8005fc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8005fce:	2d19      	cmp	r5, #25
 8005fd0:	bf98      	it	ls
 8005fd2:	3220      	addls	r2, #32
 8005fd4:	42a2      	cmp	r2, r4
 8005fd6:	d0f0      	beq.n	8005fba <__match+0x6>
 8005fd8:	2000      	movs	r0, #0
 8005fda:	e7f3      	b.n	8005fc4 <__match+0x10>

08005fdc <__hexnan>:
 8005fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fe0:	680b      	ldr	r3, [r1, #0]
 8005fe2:	6801      	ldr	r1, [r0, #0]
 8005fe4:	115f      	asrs	r7, r3, #5
 8005fe6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8005fea:	f013 031f 	ands.w	r3, r3, #31
 8005fee:	b087      	sub	sp, #28
 8005ff0:	bf18      	it	ne
 8005ff2:	3704      	addne	r7, #4
 8005ff4:	2500      	movs	r5, #0
 8005ff6:	1f3e      	subs	r6, r7, #4
 8005ff8:	4682      	mov	sl, r0
 8005ffa:	4690      	mov	r8, r2
 8005ffc:	9301      	str	r3, [sp, #4]
 8005ffe:	f847 5c04 	str.w	r5, [r7, #-4]
 8006002:	46b1      	mov	r9, r6
 8006004:	4634      	mov	r4, r6
 8006006:	9502      	str	r5, [sp, #8]
 8006008:	46ab      	mov	fp, r5
 800600a:	784a      	ldrb	r2, [r1, #1]
 800600c:	1c4b      	adds	r3, r1, #1
 800600e:	9303      	str	r3, [sp, #12]
 8006010:	b342      	cbz	r2, 8006064 <__hexnan+0x88>
 8006012:	4610      	mov	r0, r2
 8006014:	9105      	str	r1, [sp, #20]
 8006016:	9204      	str	r2, [sp, #16]
 8006018:	f7ff fd84 	bl	8005b24 <__hexdig_fun>
 800601c:	2800      	cmp	r0, #0
 800601e:	d143      	bne.n	80060a8 <__hexnan+0xcc>
 8006020:	9a04      	ldr	r2, [sp, #16]
 8006022:	9905      	ldr	r1, [sp, #20]
 8006024:	2a20      	cmp	r2, #32
 8006026:	d818      	bhi.n	800605a <__hexnan+0x7e>
 8006028:	9b02      	ldr	r3, [sp, #8]
 800602a:	459b      	cmp	fp, r3
 800602c:	dd13      	ble.n	8006056 <__hexnan+0x7a>
 800602e:	454c      	cmp	r4, r9
 8006030:	d206      	bcs.n	8006040 <__hexnan+0x64>
 8006032:	2d07      	cmp	r5, #7
 8006034:	dc04      	bgt.n	8006040 <__hexnan+0x64>
 8006036:	462a      	mov	r2, r5
 8006038:	4649      	mov	r1, r9
 800603a:	4620      	mov	r0, r4
 800603c:	f7ff ffa8 	bl	8005f90 <L_shift>
 8006040:	4544      	cmp	r4, r8
 8006042:	d944      	bls.n	80060ce <__hexnan+0xf2>
 8006044:	2300      	movs	r3, #0
 8006046:	f1a4 0904 	sub.w	r9, r4, #4
 800604a:	f844 3c04 	str.w	r3, [r4, #-4]
 800604e:	f8cd b008 	str.w	fp, [sp, #8]
 8006052:	464c      	mov	r4, r9
 8006054:	461d      	mov	r5, r3
 8006056:	9903      	ldr	r1, [sp, #12]
 8006058:	e7d7      	b.n	800600a <__hexnan+0x2e>
 800605a:	2a29      	cmp	r2, #41	; 0x29
 800605c:	d14a      	bne.n	80060f4 <__hexnan+0x118>
 800605e:	3102      	adds	r1, #2
 8006060:	f8ca 1000 	str.w	r1, [sl]
 8006064:	f1bb 0f00 	cmp.w	fp, #0
 8006068:	d044      	beq.n	80060f4 <__hexnan+0x118>
 800606a:	454c      	cmp	r4, r9
 800606c:	d206      	bcs.n	800607c <__hexnan+0xa0>
 800606e:	2d07      	cmp	r5, #7
 8006070:	dc04      	bgt.n	800607c <__hexnan+0xa0>
 8006072:	462a      	mov	r2, r5
 8006074:	4649      	mov	r1, r9
 8006076:	4620      	mov	r0, r4
 8006078:	f7ff ff8a 	bl	8005f90 <L_shift>
 800607c:	4544      	cmp	r4, r8
 800607e:	d928      	bls.n	80060d2 <__hexnan+0xf6>
 8006080:	4643      	mov	r3, r8
 8006082:	f854 2b04 	ldr.w	r2, [r4], #4
 8006086:	f843 2b04 	str.w	r2, [r3], #4
 800608a:	42a6      	cmp	r6, r4
 800608c:	d2f9      	bcs.n	8006082 <__hexnan+0xa6>
 800608e:	2200      	movs	r2, #0
 8006090:	f843 2b04 	str.w	r2, [r3], #4
 8006094:	429e      	cmp	r6, r3
 8006096:	d2fb      	bcs.n	8006090 <__hexnan+0xb4>
 8006098:	6833      	ldr	r3, [r6, #0]
 800609a:	b91b      	cbnz	r3, 80060a4 <__hexnan+0xc8>
 800609c:	4546      	cmp	r6, r8
 800609e:	d127      	bne.n	80060f0 <__hexnan+0x114>
 80060a0:	2301      	movs	r3, #1
 80060a2:	6033      	str	r3, [r6, #0]
 80060a4:	2005      	movs	r0, #5
 80060a6:	e026      	b.n	80060f6 <__hexnan+0x11a>
 80060a8:	3501      	adds	r5, #1
 80060aa:	2d08      	cmp	r5, #8
 80060ac:	f10b 0b01 	add.w	fp, fp, #1
 80060b0:	dd06      	ble.n	80060c0 <__hexnan+0xe4>
 80060b2:	4544      	cmp	r4, r8
 80060b4:	d9cf      	bls.n	8006056 <__hexnan+0x7a>
 80060b6:	2300      	movs	r3, #0
 80060b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80060bc:	2501      	movs	r5, #1
 80060be:	3c04      	subs	r4, #4
 80060c0:	6822      	ldr	r2, [r4, #0]
 80060c2:	f000 000f 	and.w	r0, r0, #15
 80060c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80060ca:	6020      	str	r0, [r4, #0]
 80060cc:	e7c3      	b.n	8006056 <__hexnan+0x7a>
 80060ce:	2508      	movs	r5, #8
 80060d0:	e7c1      	b.n	8006056 <__hexnan+0x7a>
 80060d2:	9b01      	ldr	r3, [sp, #4]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0df      	beq.n	8006098 <__hexnan+0xbc>
 80060d8:	f04f 32ff 	mov.w	r2, #4294967295
 80060dc:	f1c3 0320 	rsb	r3, r3, #32
 80060e0:	fa22 f303 	lsr.w	r3, r2, r3
 80060e4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80060e8:	401a      	ands	r2, r3
 80060ea:	f847 2c04 	str.w	r2, [r7, #-4]
 80060ee:	e7d3      	b.n	8006098 <__hexnan+0xbc>
 80060f0:	3e04      	subs	r6, #4
 80060f2:	e7d1      	b.n	8006098 <__hexnan+0xbc>
 80060f4:	2004      	movs	r0, #4
 80060f6:	b007      	add	sp, #28
 80060f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080060fc <__locale_ctype_ptr_l>:
 80060fc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006100:	4770      	bx	lr

08006102 <__localeconv_l>:
 8006102:	30f0      	adds	r0, #240	; 0xf0
 8006104:	4770      	bx	lr
	...

08006108 <_localeconv_r>:
 8006108:	4b04      	ldr	r3, [pc, #16]	; (800611c <_localeconv_r+0x14>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6a18      	ldr	r0, [r3, #32]
 800610e:	4b04      	ldr	r3, [pc, #16]	; (8006120 <_localeconv_r+0x18>)
 8006110:	2800      	cmp	r0, #0
 8006112:	bf08      	it	eq
 8006114:	4618      	moveq	r0, r3
 8006116:	30f0      	adds	r0, #240	; 0xf0
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	2000000c 	.word	0x2000000c
 8006120:	20000070 	.word	0x20000070

08006124 <malloc>:
 8006124:	4b02      	ldr	r3, [pc, #8]	; (8006130 <malloc+0xc>)
 8006126:	4601      	mov	r1, r0
 8006128:	6818      	ldr	r0, [r3, #0]
 800612a:	f000 bc7b 	b.w	8006a24 <_malloc_r>
 800612e:	bf00      	nop
 8006130:	2000000c 	.word	0x2000000c

08006134 <__ascii_mbtowc>:
 8006134:	b082      	sub	sp, #8
 8006136:	b901      	cbnz	r1, 800613a <__ascii_mbtowc+0x6>
 8006138:	a901      	add	r1, sp, #4
 800613a:	b142      	cbz	r2, 800614e <__ascii_mbtowc+0x1a>
 800613c:	b14b      	cbz	r3, 8006152 <__ascii_mbtowc+0x1e>
 800613e:	7813      	ldrb	r3, [r2, #0]
 8006140:	600b      	str	r3, [r1, #0]
 8006142:	7812      	ldrb	r2, [r2, #0]
 8006144:	1c10      	adds	r0, r2, #0
 8006146:	bf18      	it	ne
 8006148:	2001      	movne	r0, #1
 800614a:	b002      	add	sp, #8
 800614c:	4770      	bx	lr
 800614e:	4610      	mov	r0, r2
 8006150:	e7fb      	b.n	800614a <__ascii_mbtowc+0x16>
 8006152:	f06f 0001 	mvn.w	r0, #1
 8006156:	e7f8      	b.n	800614a <__ascii_mbtowc+0x16>

08006158 <memcpy>:
 8006158:	b510      	push	{r4, lr}
 800615a:	1e43      	subs	r3, r0, #1
 800615c:	440a      	add	r2, r1
 800615e:	4291      	cmp	r1, r2
 8006160:	d100      	bne.n	8006164 <memcpy+0xc>
 8006162:	bd10      	pop	{r4, pc}
 8006164:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006168:	f803 4f01 	strb.w	r4, [r3, #1]!
 800616c:	e7f7      	b.n	800615e <memcpy+0x6>

0800616e <_Balloc>:
 800616e:	b570      	push	{r4, r5, r6, lr}
 8006170:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006172:	4604      	mov	r4, r0
 8006174:	460e      	mov	r6, r1
 8006176:	b93d      	cbnz	r5, 8006188 <_Balloc+0x1a>
 8006178:	2010      	movs	r0, #16
 800617a:	f7ff ffd3 	bl	8006124 <malloc>
 800617e:	6260      	str	r0, [r4, #36]	; 0x24
 8006180:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006184:	6005      	str	r5, [r0, #0]
 8006186:	60c5      	str	r5, [r0, #12]
 8006188:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800618a:	68eb      	ldr	r3, [r5, #12]
 800618c:	b183      	cbz	r3, 80061b0 <_Balloc+0x42>
 800618e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006196:	b9b8      	cbnz	r0, 80061c8 <_Balloc+0x5a>
 8006198:	2101      	movs	r1, #1
 800619a:	fa01 f506 	lsl.w	r5, r1, r6
 800619e:	1d6a      	adds	r2, r5, #5
 80061a0:	0092      	lsls	r2, r2, #2
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fbe1 	bl	800696a <_calloc_r>
 80061a8:	b160      	cbz	r0, 80061c4 <_Balloc+0x56>
 80061aa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80061ae:	e00e      	b.n	80061ce <_Balloc+0x60>
 80061b0:	2221      	movs	r2, #33	; 0x21
 80061b2:	2104      	movs	r1, #4
 80061b4:	4620      	mov	r0, r4
 80061b6:	f000 fbd8 	bl	800696a <_calloc_r>
 80061ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061bc:	60e8      	str	r0, [r5, #12]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1e4      	bne.n	800618e <_Balloc+0x20>
 80061c4:	2000      	movs	r0, #0
 80061c6:	bd70      	pop	{r4, r5, r6, pc}
 80061c8:	6802      	ldr	r2, [r0, #0]
 80061ca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80061ce:	2300      	movs	r3, #0
 80061d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061d4:	e7f7      	b.n	80061c6 <_Balloc+0x58>

080061d6 <_Bfree>:
 80061d6:	b570      	push	{r4, r5, r6, lr}
 80061d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80061da:	4606      	mov	r6, r0
 80061dc:	460d      	mov	r5, r1
 80061de:	b93c      	cbnz	r4, 80061f0 <_Bfree+0x1a>
 80061e0:	2010      	movs	r0, #16
 80061e2:	f7ff ff9f 	bl	8006124 <malloc>
 80061e6:	6270      	str	r0, [r6, #36]	; 0x24
 80061e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061ec:	6004      	str	r4, [r0, #0]
 80061ee:	60c4      	str	r4, [r0, #12]
 80061f0:	b13d      	cbz	r5, 8006202 <_Bfree+0x2c>
 80061f2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80061f4:	686a      	ldr	r2, [r5, #4]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061fc:	6029      	str	r1, [r5, #0]
 80061fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006202:	bd70      	pop	{r4, r5, r6, pc}

08006204 <__multadd>:
 8006204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006208:	690d      	ldr	r5, [r1, #16]
 800620a:	461f      	mov	r7, r3
 800620c:	4606      	mov	r6, r0
 800620e:	460c      	mov	r4, r1
 8006210:	f101 0c14 	add.w	ip, r1, #20
 8006214:	2300      	movs	r3, #0
 8006216:	f8dc 0000 	ldr.w	r0, [ip]
 800621a:	b281      	uxth	r1, r0
 800621c:	fb02 7101 	mla	r1, r2, r1, r7
 8006220:	0c0f      	lsrs	r7, r1, #16
 8006222:	0c00      	lsrs	r0, r0, #16
 8006224:	fb02 7000 	mla	r0, r2, r0, r7
 8006228:	b289      	uxth	r1, r1
 800622a:	3301      	adds	r3, #1
 800622c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006230:	429d      	cmp	r5, r3
 8006232:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006236:	f84c 1b04 	str.w	r1, [ip], #4
 800623a:	dcec      	bgt.n	8006216 <__multadd+0x12>
 800623c:	b1d7      	cbz	r7, 8006274 <__multadd+0x70>
 800623e:	68a3      	ldr	r3, [r4, #8]
 8006240:	42ab      	cmp	r3, r5
 8006242:	dc12      	bgt.n	800626a <__multadd+0x66>
 8006244:	6861      	ldr	r1, [r4, #4]
 8006246:	4630      	mov	r0, r6
 8006248:	3101      	adds	r1, #1
 800624a:	f7ff ff90 	bl	800616e <_Balloc>
 800624e:	6922      	ldr	r2, [r4, #16]
 8006250:	3202      	adds	r2, #2
 8006252:	f104 010c 	add.w	r1, r4, #12
 8006256:	4680      	mov	r8, r0
 8006258:	0092      	lsls	r2, r2, #2
 800625a:	300c      	adds	r0, #12
 800625c:	f7ff ff7c 	bl	8006158 <memcpy>
 8006260:	4621      	mov	r1, r4
 8006262:	4630      	mov	r0, r6
 8006264:	f7ff ffb7 	bl	80061d6 <_Bfree>
 8006268:	4644      	mov	r4, r8
 800626a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800626e:	3501      	adds	r5, #1
 8006270:	615f      	str	r7, [r3, #20]
 8006272:	6125      	str	r5, [r4, #16]
 8006274:	4620      	mov	r0, r4
 8006276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800627a <__s2b>:
 800627a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800627e:	460c      	mov	r4, r1
 8006280:	4615      	mov	r5, r2
 8006282:	461f      	mov	r7, r3
 8006284:	2209      	movs	r2, #9
 8006286:	3308      	adds	r3, #8
 8006288:	4606      	mov	r6, r0
 800628a:	fb93 f3f2 	sdiv	r3, r3, r2
 800628e:	2100      	movs	r1, #0
 8006290:	2201      	movs	r2, #1
 8006292:	429a      	cmp	r2, r3
 8006294:	db20      	blt.n	80062d8 <__s2b+0x5e>
 8006296:	4630      	mov	r0, r6
 8006298:	f7ff ff69 	bl	800616e <_Balloc>
 800629c:	9b08      	ldr	r3, [sp, #32]
 800629e:	6143      	str	r3, [r0, #20]
 80062a0:	2d09      	cmp	r5, #9
 80062a2:	f04f 0301 	mov.w	r3, #1
 80062a6:	6103      	str	r3, [r0, #16]
 80062a8:	dd19      	ble.n	80062de <__s2b+0x64>
 80062aa:	f104 0809 	add.w	r8, r4, #9
 80062ae:	46c1      	mov	r9, r8
 80062b0:	442c      	add	r4, r5
 80062b2:	f819 3b01 	ldrb.w	r3, [r9], #1
 80062b6:	4601      	mov	r1, r0
 80062b8:	3b30      	subs	r3, #48	; 0x30
 80062ba:	220a      	movs	r2, #10
 80062bc:	4630      	mov	r0, r6
 80062be:	f7ff ffa1 	bl	8006204 <__multadd>
 80062c2:	45a1      	cmp	r9, r4
 80062c4:	d1f5      	bne.n	80062b2 <__s2b+0x38>
 80062c6:	eb08 0405 	add.w	r4, r8, r5
 80062ca:	3c08      	subs	r4, #8
 80062cc:	1b2d      	subs	r5, r5, r4
 80062ce:	1963      	adds	r3, r4, r5
 80062d0:	42bb      	cmp	r3, r7
 80062d2:	db07      	blt.n	80062e4 <__s2b+0x6a>
 80062d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062d8:	0052      	lsls	r2, r2, #1
 80062da:	3101      	adds	r1, #1
 80062dc:	e7d9      	b.n	8006292 <__s2b+0x18>
 80062de:	340a      	adds	r4, #10
 80062e0:	2509      	movs	r5, #9
 80062e2:	e7f3      	b.n	80062cc <__s2b+0x52>
 80062e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80062e8:	4601      	mov	r1, r0
 80062ea:	3b30      	subs	r3, #48	; 0x30
 80062ec:	220a      	movs	r2, #10
 80062ee:	4630      	mov	r0, r6
 80062f0:	f7ff ff88 	bl	8006204 <__multadd>
 80062f4:	e7eb      	b.n	80062ce <__s2b+0x54>

080062f6 <__hi0bits>:
 80062f6:	0c02      	lsrs	r2, r0, #16
 80062f8:	0412      	lsls	r2, r2, #16
 80062fa:	4603      	mov	r3, r0
 80062fc:	b9b2      	cbnz	r2, 800632c <__hi0bits+0x36>
 80062fe:	0403      	lsls	r3, r0, #16
 8006300:	2010      	movs	r0, #16
 8006302:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006306:	bf04      	itt	eq
 8006308:	021b      	lsleq	r3, r3, #8
 800630a:	3008      	addeq	r0, #8
 800630c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006310:	bf04      	itt	eq
 8006312:	011b      	lsleq	r3, r3, #4
 8006314:	3004      	addeq	r0, #4
 8006316:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800631a:	bf04      	itt	eq
 800631c:	009b      	lsleq	r3, r3, #2
 800631e:	3002      	addeq	r0, #2
 8006320:	2b00      	cmp	r3, #0
 8006322:	db06      	blt.n	8006332 <__hi0bits+0x3c>
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	d503      	bpl.n	8006330 <__hi0bits+0x3a>
 8006328:	3001      	adds	r0, #1
 800632a:	4770      	bx	lr
 800632c:	2000      	movs	r0, #0
 800632e:	e7e8      	b.n	8006302 <__hi0bits+0xc>
 8006330:	2020      	movs	r0, #32
 8006332:	4770      	bx	lr

08006334 <__lo0bits>:
 8006334:	6803      	ldr	r3, [r0, #0]
 8006336:	f013 0207 	ands.w	r2, r3, #7
 800633a:	4601      	mov	r1, r0
 800633c:	d00b      	beq.n	8006356 <__lo0bits+0x22>
 800633e:	07da      	lsls	r2, r3, #31
 8006340:	d423      	bmi.n	800638a <__lo0bits+0x56>
 8006342:	0798      	lsls	r0, r3, #30
 8006344:	bf49      	itett	mi
 8006346:	085b      	lsrmi	r3, r3, #1
 8006348:	089b      	lsrpl	r3, r3, #2
 800634a:	2001      	movmi	r0, #1
 800634c:	600b      	strmi	r3, [r1, #0]
 800634e:	bf5c      	itt	pl
 8006350:	600b      	strpl	r3, [r1, #0]
 8006352:	2002      	movpl	r0, #2
 8006354:	4770      	bx	lr
 8006356:	b298      	uxth	r0, r3
 8006358:	b9a8      	cbnz	r0, 8006386 <__lo0bits+0x52>
 800635a:	0c1b      	lsrs	r3, r3, #16
 800635c:	2010      	movs	r0, #16
 800635e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006362:	bf04      	itt	eq
 8006364:	0a1b      	lsreq	r3, r3, #8
 8006366:	3008      	addeq	r0, #8
 8006368:	071a      	lsls	r2, r3, #28
 800636a:	bf04      	itt	eq
 800636c:	091b      	lsreq	r3, r3, #4
 800636e:	3004      	addeq	r0, #4
 8006370:	079a      	lsls	r2, r3, #30
 8006372:	bf04      	itt	eq
 8006374:	089b      	lsreq	r3, r3, #2
 8006376:	3002      	addeq	r0, #2
 8006378:	07da      	lsls	r2, r3, #31
 800637a:	d402      	bmi.n	8006382 <__lo0bits+0x4e>
 800637c:	085b      	lsrs	r3, r3, #1
 800637e:	d006      	beq.n	800638e <__lo0bits+0x5a>
 8006380:	3001      	adds	r0, #1
 8006382:	600b      	str	r3, [r1, #0]
 8006384:	4770      	bx	lr
 8006386:	4610      	mov	r0, r2
 8006388:	e7e9      	b.n	800635e <__lo0bits+0x2a>
 800638a:	2000      	movs	r0, #0
 800638c:	4770      	bx	lr
 800638e:	2020      	movs	r0, #32
 8006390:	4770      	bx	lr

08006392 <__i2b>:
 8006392:	b510      	push	{r4, lr}
 8006394:	460c      	mov	r4, r1
 8006396:	2101      	movs	r1, #1
 8006398:	f7ff fee9 	bl	800616e <_Balloc>
 800639c:	2201      	movs	r2, #1
 800639e:	6144      	str	r4, [r0, #20]
 80063a0:	6102      	str	r2, [r0, #16]
 80063a2:	bd10      	pop	{r4, pc}

080063a4 <__multiply>:
 80063a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063a8:	4614      	mov	r4, r2
 80063aa:	690a      	ldr	r2, [r1, #16]
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	bfb8      	it	lt
 80063b2:	460b      	movlt	r3, r1
 80063b4:	4688      	mov	r8, r1
 80063b6:	bfbc      	itt	lt
 80063b8:	46a0      	movlt	r8, r4
 80063ba:	461c      	movlt	r4, r3
 80063bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80063c0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80063c4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80063c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80063cc:	eb07 0609 	add.w	r6, r7, r9
 80063d0:	42b3      	cmp	r3, r6
 80063d2:	bfb8      	it	lt
 80063d4:	3101      	addlt	r1, #1
 80063d6:	f7ff feca 	bl	800616e <_Balloc>
 80063da:	f100 0514 	add.w	r5, r0, #20
 80063de:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80063e2:	462b      	mov	r3, r5
 80063e4:	2200      	movs	r2, #0
 80063e6:	4573      	cmp	r3, lr
 80063e8:	d316      	bcc.n	8006418 <__multiply+0x74>
 80063ea:	f104 0214 	add.w	r2, r4, #20
 80063ee:	f108 0114 	add.w	r1, r8, #20
 80063f2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80063f6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	9b00      	ldr	r3, [sp, #0]
 80063fe:	9201      	str	r2, [sp, #4]
 8006400:	4293      	cmp	r3, r2
 8006402:	d80c      	bhi.n	800641e <__multiply+0x7a>
 8006404:	2e00      	cmp	r6, #0
 8006406:	dd03      	ble.n	8006410 <__multiply+0x6c>
 8006408:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800640c:	2b00      	cmp	r3, #0
 800640e:	d05d      	beq.n	80064cc <__multiply+0x128>
 8006410:	6106      	str	r6, [r0, #16]
 8006412:	b003      	add	sp, #12
 8006414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006418:	f843 2b04 	str.w	r2, [r3], #4
 800641c:	e7e3      	b.n	80063e6 <__multiply+0x42>
 800641e:	f8b2 b000 	ldrh.w	fp, [r2]
 8006422:	f1bb 0f00 	cmp.w	fp, #0
 8006426:	d023      	beq.n	8006470 <__multiply+0xcc>
 8006428:	4689      	mov	r9, r1
 800642a:	46ac      	mov	ip, r5
 800642c:	f04f 0800 	mov.w	r8, #0
 8006430:	f859 4b04 	ldr.w	r4, [r9], #4
 8006434:	f8dc a000 	ldr.w	sl, [ip]
 8006438:	b2a3      	uxth	r3, r4
 800643a:	fa1f fa8a 	uxth.w	sl, sl
 800643e:	fb0b a303 	mla	r3, fp, r3, sl
 8006442:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006446:	f8dc 4000 	ldr.w	r4, [ip]
 800644a:	4443      	add	r3, r8
 800644c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006450:	fb0b 840a 	mla	r4, fp, sl, r8
 8006454:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006458:	46e2      	mov	sl, ip
 800645a:	b29b      	uxth	r3, r3
 800645c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006460:	454f      	cmp	r7, r9
 8006462:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006466:	f84a 3b04 	str.w	r3, [sl], #4
 800646a:	d82b      	bhi.n	80064c4 <__multiply+0x120>
 800646c:	f8cc 8004 	str.w	r8, [ip, #4]
 8006470:	9b01      	ldr	r3, [sp, #4]
 8006472:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006476:	3204      	adds	r2, #4
 8006478:	f1ba 0f00 	cmp.w	sl, #0
 800647c:	d020      	beq.n	80064c0 <__multiply+0x11c>
 800647e:	682b      	ldr	r3, [r5, #0]
 8006480:	4689      	mov	r9, r1
 8006482:	46a8      	mov	r8, r5
 8006484:	f04f 0b00 	mov.w	fp, #0
 8006488:	f8b9 c000 	ldrh.w	ip, [r9]
 800648c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006490:	fb0a 440c 	mla	r4, sl, ip, r4
 8006494:	445c      	add	r4, fp
 8006496:	46c4      	mov	ip, r8
 8006498:	b29b      	uxth	r3, r3
 800649a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800649e:	f84c 3b04 	str.w	r3, [ip], #4
 80064a2:	f859 3b04 	ldr.w	r3, [r9], #4
 80064a6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80064aa:	0c1b      	lsrs	r3, r3, #16
 80064ac:	fb0a b303 	mla	r3, sl, r3, fp
 80064b0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80064b4:	454f      	cmp	r7, r9
 80064b6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80064ba:	d805      	bhi.n	80064c8 <__multiply+0x124>
 80064bc:	f8c8 3004 	str.w	r3, [r8, #4]
 80064c0:	3504      	adds	r5, #4
 80064c2:	e79b      	b.n	80063fc <__multiply+0x58>
 80064c4:	46d4      	mov	ip, sl
 80064c6:	e7b3      	b.n	8006430 <__multiply+0x8c>
 80064c8:	46e0      	mov	r8, ip
 80064ca:	e7dd      	b.n	8006488 <__multiply+0xe4>
 80064cc:	3e01      	subs	r6, #1
 80064ce:	e799      	b.n	8006404 <__multiply+0x60>

080064d0 <__pow5mult>:
 80064d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064d4:	4615      	mov	r5, r2
 80064d6:	f012 0203 	ands.w	r2, r2, #3
 80064da:	4606      	mov	r6, r0
 80064dc:	460f      	mov	r7, r1
 80064de:	d007      	beq.n	80064f0 <__pow5mult+0x20>
 80064e0:	3a01      	subs	r2, #1
 80064e2:	4c21      	ldr	r4, [pc, #132]	; (8006568 <__pow5mult+0x98>)
 80064e4:	2300      	movs	r3, #0
 80064e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064ea:	f7ff fe8b 	bl	8006204 <__multadd>
 80064ee:	4607      	mov	r7, r0
 80064f0:	10ad      	asrs	r5, r5, #2
 80064f2:	d035      	beq.n	8006560 <__pow5mult+0x90>
 80064f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80064f6:	b93c      	cbnz	r4, 8006508 <__pow5mult+0x38>
 80064f8:	2010      	movs	r0, #16
 80064fa:	f7ff fe13 	bl	8006124 <malloc>
 80064fe:	6270      	str	r0, [r6, #36]	; 0x24
 8006500:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006504:	6004      	str	r4, [r0, #0]
 8006506:	60c4      	str	r4, [r0, #12]
 8006508:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800650c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006510:	b94c      	cbnz	r4, 8006526 <__pow5mult+0x56>
 8006512:	f240 2171 	movw	r1, #625	; 0x271
 8006516:	4630      	mov	r0, r6
 8006518:	f7ff ff3b 	bl	8006392 <__i2b>
 800651c:	2300      	movs	r3, #0
 800651e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006522:	4604      	mov	r4, r0
 8006524:	6003      	str	r3, [r0, #0]
 8006526:	f04f 0800 	mov.w	r8, #0
 800652a:	07eb      	lsls	r3, r5, #31
 800652c:	d50a      	bpl.n	8006544 <__pow5mult+0x74>
 800652e:	4639      	mov	r1, r7
 8006530:	4622      	mov	r2, r4
 8006532:	4630      	mov	r0, r6
 8006534:	f7ff ff36 	bl	80063a4 <__multiply>
 8006538:	4639      	mov	r1, r7
 800653a:	4681      	mov	r9, r0
 800653c:	4630      	mov	r0, r6
 800653e:	f7ff fe4a 	bl	80061d6 <_Bfree>
 8006542:	464f      	mov	r7, r9
 8006544:	106d      	asrs	r5, r5, #1
 8006546:	d00b      	beq.n	8006560 <__pow5mult+0x90>
 8006548:	6820      	ldr	r0, [r4, #0]
 800654a:	b938      	cbnz	r0, 800655c <__pow5mult+0x8c>
 800654c:	4622      	mov	r2, r4
 800654e:	4621      	mov	r1, r4
 8006550:	4630      	mov	r0, r6
 8006552:	f7ff ff27 	bl	80063a4 <__multiply>
 8006556:	6020      	str	r0, [r4, #0]
 8006558:	f8c0 8000 	str.w	r8, [r0]
 800655c:	4604      	mov	r4, r0
 800655e:	e7e4      	b.n	800652a <__pow5mult+0x5a>
 8006560:	4638      	mov	r0, r7
 8006562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006566:	bf00      	nop
 8006568:	08007048 	.word	0x08007048

0800656c <__lshift>:
 800656c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006570:	460c      	mov	r4, r1
 8006572:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006576:	6923      	ldr	r3, [r4, #16]
 8006578:	6849      	ldr	r1, [r1, #4]
 800657a:	eb0a 0903 	add.w	r9, sl, r3
 800657e:	68a3      	ldr	r3, [r4, #8]
 8006580:	4607      	mov	r7, r0
 8006582:	4616      	mov	r6, r2
 8006584:	f109 0501 	add.w	r5, r9, #1
 8006588:	42ab      	cmp	r3, r5
 800658a:	db32      	blt.n	80065f2 <__lshift+0x86>
 800658c:	4638      	mov	r0, r7
 800658e:	f7ff fdee 	bl	800616e <_Balloc>
 8006592:	2300      	movs	r3, #0
 8006594:	4680      	mov	r8, r0
 8006596:	f100 0114 	add.w	r1, r0, #20
 800659a:	461a      	mov	r2, r3
 800659c:	4553      	cmp	r3, sl
 800659e:	db2b      	blt.n	80065f8 <__lshift+0x8c>
 80065a0:	6920      	ldr	r0, [r4, #16]
 80065a2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065a6:	f104 0314 	add.w	r3, r4, #20
 80065aa:	f016 021f 	ands.w	r2, r6, #31
 80065ae:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065b2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065b6:	d025      	beq.n	8006604 <__lshift+0x98>
 80065b8:	f1c2 0e20 	rsb	lr, r2, #32
 80065bc:	2000      	movs	r0, #0
 80065be:	681e      	ldr	r6, [r3, #0]
 80065c0:	468a      	mov	sl, r1
 80065c2:	4096      	lsls	r6, r2
 80065c4:	4330      	orrs	r0, r6
 80065c6:	f84a 0b04 	str.w	r0, [sl], #4
 80065ca:	f853 0b04 	ldr.w	r0, [r3], #4
 80065ce:	459c      	cmp	ip, r3
 80065d0:	fa20 f00e 	lsr.w	r0, r0, lr
 80065d4:	d814      	bhi.n	8006600 <__lshift+0x94>
 80065d6:	6048      	str	r0, [r1, #4]
 80065d8:	b108      	cbz	r0, 80065de <__lshift+0x72>
 80065da:	f109 0502 	add.w	r5, r9, #2
 80065de:	3d01      	subs	r5, #1
 80065e0:	4638      	mov	r0, r7
 80065e2:	f8c8 5010 	str.w	r5, [r8, #16]
 80065e6:	4621      	mov	r1, r4
 80065e8:	f7ff fdf5 	bl	80061d6 <_Bfree>
 80065ec:	4640      	mov	r0, r8
 80065ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f2:	3101      	adds	r1, #1
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	e7c7      	b.n	8006588 <__lshift+0x1c>
 80065f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80065fc:	3301      	adds	r3, #1
 80065fe:	e7cd      	b.n	800659c <__lshift+0x30>
 8006600:	4651      	mov	r1, sl
 8006602:	e7dc      	b.n	80065be <__lshift+0x52>
 8006604:	3904      	subs	r1, #4
 8006606:	f853 2b04 	ldr.w	r2, [r3], #4
 800660a:	f841 2f04 	str.w	r2, [r1, #4]!
 800660e:	459c      	cmp	ip, r3
 8006610:	d8f9      	bhi.n	8006606 <__lshift+0x9a>
 8006612:	e7e4      	b.n	80065de <__lshift+0x72>

08006614 <__mcmp>:
 8006614:	6903      	ldr	r3, [r0, #16]
 8006616:	690a      	ldr	r2, [r1, #16]
 8006618:	1a9b      	subs	r3, r3, r2
 800661a:	b530      	push	{r4, r5, lr}
 800661c:	d10c      	bne.n	8006638 <__mcmp+0x24>
 800661e:	0092      	lsls	r2, r2, #2
 8006620:	3014      	adds	r0, #20
 8006622:	3114      	adds	r1, #20
 8006624:	1884      	adds	r4, r0, r2
 8006626:	4411      	add	r1, r2
 8006628:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800662c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006630:	4295      	cmp	r5, r2
 8006632:	d003      	beq.n	800663c <__mcmp+0x28>
 8006634:	d305      	bcc.n	8006642 <__mcmp+0x2e>
 8006636:	2301      	movs	r3, #1
 8006638:	4618      	mov	r0, r3
 800663a:	bd30      	pop	{r4, r5, pc}
 800663c:	42a0      	cmp	r0, r4
 800663e:	d3f3      	bcc.n	8006628 <__mcmp+0x14>
 8006640:	e7fa      	b.n	8006638 <__mcmp+0x24>
 8006642:	f04f 33ff 	mov.w	r3, #4294967295
 8006646:	e7f7      	b.n	8006638 <__mcmp+0x24>

08006648 <__mdiff>:
 8006648:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800664c:	460d      	mov	r5, r1
 800664e:	4607      	mov	r7, r0
 8006650:	4611      	mov	r1, r2
 8006652:	4628      	mov	r0, r5
 8006654:	4614      	mov	r4, r2
 8006656:	f7ff ffdd 	bl	8006614 <__mcmp>
 800665a:	1e06      	subs	r6, r0, #0
 800665c:	d108      	bne.n	8006670 <__mdiff+0x28>
 800665e:	4631      	mov	r1, r6
 8006660:	4638      	mov	r0, r7
 8006662:	f7ff fd84 	bl	800616e <_Balloc>
 8006666:	2301      	movs	r3, #1
 8006668:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800666c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006670:	bfa4      	itt	ge
 8006672:	4623      	movge	r3, r4
 8006674:	462c      	movge	r4, r5
 8006676:	4638      	mov	r0, r7
 8006678:	6861      	ldr	r1, [r4, #4]
 800667a:	bfa6      	itte	ge
 800667c:	461d      	movge	r5, r3
 800667e:	2600      	movge	r6, #0
 8006680:	2601      	movlt	r6, #1
 8006682:	f7ff fd74 	bl	800616e <_Balloc>
 8006686:	692b      	ldr	r3, [r5, #16]
 8006688:	60c6      	str	r6, [r0, #12]
 800668a:	6926      	ldr	r6, [r4, #16]
 800668c:	f105 0914 	add.w	r9, r5, #20
 8006690:	f104 0214 	add.w	r2, r4, #20
 8006694:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006698:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800669c:	f100 0514 	add.w	r5, r0, #20
 80066a0:	f04f 0e00 	mov.w	lr, #0
 80066a4:	f852 ab04 	ldr.w	sl, [r2], #4
 80066a8:	f859 4b04 	ldr.w	r4, [r9], #4
 80066ac:	fa1e f18a 	uxtah	r1, lr, sl
 80066b0:	b2a3      	uxth	r3, r4
 80066b2:	1ac9      	subs	r1, r1, r3
 80066b4:	0c23      	lsrs	r3, r4, #16
 80066b6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80066ba:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80066be:	b289      	uxth	r1, r1
 80066c0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80066c4:	45c8      	cmp	r8, r9
 80066c6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80066ca:	4694      	mov	ip, r2
 80066cc:	f845 3b04 	str.w	r3, [r5], #4
 80066d0:	d8e8      	bhi.n	80066a4 <__mdiff+0x5c>
 80066d2:	45bc      	cmp	ip, r7
 80066d4:	d304      	bcc.n	80066e0 <__mdiff+0x98>
 80066d6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80066da:	b183      	cbz	r3, 80066fe <__mdiff+0xb6>
 80066dc:	6106      	str	r6, [r0, #16]
 80066de:	e7c5      	b.n	800666c <__mdiff+0x24>
 80066e0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80066e4:	fa1e f381 	uxtah	r3, lr, r1
 80066e8:	141a      	asrs	r2, r3, #16
 80066ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066f4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80066f8:	f845 3b04 	str.w	r3, [r5], #4
 80066fc:	e7e9      	b.n	80066d2 <__mdiff+0x8a>
 80066fe:	3e01      	subs	r6, #1
 8006700:	e7e9      	b.n	80066d6 <__mdiff+0x8e>
	...

08006704 <__ulp>:
 8006704:	4b12      	ldr	r3, [pc, #72]	; (8006750 <__ulp+0x4c>)
 8006706:	ee10 2a90 	vmov	r2, s1
 800670a:	401a      	ands	r2, r3
 800670c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8006710:	2b00      	cmp	r3, #0
 8006712:	dd04      	ble.n	800671e <__ulp+0x1a>
 8006714:	2000      	movs	r0, #0
 8006716:	4619      	mov	r1, r3
 8006718:	ec41 0b10 	vmov	d0, r0, r1
 800671c:	4770      	bx	lr
 800671e:	425b      	negs	r3, r3
 8006720:	151b      	asrs	r3, r3, #20
 8006722:	2b13      	cmp	r3, #19
 8006724:	f04f 0000 	mov.w	r0, #0
 8006728:	f04f 0100 	mov.w	r1, #0
 800672c:	dc04      	bgt.n	8006738 <__ulp+0x34>
 800672e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006732:	fa42 f103 	asr.w	r1, r2, r3
 8006736:	e7ef      	b.n	8006718 <__ulp+0x14>
 8006738:	3b14      	subs	r3, #20
 800673a:	2b1e      	cmp	r3, #30
 800673c:	f04f 0201 	mov.w	r2, #1
 8006740:	bfda      	itte	le
 8006742:	f1c3 031f 	rsble	r3, r3, #31
 8006746:	fa02 f303 	lslle.w	r3, r2, r3
 800674a:	4613      	movgt	r3, r2
 800674c:	4618      	mov	r0, r3
 800674e:	e7e3      	b.n	8006718 <__ulp+0x14>
 8006750:	7ff00000 	.word	0x7ff00000

08006754 <__b2d>:
 8006754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006756:	6905      	ldr	r5, [r0, #16]
 8006758:	f100 0714 	add.w	r7, r0, #20
 800675c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006760:	1f2e      	subs	r6, r5, #4
 8006762:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006766:	4620      	mov	r0, r4
 8006768:	f7ff fdc5 	bl	80062f6 <__hi0bits>
 800676c:	f1c0 0320 	rsb	r3, r0, #32
 8006770:	280a      	cmp	r0, #10
 8006772:	600b      	str	r3, [r1, #0]
 8006774:	f8df c074 	ldr.w	ip, [pc, #116]	; 80067ec <__b2d+0x98>
 8006778:	dc14      	bgt.n	80067a4 <__b2d+0x50>
 800677a:	f1c0 0e0b 	rsb	lr, r0, #11
 800677e:	fa24 f10e 	lsr.w	r1, r4, lr
 8006782:	42b7      	cmp	r7, r6
 8006784:	ea41 030c 	orr.w	r3, r1, ip
 8006788:	bf34      	ite	cc
 800678a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800678e:	2100      	movcs	r1, #0
 8006790:	3015      	adds	r0, #21
 8006792:	fa04 f000 	lsl.w	r0, r4, r0
 8006796:	fa21 f10e 	lsr.w	r1, r1, lr
 800679a:	ea40 0201 	orr.w	r2, r0, r1
 800679e:	ec43 2b10 	vmov	d0, r2, r3
 80067a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067a4:	42b7      	cmp	r7, r6
 80067a6:	bf3a      	itte	cc
 80067a8:	f1a5 0608 	subcc.w	r6, r5, #8
 80067ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80067b0:	2100      	movcs	r1, #0
 80067b2:	380b      	subs	r0, #11
 80067b4:	d015      	beq.n	80067e2 <__b2d+0x8e>
 80067b6:	4084      	lsls	r4, r0
 80067b8:	f1c0 0520 	rsb	r5, r0, #32
 80067bc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80067c0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80067c4:	42be      	cmp	r6, r7
 80067c6:	fa21 fc05 	lsr.w	ip, r1, r5
 80067ca:	ea44 030c 	orr.w	r3, r4, ip
 80067ce:	bf8c      	ite	hi
 80067d0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80067d4:	2400      	movls	r4, #0
 80067d6:	fa01 f000 	lsl.w	r0, r1, r0
 80067da:	40ec      	lsrs	r4, r5
 80067dc:	ea40 0204 	orr.w	r2, r0, r4
 80067e0:	e7dd      	b.n	800679e <__b2d+0x4a>
 80067e2:	ea44 030c 	orr.w	r3, r4, ip
 80067e6:	460a      	mov	r2, r1
 80067e8:	e7d9      	b.n	800679e <__b2d+0x4a>
 80067ea:	bf00      	nop
 80067ec:	3ff00000 	.word	0x3ff00000

080067f0 <__d2b>:
 80067f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80067f4:	460e      	mov	r6, r1
 80067f6:	2101      	movs	r1, #1
 80067f8:	ec59 8b10 	vmov	r8, r9, d0
 80067fc:	4615      	mov	r5, r2
 80067fe:	f7ff fcb6 	bl	800616e <_Balloc>
 8006802:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006806:	4607      	mov	r7, r0
 8006808:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800680c:	bb34      	cbnz	r4, 800685c <__d2b+0x6c>
 800680e:	9301      	str	r3, [sp, #4]
 8006810:	f1b8 0300 	subs.w	r3, r8, #0
 8006814:	d027      	beq.n	8006866 <__d2b+0x76>
 8006816:	a802      	add	r0, sp, #8
 8006818:	f840 3d08 	str.w	r3, [r0, #-8]!
 800681c:	f7ff fd8a 	bl	8006334 <__lo0bits>
 8006820:	9900      	ldr	r1, [sp, #0]
 8006822:	b1f0      	cbz	r0, 8006862 <__d2b+0x72>
 8006824:	9a01      	ldr	r2, [sp, #4]
 8006826:	f1c0 0320 	rsb	r3, r0, #32
 800682a:	fa02 f303 	lsl.w	r3, r2, r3
 800682e:	430b      	orrs	r3, r1
 8006830:	40c2      	lsrs	r2, r0
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	9201      	str	r2, [sp, #4]
 8006836:	9b01      	ldr	r3, [sp, #4]
 8006838:	61bb      	str	r3, [r7, #24]
 800683a:	2b00      	cmp	r3, #0
 800683c:	bf14      	ite	ne
 800683e:	2102      	movne	r1, #2
 8006840:	2101      	moveq	r1, #1
 8006842:	6139      	str	r1, [r7, #16]
 8006844:	b1c4      	cbz	r4, 8006878 <__d2b+0x88>
 8006846:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800684a:	4404      	add	r4, r0
 800684c:	6034      	str	r4, [r6, #0]
 800684e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006852:	6028      	str	r0, [r5, #0]
 8006854:	4638      	mov	r0, r7
 8006856:	b003      	add	sp, #12
 8006858:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800685c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006860:	e7d5      	b.n	800680e <__d2b+0x1e>
 8006862:	6179      	str	r1, [r7, #20]
 8006864:	e7e7      	b.n	8006836 <__d2b+0x46>
 8006866:	a801      	add	r0, sp, #4
 8006868:	f7ff fd64 	bl	8006334 <__lo0bits>
 800686c:	9b01      	ldr	r3, [sp, #4]
 800686e:	617b      	str	r3, [r7, #20]
 8006870:	2101      	movs	r1, #1
 8006872:	6139      	str	r1, [r7, #16]
 8006874:	3020      	adds	r0, #32
 8006876:	e7e5      	b.n	8006844 <__d2b+0x54>
 8006878:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800687c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006880:	6030      	str	r0, [r6, #0]
 8006882:	6918      	ldr	r0, [r3, #16]
 8006884:	f7ff fd37 	bl	80062f6 <__hi0bits>
 8006888:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800688c:	e7e1      	b.n	8006852 <__d2b+0x62>

0800688e <__ratio>:
 800688e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006892:	4688      	mov	r8, r1
 8006894:	4669      	mov	r1, sp
 8006896:	4681      	mov	r9, r0
 8006898:	f7ff ff5c 	bl	8006754 <__b2d>
 800689c:	a901      	add	r1, sp, #4
 800689e:	4640      	mov	r0, r8
 80068a0:	ec57 6b10 	vmov	r6, r7, d0
 80068a4:	f7ff ff56 	bl	8006754 <__b2d>
 80068a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80068ac:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80068b0:	eba3 0c02 	sub.w	ip, r3, r2
 80068b4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80068b8:	1a9b      	subs	r3, r3, r2
 80068ba:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80068be:	ec5b ab10 	vmov	sl, fp, d0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bfce      	itee	gt
 80068c6:	463a      	movgt	r2, r7
 80068c8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80068cc:	465a      	movle	r2, fp
 80068ce:	4659      	mov	r1, fp
 80068d0:	463d      	mov	r5, r7
 80068d2:	bfd4      	ite	le
 80068d4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80068d8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80068dc:	4630      	mov	r0, r6
 80068de:	ee10 2a10 	vmov	r2, s0
 80068e2:	460b      	mov	r3, r1
 80068e4:	4629      	mov	r1, r5
 80068e6:	f7f9 ffb1 	bl	800084c <__aeabi_ddiv>
 80068ea:	ec41 0b10 	vmov	d0, r0, r1
 80068ee:	b003      	add	sp, #12
 80068f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080068f4 <__copybits>:
 80068f4:	3901      	subs	r1, #1
 80068f6:	b510      	push	{r4, lr}
 80068f8:	1149      	asrs	r1, r1, #5
 80068fa:	6914      	ldr	r4, [r2, #16]
 80068fc:	3101      	adds	r1, #1
 80068fe:	f102 0314 	add.w	r3, r2, #20
 8006902:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006906:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800690a:	42a3      	cmp	r3, r4
 800690c:	4602      	mov	r2, r0
 800690e:	d303      	bcc.n	8006918 <__copybits+0x24>
 8006910:	2300      	movs	r3, #0
 8006912:	428a      	cmp	r2, r1
 8006914:	d305      	bcc.n	8006922 <__copybits+0x2e>
 8006916:	bd10      	pop	{r4, pc}
 8006918:	f853 2b04 	ldr.w	r2, [r3], #4
 800691c:	f840 2b04 	str.w	r2, [r0], #4
 8006920:	e7f3      	b.n	800690a <__copybits+0x16>
 8006922:	f842 3b04 	str.w	r3, [r2], #4
 8006926:	e7f4      	b.n	8006912 <__copybits+0x1e>

08006928 <__any_on>:
 8006928:	f100 0214 	add.w	r2, r0, #20
 800692c:	6900      	ldr	r0, [r0, #16]
 800692e:	114b      	asrs	r3, r1, #5
 8006930:	4298      	cmp	r0, r3
 8006932:	b510      	push	{r4, lr}
 8006934:	db11      	blt.n	800695a <__any_on+0x32>
 8006936:	dd0a      	ble.n	800694e <__any_on+0x26>
 8006938:	f011 011f 	ands.w	r1, r1, #31
 800693c:	d007      	beq.n	800694e <__any_on+0x26>
 800693e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006942:	fa24 f001 	lsr.w	r0, r4, r1
 8006946:	fa00 f101 	lsl.w	r1, r0, r1
 800694a:	428c      	cmp	r4, r1
 800694c:	d10b      	bne.n	8006966 <__any_on+0x3e>
 800694e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006952:	4293      	cmp	r3, r2
 8006954:	d803      	bhi.n	800695e <__any_on+0x36>
 8006956:	2000      	movs	r0, #0
 8006958:	bd10      	pop	{r4, pc}
 800695a:	4603      	mov	r3, r0
 800695c:	e7f7      	b.n	800694e <__any_on+0x26>
 800695e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006962:	2900      	cmp	r1, #0
 8006964:	d0f5      	beq.n	8006952 <__any_on+0x2a>
 8006966:	2001      	movs	r0, #1
 8006968:	e7f6      	b.n	8006958 <__any_on+0x30>

0800696a <_calloc_r>:
 800696a:	b538      	push	{r3, r4, r5, lr}
 800696c:	fb02 f401 	mul.w	r4, r2, r1
 8006970:	4621      	mov	r1, r4
 8006972:	f000 f857 	bl	8006a24 <_malloc_r>
 8006976:	4605      	mov	r5, r0
 8006978:	b118      	cbz	r0, 8006982 <_calloc_r+0x18>
 800697a:	4622      	mov	r2, r4
 800697c:	2100      	movs	r1, #0
 800697e:	f7fc fd37 	bl	80033f0 <memset>
 8006982:	4628      	mov	r0, r5
 8006984:	bd38      	pop	{r3, r4, r5, pc}
	...

08006988 <_free_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	4605      	mov	r5, r0
 800698c:	2900      	cmp	r1, #0
 800698e:	d045      	beq.n	8006a1c <_free_r+0x94>
 8006990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006994:	1f0c      	subs	r4, r1, #4
 8006996:	2b00      	cmp	r3, #0
 8006998:	bfb8      	it	lt
 800699a:	18e4      	addlt	r4, r4, r3
 800699c:	f000 fa36 	bl	8006e0c <__malloc_lock>
 80069a0:	4a1f      	ldr	r2, [pc, #124]	; (8006a20 <_free_r+0x98>)
 80069a2:	6813      	ldr	r3, [r2, #0]
 80069a4:	4610      	mov	r0, r2
 80069a6:	b933      	cbnz	r3, 80069b6 <_free_r+0x2e>
 80069a8:	6063      	str	r3, [r4, #4]
 80069aa:	6014      	str	r4, [r2, #0]
 80069ac:	4628      	mov	r0, r5
 80069ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069b2:	f000 ba2c 	b.w	8006e0e <__malloc_unlock>
 80069b6:	42a3      	cmp	r3, r4
 80069b8:	d90c      	bls.n	80069d4 <_free_r+0x4c>
 80069ba:	6821      	ldr	r1, [r4, #0]
 80069bc:	1862      	adds	r2, r4, r1
 80069be:	4293      	cmp	r3, r2
 80069c0:	bf04      	itt	eq
 80069c2:	681a      	ldreq	r2, [r3, #0]
 80069c4:	685b      	ldreq	r3, [r3, #4]
 80069c6:	6063      	str	r3, [r4, #4]
 80069c8:	bf04      	itt	eq
 80069ca:	1852      	addeq	r2, r2, r1
 80069cc:	6022      	streq	r2, [r4, #0]
 80069ce:	6004      	str	r4, [r0, #0]
 80069d0:	e7ec      	b.n	80069ac <_free_r+0x24>
 80069d2:	4613      	mov	r3, r2
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	b10a      	cbz	r2, 80069dc <_free_r+0x54>
 80069d8:	42a2      	cmp	r2, r4
 80069da:	d9fa      	bls.n	80069d2 <_free_r+0x4a>
 80069dc:	6819      	ldr	r1, [r3, #0]
 80069de:	1858      	adds	r0, r3, r1
 80069e0:	42a0      	cmp	r0, r4
 80069e2:	d10b      	bne.n	80069fc <_free_r+0x74>
 80069e4:	6820      	ldr	r0, [r4, #0]
 80069e6:	4401      	add	r1, r0
 80069e8:	1858      	adds	r0, r3, r1
 80069ea:	4282      	cmp	r2, r0
 80069ec:	6019      	str	r1, [r3, #0]
 80069ee:	d1dd      	bne.n	80069ac <_free_r+0x24>
 80069f0:	6810      	ldr	r0, [r2, #0]
 80069f2:	6852      	ldr	r2, [r2, #4]
 80069f4:	605a      	str	r2, [r3, #4]
 80069f6:	4401      	add	r1, r0
 80069f8:	6019      	str	r1, [r3, #0]
 80069fa:	e7d7      	b.n	80069ac <_free_r+0x24>
 80069fc:	d902      	bls.n	8006a04 <_free_r+0x7c>
 80069fe:	230c      	movs	r3, #12
 8006a00:	602b      	str	r3, [r5, #0]
 8006a02:	e7d3      	b.n	80069ac <_free_r+0x24>
 8006a04:	6820      	ldr	r0, [r4, #0]
 8006a06:	1821      	adds	r1, r4, r0
 8006a08:	428a      	cmp	r2, r1
 8006a0a:	bf04      	itt	eq
 8006a0c:	6811      	ldreq	r1, [r2, #0]
 8006a0e:	6852      	ldreq	r2, [r2, #4]
 8006a10:	6062      	str	r2, [r4, #4]
 8006a12:	bf04      	itt	eq
 8006a14:	1809      	addeq	r1, r1, r0
 8006a16:	6021      	streq	r1, [r4, #0]
 8006a18:	605c      	str	r4, [r3, #4]
 8006a1a:	e7c7      	b.n	80069ac <_free_r+0x24>
 8006a1c:	bd38      	pop	{r3, r4, r5, pc}
 8006a1e:	bf00      	nop
 8006a20:	2000023c 	.word	0x2000023c

08006a24 <_malloc_r>:
 8006a24:	b570      	push	{r4, r5, r6, lr}
 8006a26:	1ccd      	adds	r5, r1, #3
 8006a28:	f025 0503 	bic.w	r5, r5, #3
 8006a2c:	3508      	adds	r5, #8
 8006a2e:	2d0c      	cmp	r5, #12
 8006a30:	bf38      	it	cc
 8006a32:	250c      	movcc	r5, #12
 8006a34:	2d00      	cmp	r5, #0
 8006a36:	4606      	mov	r6, r0
 8006a38:	db01      	blt.n	8006a3e <_malloc_r+0x1a>
 8006a3a:	42a9      	cmp	r1, r5
 8006a3c:	d903      	bls.n	8006a46 <_malloc_r+0x22>
 8006a3e:	230c      	movs	r3, #12
 8006a40:	6033      	str	r3, [r6, #0]
 8006a42:	2000      	movs	r0, #0
 8006a44:	bd70      	pop	{r4, r5, r6, pc}
 8006a46:	f000 f9e1 	bl	8006e0c <__malloc_lock>
 8006a4a:	4a21      	ldr	r2, [pc, #132]	; (8006ad0 <_malloc_r+0xac>)
 8006a4c:	6814      	ldr	r4, [r2, #0]
 8006a4e:	4621      	mov	r1, r4
 8006a50:	b991      	cbnz	r1, 8006a78 <_malloc_r+0x54>
 8006a52:	4c20      	ldr	r4, [pc, #128]	; (8006ad4 <_malloc_r+0xb0>)
 8006a54:	6823      	ldr	r3, [r4, #0]
 8006a56:	b91b      	cbnz	r3, 8006a60 <_malloc_r+0x3c>
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f000 f98f 	bl	8006d7c <_sbrk_r>
 8006a5e:	6020      	str	r0, [r4, #0]
 8006a60:	4629      	mov	r1, r5
 8006a62:	4630      	mov	r0, r6
 8006a64:	f000 f98a 	bl	8006d7c <_sbrk_r>
 8006a68:	1c43      	adds	r3, r0, #1
 8006a6a:	d124      	bne.n	8006ab6 <_malloc_r+0x92>
 8006a6c:	230c      	movs	r3, #12
 8006a6e:	6033      	str	r3, [r6, #0]
 8006a70:	4630      	mov	r0, r6
 8006a72:	f000 f9cc 	bl	8006e0e <__malloc_unlock>
 8006a76:	e7e4      	b.n	8006a42 <_malloc_r+0x1e>
 8006a78:	680b      	ldr	r3, [r1, #0]
 8006a7a:	1b5b      	subs	r3, r3, r5
 8006a7c:	d418      	bmi.n	8006ab0 <_malloc_r+0x8c>
 8006a7e:	2b0b      	cmp	r3, #11
 8006a80:	d90f      	bls.n	8006aa2 <_malloc_r+0x7e>
 8006a82:	600b      	str	r3, [r1, #0]
 8006a84:	50cd      	str	r5, [r1, r3]
 8006a86:	18cc      	adds	r4, r1, r3
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f000 f9c0 	bl	8006e0e <__malloc_unlock>
 8006a8e:	f104 000b 	add.w	r0, r4, #11
 8006a92:	1d23      	adds	r3, r4, #4
 8006a94:	f020 0007 	bic.w	r0, r0, #7
 8006a98:	1ac3      	subs	r3, r0, r3
 8006a9a:	d0d3      	beq.n	8006a44 <_malloc_r+0x20>
 8006a9c:	425a      	negs	r2, r3
 8006a9e:	50e2      	str	r2, [r4, r3]
 8006aa0:	e7d0      	b.n	8006a44 <_malloc_r+0x20>
 8006aa2:	428c      	cmp	r4, r1
 8006aa4:	684b      	ldr	r3, [r1, #4]
 8006aa6:	bf16      	itet	ne
 8006aa8:	6063      	strne	r3, [r4, #4]
 8006aaa:	6013      	streq	r3, [r2, #0]
 8006aac:	460c      	movne	r4, r1
 8006aae:	e7eb      	b.n	8006a88 <_malloc_r+0x64>
 8006ab0:	460c      	mov	r4, r1
 8006ab2:	6849      	ldr	r1, [r1, #4]
 8006ab4:	e7cc      	b.n	8006a50 <_malloc_r+0x2c>
 8006ab6:	1cc4      	adds	r4, r0, #3
 8006ab8:	f024 0403 	bic.w	r4, r4, #3
 8006abc:	42a0      	cmp	r0, r4
 8006abe:	d005      	beq.n	8006acc <_malloc_r+0xa8>
 8006ac0:	1a21      	subs	r1, r4, r0
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	f000 f95a 	bl	8006d7c <_sbrk_r>
 8006ac8:	3001      	adds	r0, #1
 8006aca:	d0cf      	beq.n	8006a6c <_malloc_r+0x48>
 8006acc:	6025      	str	r5, [r4, #0]
 8006ace:	e7db      	b.n	8006a88 <_malloc_r+0x64>
 8006ad0:	2000023c 	.word	0x2000023c
 8006ad4:	20000240 	.word	0x20000240

08006ad8 <__ssputs_r>:
 8006ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006adc:	688e      	ldr	r6, [r1, #8]
 8006ade:	429e      	cmp	r6, r3
 8006ae0:	4682      	mov	sl, r0
 8006ae2:	460c      	mov	r4, r1
 8006ae4:	4690      	mov	r8, r2
 8006ae6:	4699      	mov	r9, r3
 8006ae8:	d837      	bhi.n	8006b5a <__ssputs_r+0x82>
 8006aea:	898a      	ldrh	r2, [r1, #12]
 8006aec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006af0:	d031      	beq.n	8006b56 <__ssputs_r+0x7e>
 8006af2:	6825      	ldr	r5, [r4, #0]
 8006af4:	6909      	ldr	r1, [r1, #16]
 8006af6:	1a6f      	subs	r7, r5, r1
 8006af8:	6965      	ldr	r5, [r4, #20]
 8006afa:	2302      	movs	r3, #2
 8006afc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b00:	fb95 f5f3 	sdiv	r5, r5, r3
 8006b04:	f109 0301 	add.w	r3, r9, #1
 8006b08:	443b      	add	r3, r7
 8006b0a:	429d      	cmp	r5, r3
 8006b0c:	bf38      	it	cc
 8006b0e:	461d      	movcc	r5, r3
 8006b10:	0553      	lsls	r3, r2, #21
 8006b12:	d530      	bpl.n	8006b76 <__ssputs_r+0x9e>
 8006b14:	4629      	mov	r1, r5
 8006b16:	f7ff ff85 	bl	8006a24 <_malloc_r>
 8006b1a:	4606      	mov	r6, r0
 8006b1c:	b950      	cbnz	r0, 8006b34 <__ssputs_r+0x5c>
 8006b1e:	230c      	movs	r3, #12
 8006b20:	f8ca 3000 	str.w	r3, [sl]
 8006b24:	89a3      	ldrh	r3, [r4, #12]
 8006b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b2a:	81a3      	strh	r3, [r4, #12]
 8006b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b34:	463a      	mov	r2, r7
 8006b36:	6921      	ldr	r1, [r4, #16]
 8006b38:	f7ff fb0e 	bl	8006158 <memcpy>
 8006b3c:	89a3      	ldrh	r3, [r4, #12]
 8006b3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006b42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b46:	81a3      	strh	r3, [r4, #12]
 8006b48:	6126      	str	r6, [r4, #16]
 8006b4a:	6165      	str	r5, [r4, #20]
 8006b4c:	443e      	add	r6, r7
 8006b4e:	1bed      	subs	r5, r5, r7
 8006b50:	6026      	str	r6, [r4, #0]
 8006b52:	60a5      	str	r5, [r4, #8]
 8006b54:	464e      	mov	r6, r9
 8006b56:	454e      	cmp	r6, r9
 8006b58:	d900      	bls.n	8006b5c <__ssputs_r+0x84>
 8006b5a:	464e      	mov	r6, r9
 8006b5c:	4632      	mov	r2, r6
 8006b5e:	4641      	mov	r1, r8
 8006b60:	6820      	ldr	r0, [r4, #0]
 8006b62:	f000 f93a 	bl	8006dda <memmove>
 8006b66:	68a3      	ldr	r3, [r4, #8]
 8006b68:	1b9b      	subs	r3, r3, r6
 8006b6a:	60a3      	str	r3, [r4, #8]
 8006b6c:	6823      	ldr	r3, [r4, #0]
 8006b6e:	441e      	add	r6, r3
 8006b70:	6026      	str	r6, [r4, #0]
 8006b72:	2000      	movs	r0, #0
 8006b74:	e7dc      	b.n	8006b30 <__ssputs_r+0x58>
 8006b76:	462a      	mov	r2, r5
 8006b78:	f000 f94a 	bl	8006e10 <_realloc_r>
 8006b7c:	4606      	mov	r6, r0
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	d1e2      	bne.n	8006b48 <__ssputs_r+0x70>
 8006b82:	6921      	ldr	r1, [r4, #16]
 8006b84:	4650      	mov	r0, sl
 8006b86:	f7ff feff 	bl	8006988 <_free_r>
 8006b8a:	e7c8      	b.n	8006b1e <__ssputs_r+0x46>

08006b8c <_svfiprintf_r>:
 8006b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b90:	461d      	mov	r5, r3
 8006b92:	898b      	ldrh	r3, [r1, #12]
 8006b94:	061f      	lsls	r7, r3, #24
 8006b96:	b09d      	sub	sp, #116	; 0x74
 8006b98:	4680      	mov	r8, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	4616      	mov	r6, r2
 8006b9e:	d50f      	bpl.n	8006bc0 <_svfiprintf_r+0x34>
 8006ba0:	690b      	ldr	r3, [r1, #16]
 8006ba2:	b96b      	cbnz	r3, 8006bc0 <_svfiprintf_r+0x34>
 8006ba4:	2140      	movs	r1, #64	; 0x40
 8006ba6:	f7ff ff3d 	bl	8006a24 <_malloc_r>
 8006baa:	6020      	str	r0, [r4, #0]
 8006bac:	6120      	str	r0, [r4, #16]
 8006bae:	b928      	cbnz	r0, 8006bbc <_svfiprintf_r+0x30>
 8006bb0:	230c      	movs	r3, #12
 8006bb2:	f8c8 3000 	str.w	r3, [r8]
 8006bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bba:	e0c8      	b.n	8006d4e <_svfiprintf_r+0x1c2>
 8006bbc:	2340      	movs	r3, #64	; 0x40
 8006bbe:	6163      	str	r3, [r4, #20]
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	9309      	str	r3, [sp, #36]	; 0x24
 8006bc4:	2320      	movs	r3, #32
 8006bc6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bca:	2330      	movs	r3, #48	; 0x30
 8006bcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bd0:	9503      	str	r5, [sp, #12]
 8006bd2:	f04f 0b01 	mov.w	fp, #1
 8006bd6:	4637      	mov	r7, r6
 8006bd8:	463d      	mov	r5, r7
 8006bda:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006bde:	b10b      	cbz	r3, 8006be4 <_svfiprintf_r+0x58>
 8006be0:	2b25      	cmp	r3, #37	; 0x25
 8006be2:	d13e      	bne.n	8006c62 <_svfiprintf_r+0xd6>
 8006be4:	ebb7 0a06 	subs.w	sl, r7, r6
 8006be8:	d00b      	beq.n	8006c02 <_svfiprintf_r+0x76>
 8006bea:	4653      	mov	r3, sl
 8006bec:	4632      	mov	r2, r6
 8006bee:	4621      	mov	r1, r4
 8006bf0:	4640      	mov	r0, r8
 8006bf2:	f7ff ff71 	bl	8006ad8 <__ssputs_r>
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	f000 80a4 	beq.w	8006d44 <_svfiprintf_r+0x1b8>
 8006bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bfe:	4453      	add	r3, sl
 8006c00:	9309      	str	r3, [sp, #36]	; 0x24
 8006c02:	783b      	ldrb	r3, [r7, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 809d 	beq.w	8006d44 <_svfiprintf_r+0x1b8>
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c14:	9304      	str	r3, [sp, #16]
 8006c16:	9307      	str	r3, [sp, #28]
 8006c18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c1c:	931a      	str	r3, [sp, #104]	; 0x68
 8006c1e:	462f      	mov	r7, r5
 8006c20:	2205      	movs	r2, #5
 8006c22:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006c26:	4850      	ldr	r0, [pc, #320]	; (8006d68 <_svfiprintf_r+0x1dc>)
 8006c28:	f7f9 fada 	bl	80001e0 <memchr>
 8006c2c:	9b04      	ldr	r3, [sp, #16]
 8006c2e:	b9d0      	cbnz	r0, 8006c66 <_svfiprintf_r+0xda>
 8006c30:	06d9      	lsls	r1, r3, #27
 8006c32:	bf44      	itt	mi
 8006c34:	2220      	movmi	r2, #32
 8006c36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c3a:	071a      	lsls	r2, r3, #28
 8006c3c:	bf44      	itt	mi
 8006c3e:	222b      	movmi	r2, #43	; 0x2b
 8006c40:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006c44:	782a      	ldrb	r2, [r5, #0]
 8006c46:	2a2a      	cmp	r2, #42	; 0x2a
 8006c48:	d015      	beq.n	8006c76 <_svfiprintf_r+0xea>
 8006c4a:	9a07      	ldr	r2, [sp, #28]
 8006c4c:	462f      	mov	r7, r5
 8006c4e:	2000      	movs	r0, #0
 8006c50:	250a      	movs	r5, #10
 8006c52:	4639      	mov	r1, r7
 8006c54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c58:	3b30      	subs	r3, #48	; 0x30
 8006c5a:	2b09      	cmp	r3, #9
 8006c5c:	d94d      	bls.n	8006cfa <_svfiprintf_r+0x16e>
 8006c5e:	b1b8      	cbz	r0, 8006c90 <_svfiprintf_r+0x104>
 8006c60:	e00f      	b.n	8006c82 <_svfiprintf_r+0xf6>
 8006c62:	462f      	mov	r7, r5
 8006c64:	e7b8      	b.n	8006bd8 <_svfiprintf_r+0x4c>
 8006c66:	4a40      	ldr	r2, [pc, #256]	; (8006d68 <_svfiprintf_r+0x1dc>)
 8006c68:	1a80      	subs	r0, r0, r2
 8006c6a:	fa0b f000 	lsl.w	r0, fp, r0
 8006c6e:	4318      	orrs	r0, r3
 8006c70:	9004      	str	r0, [sp, #16]
 8006c72:	463d      	mov	r5, r7
 8006c74:	e7d3      	b.n	8006c1e <_svfiprintf_r+0x92>
 8006c76:	9a03      	ldr	r2, [sp, #12]
 8006c78:	1d11      	adds	r1, r2, #4
 8006c7a:	6812      	ldr	r2, [r2, #0]
 8006c7c:	9103      	str	r1, [sp, #12]
 8006c7e:	2a00      	cmp	r2, #0
 8006c80:	db01      	blt.n	8006c86 <_svfiprintf_r+0xfa>
 8006c82:	9207      	str	r2, [sp, #28]
 8006c84:	e004      	b.n	8006c90 <_svfiprintf_r+0x104>
 8006c86:	4252      	negs	r2, r2
 8006c88:	f043 0302 	orr.w	r3, r3, #2
 8006c8c:	9207      	str	r2, [sp, #28]
 8006c8e:	9304      	str	r3, [sp, #16]
 8006c90:	783b      	ldrb	r3, [r7, #0]
 8006c92:	2b2e      	cmp	r3, #46	; 0x2e
 8006c94:	d10c      	bne.n	8006cb0 <_svfiprintf_r+0x124>
 8006c96:	787b      	ldrb	r3, [r7, #1]
 8006c98:	2b2a      	cmp	r3, #42	; 0x2a
 8006c9a:	d133      	bne.n	8006d04 <_svfiprintf_r+0x178>
 8006c9c:	9b03      	ldr	r3, [sp, #12]
 8006c9e:	1d1a      	adds	r2, r3, #4
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	9203      	str	r2, [sp, #12]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	bfb8      	it	lt
 8006ca8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006cac:	3702      	adds	r7, #2
 8006cae:	9305      	str	r3, [sp, #20]
 8006cb0:	4d2e      	ldr	r5, [pc, #184]	; (8006d6c <_svfiprintf_r+0x1e0>)
 8006cb2:	7839      	ldrb	r1, [r7, #0]
 8006cb4:	2203      	movs	r2, #3
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f7f9 fa92 	bl	80001e0 <memchr>
 8006cbc:	b138      	cbz	r0, 8006cce <_svfiprintf_r+0x142>
 8006cbe:	2340      	movs	r3, #64	; 0x40
 8006cc0:	1b40      	subs	r0, r0, r5
 8006cc2:	fa03 f000 	lsl.w	r0, r3, r0
 8006cc6:	9b04      	ldr	r3, [sp, #16]
 8006cc8:	4303      	orrs	r3, r0
 8006cca:	3701      	adds	r7, #1
 8006ccc:	9304      	str	r3, [sp, #16]
 8006cce:	7839      	ldrb	r1, [r7, #0]
 8006cd0:	4827      	ldr	r0, [pc, #156]	; (8006d70 <_svfiprintf_r+0x1e4>)
 8006cd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cd6:	2206      	movs	r2, #6
 8006cd8:	1c7e      	adds	r6, r7, #1
 8006cda:	f7f9 fa81 	bl	80001e0 <memchr>
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d038      	beq.n	8006d54 <_svfiprintf_r+0x1c8>
 8006ce2:	4b24      	ldr	r3, [pc, #144]	; (8006d74 <_svfiprintf_r+0x1e8>)
 8006ce4:	bb13      	cbnz	r3, 8006d2c <_svfiprintf_r+0x1a0>
 8006ce6:	9b03      	ldr	r3, [sp, #12]
 8006ce8:	3307      	adds	r3, #7
 8006cea:	f023 0307 	bic.w	r3, r3, #7
 8006cee:	3308      	adds	r3, #8
 8006cf0:	9303      	str	r3, [sp, #12]
 8006cf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cf4:	444b      	add	r3, r9
 8006cf6:	9309      	str	r3, [sp, #36]	; 0x24
 8006cf8:	e76d      	b.n	8006bd6 <_svfiprintf_r+0x4a>
 8006cfa:	fb05 3202 	mla	r2, r5, r2, r3
 8006cfe:	2001      	movs	r0, #1
 8006d00:	460f      	mov	r7, r1
 8006d02:	e7a6      	b.n	8006c52 <_svfiprintf_r+0xc6>
 8006d04:	2300      	movs	r3, #0
 8006d06:	3701      	adds	r7, #1
 8006d08:	9305      	str	r3, [sp, #20]
 8006d0a:	4619      	mov	r1, r3
 8006d0c:	250a      	movs	r5, #10
 8006d0e:	4638      	mov	r0, r7
 8006d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d14:	3a30      	subs	r2, #48	; 0x30
 8006d16:	2a09      	cmp	r2, #9
 8006d18:	d903      	bls.n	8006d22 <_svfiprintf_r+0x196>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d0c8      	beq.n	8006cb0 <_svfiprintf_r+0x124>
 8006d1e:	9105      	str	r1, [sp, #20]
 8006d20:	e7c6      	b.n	8006cb0 <_svfiprintf_r+0x124>
 8006d22:	fb05 2101 	mla	r1, r5, r1, r2
 8006d26:	2301      	movs	r3, #1
 8006d28:	4607      	mov	r7, r0
 8006d2a:	e7f0      	b.n	8006d0e <_svfiprintf_r+0x182>
 8006d2c:	ab03      	add	r3, sp, #12
 8006d2e:	9300      	str	r3, [sp, #0]
 8006d30:	4622      	mov	r2, r4
 8006d32:	4b11      	ldr	r3, [pc, #68]	; (8006d78 <_svfiprintf_r+0x1ec>)
 8006d34:	a904      	add	r1, sp, #16
 8006d36:	4640      	mov	r0, r8
 8006d38:	f7fc fbf6 	bl	8003528 <_printf_float>
 8006d3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006d40:	4681      	mov	r9, r0
 8006d42:	d1d6      	bne.n	8006cf2 <_svfiprintf_r+0x166>
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	065b      	lsls	r3, r3, #25
 8006d48:	f53f af35 	bmi.w	8006bb6 <_svfiprintf_r+0x2a>
 8006d4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d4e:	b01d      	add	sp, #116	; 0x74
 8006d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d54:	ab03      	add	r3, sp, #12
 8006d56:	9300      	str	r3, [sp, #0]
 8006d58:	4622      	mov	r2, r4
 8006d5a:	4b07      	ldr	r3, [pc, #28]	; (8006d78 <_svfiprintf_r+0x1ec>)
 8006d5c:	a904      	add	r1, sp, #16
 8006d5e:	4640      	mov	r0, r8
 8006d60:	f7fc fe98 	bl	8003a94 <_printf_i>
 8006d64:	e7ea      	b.n	8006d3c <_svfiprintf_r+0x1b0>
 8006d66:	bf00      	nop
 8006d68:	08007054 	.word	0x08007054
 8006d6c:	0800705a 	.word	0x0800705a
 8006d70:	0800705e 	.word	0x0800705e
 8006d74:	08003529 	.word	0x08003529
 8006d78:	08006ad9 	.word	0x08006ad9

08006d7c <_sbrk_r>:
 8006d7c:	b538      	push	{r3, r4, r5, lr}
 8006d7e:	4c06      	ldr	r4, [pc, #24]	; (8006d98 <_sbrk_r+0x1c>)
 8006d80:	2300      	movs	r3, #0
 8006d82:	4605      	mov	r5, r0
 8006d84:	4608      	mov	r0, r1
 8006d86:	6023      	str	r3, [r4, #0]
 8006d88:	f7fa fbbc 	bl	8001504 <_sbrk>
 8006d8c:	1c43      	adds	r3, r0, #1
 8006d8e:	d102      	bne.n	8006d96 <_sbrk_r+0x1a>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	b103      	cbz	r3, 8006d96 <_sbrk_r+0x1a>
 8006d94:	602b      	str	r3, [r5, #0]
 8006d96:	bd38      	pop	{r3, r4, r5, pc}
 8006d98:	200002d8 	.word	0x200002d8

08006d9c <strncmp>:
 8006d9c:	b510      	push	{r4, lr}
 8006d9e:	b16a      	cbz	r2, 8006dbc <strncmp+0x20>
 8006da0:	3901      	subs	r1, #1
 8006da2:	1884      	adds	r4, r0, r2
 8006da4:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006da8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d103      	bne.n	8006db8 <strncmp+0x1c>
 8006db0:	42a0      	cmp	r0, r4
 8006db2:	d001      	beq.n	8006db8 <strncmp+0x1c>
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1f5      	bne.n	8006da4 <strncmp+0x8>
 8006db8:	1a98      	subs	r0, r3, r2
 8006dba:	bd10      	pop	{r4, pc}
 8006dbc:	4610      	mov	r0, r2
 8006dbe:	e7fc      	b.n	8006dba <strncmp+0x1e>

08006dc0 <__ascii_wctomb>:
 8006dc0:	b149      	cbz	r1, 8006dd6 <__ascii_wctomb+0x16>
 8006dc2:	2aff      	cmp	r2, #255	; 0xff
 8006dc4:	bf85      	ittet	hi
 8006dc6:	238a      	movhi	r3, #138	; 0x8a
 8006dc8:	6003      	strhi	r3, [r0, #0]
 8006dca:	700a      	strbls	r2, [r1, #0]
 8006dcc:	f04f 30ff 	movhi.w	r0, #4294967295
 8006dd0:	bf98      	it	ls
 8006dd2:	2001      	movls	r0, #1
 8006dd4:	4770      	bx	lr
 8006dd6:	4608      	mov	r0, r1
 8006dd8:	4770      	bx	lr

08006dda <memmove>:
 8006dda:	4288      	cmp	r0, r1
 8006ddc:	b510      	push	{r4, lr}
 8006dde:	eb01 0302 	add.w	r3, r1, r2
 8006de2:	d807      	bhi.n	8006df4 <memmove+0x1a>
 8006de4:	1e42      	subs	r2, r0, #1
 8006de6:	4299      	cmp	r1, r3
 8006de8:	d00a      	beq.n	8006e00 <memmove+0x26>
 8006dea:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dee:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006df2:	e7f8      	b.n	8006de6 <memmove+0xc>
 8006df4:	4283      	cmp	r3, r0
 8006df6:	d9f5      	bls.n	8006de4 <memmove+0xa>
 8006df8:	1881      	adds	r1, r0, r2
 8006dfa:	1ad2      	subs	r2, r2, r3
 8006dfc:	42d3      	cmn	r3, r2
 8006dfe:	d100      	bne.n	8006e02 <memmove+0x28>
 8006e00:	bd10      	pop	{r4, pc}
 8006e02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e06:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006e0a:	e7f7      	b.n	8006dfc <memmove+0x22>

08006e0c <__malloc_lock>:
 8006e0c:	4770      	bx	lr

08006e0e <__malloc_unlock>:
 8006e0e:	4770      	bx	lr

08006e10 <_realloc_r>:
 8006e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e12:	4607      	mov	r7, r0
 8006e14:	4614      	mov	r4, r2
 8006e16:	460e      	mov	r6, r1
 8006e18:	b921      	cbnz	r1, 8006e24 <_realloc_r+0x14>
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006e20:	f7ff be00 	b.w	8006a24 <_malloc_r>
 8006e24:	b922      	cbnz	r2, 8006e30 <_realloc_r+0x20>
 8006e26:	f7ff fdaf 	bl	8006988 <_free_r>
 8006e2a:	4625      	mov	r5, r4
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e30:	f000 f814 	bl	8006e5c <_malloc_usable_size_r>
 8006e34:	42a0      	cmp	r0, r4
 8006e36:	d20f      	bcs.n	8006e58 <_realloc_r+0x48>
 8006e38:	4621      	mov	r1, r4
 8006e3a:	4638      	mov	r0, r7
 8006e3c:	f7ff fdf2 	bl	8006a24 <_malloc_r>
 8006e40:	4605      	mov	r5, r0
 8006e42:	2800      	cmp	r0, #0
 8006e44:	d0f2      	beq.n	8006e2c <_realloc_r+0x1c>
 8006e46:	4631      	mov	r1, r6
 8006e48:	4622      	mov	r2, r4
 8006e4a:	f7ff f985 	bl	8006158 <memcpy>
 8006e4e:	4631      	mov	r1, r6
 8006e50:	4638      	mov	r0, r7
 8006e52:	f7ff fd99 	bl	8006988 <_free_r>
 8006e56:	e7e9      	b.n	8006e2c <_realloc_r+0x1c>
 8006e58:	4635      	mov	r5, r6
 8006e5a:	e7e7      	b.n	8006e2c <_realloc_r+0x1c>

08006e5c <_malloc_usable_size_r>:
 8006e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e60:	1f18      	subs	r0, r3, #4
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	bfbc      	itt	lt
 8006e66:	580b      	ldrlt	r3, [r1, r0]
 8006e68:	18c0      	addlt	r0, r0, r3
 8006e6a:	4770      	bx	lr

08006e6c <_init>:
 8006e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e6e:	bf00      	nop
 8006e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e72:	bc08      	pop	{r3}
 8006e74:	469e      	mov	lr, r3
 8006e76:	4770      	bx	lr

08006e78 <_fini>:
 8006e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7a:	bf00      	nop
 8006e7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e7e:	bc08      	pop	{r3}
 8006e80:	469e      	mov	lr, r3
 8006e82:	4770      	bx	lr
