0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x08
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x08
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0025: jmp_imm:
	pc += 0x1, opcode= 0x08
0x002a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0039: mov_imm:
	regs[5] = 0x49aac765, opcode= 0x01
0x003f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0042: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0045: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0049: jmp_imm:
	pc += 0x1, opcode= 0x08
0x004e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0052: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0057: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0066: mov_imm:
	regs[5] = 0xb6eb13be, opcode= 0x01
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0085: jmp_imm:
	pc += 0x1, opcode= 0x08
0x008a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0091: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00b1: mov_imm:
	regs[5] = 0x705c1e69, opcode= 0x01
0x00b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00ba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x00bd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x00c0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x00d2: mov_imm:
	regs[5] = 0x50071cbc, opcode= 0x01
0x00d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x00dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x00e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x00ea: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x00f0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x010b: mov_imm:
	regs[5] = 0x41690572, opcode= 0x01
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0114: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0117: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x011a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x011d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0120: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0123: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x08
0x012c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x012f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0132: mov_imm:
	regs[5] = 0xf768abfa, opcode= 0x01
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0144: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x014a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0150: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0159: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x015c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x015f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0162: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0165: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0168: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x016b: mov_imm:
	regs[5] = 0x15b632ca, opcode= 0x01
0x0171: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0174: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0183: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0186: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0189: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x018c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0198: mov_imm:
	regs[5] = 0x35be6cc5, opcode= 0x01
0x019e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01a7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x01aa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x01dd: mov_imm:
	regs[5] = 0x5d0d2787, opcode= 0x01
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x01e9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x01ec: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x01ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x01f5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x01fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0201: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x08
0x020a: mov_imm:
	regs[5] = 0x771c465, opcode= 0x01
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x08
0x021c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0222: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0228: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x022b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x022e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0231: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0234: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0237: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x023a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0243: mov_imm:
	regs[5] = 0xe64d9223, opcode= 0x01
0x0249: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x024c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x024f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0252: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0255: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0258: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x025b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x025e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0261: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0265: jmp_imm:
	pc += 0x1, opcode= 0x08
0x026a: mov_imm:
	regs[5] = 0xf5f51b64, opcode= 0x01
0x0270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0273: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x08
0x027c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0282: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0288: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x028b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x029a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x029d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x02a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02a9: mov_imm:
	regs[5] = 0x9034783b, opcode= 0x01
0x02af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02b8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x02bb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x02be: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x02c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x02cd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x02d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x02d6: mov_imm:
	regs[5] = 0xd7e7eae1, opcode= 0x01
0x02dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x02df: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x02e2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x02e8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x02ef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x02f4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x02f7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x02fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0300: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0303: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x08
0x030c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x030f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0318: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x031b: mov_imm:
	regs[5] = 0x738c5e6c, opcode= 0x01
0x0321: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0325: jmp_imm:
	pc += 0x1, opcode= 0x08
0x032a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0333: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0336: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0339: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x033c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0345: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x08
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x08
0x035a: mov_imm:
	regs[5] = 0x7aca9940, opcode= 0x01
0x0360: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0363: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0372: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0375: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0378: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x037b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x037e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0384: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0387: mov_imm:
	regs[5] = 0x5d386e2f, opcode= 0x01
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0396: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0399: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x039c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x039f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03b1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x03ba: mov_imm:
	regs[5] = 0x62cc3d07, opcode= 0x01
0x03c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x03c3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x03c6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x03cc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x03d2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x03d5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x03d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x03df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03e4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x03ea: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x03ed: mov_imm:
	regs[5] = 0x29f5d71c, opcode= 0x01
0x03f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x03fc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0405: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x08
0x040e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x041a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x041d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0429: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x042c: mov_imm:
	regs[5] = 0xf254933b, opcode= 0x01
0x0432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0435: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x08
0x043e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x08
0x044a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0450: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0453: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0456: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x045a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x045f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0462: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0465: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0468: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0471: mov_imm:
	regs[5] = 0x5b5d3ba2, opcode= 0x01
0x0477: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x047a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x047d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0480: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0489: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x048c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x048f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0498: mov_imm:
	regs[5] = 0xbd915010, opcode= 0x01
0x049e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04a7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x04aa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x04b0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x04b6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x04b9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x04bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04c0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x04d7: mov_imm:
	regs[5] = 0xd42a344d, opcode= 0x01
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x04e6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x04ef: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x04f2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x04f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x04fb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x08
0x050a: mov_imm:
	regs[5] = 0xfdad9840, opcode= 0x01
0x0511: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0516: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x08
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x08
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x053d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0540: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0546: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x054f: mov_imm:
	regs[5] = 0xe88669f7, opcode= 0x01
0x0555: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0558: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x055b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x055e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0561: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0564: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x08
0x056d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0573: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0576: mov_imm:
	regs[5] = 0xf6cac40, opcode= 0x01
0x057c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x057f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0582: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0588: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x058e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0591: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0595: jmp_imm:
	pc += 0x1, opcode= 0x08
0x059a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x059d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05a0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05ac: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x05af: mov_imm:
	regs[5] = 0x9da720ec, opcode= 0x01
0x05b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05be: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x05c1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x05c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05ca: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x05cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x05d3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x05d9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x05dc: mov_imm:
	regs[5] = 0x8ebd8488, opcode= 0x01
0x05e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x05e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05eb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x05ee: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x05f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x05fa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0600: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0603: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x08
0x060c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x060f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0612: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0615: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0618: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0621: mov_imm:
	regs[5] = 0x2c3b832a, opcode= 0x01
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x08
0x062d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0630: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0633: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x08
0x063c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x063f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0643: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0651: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x08
0x065a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x065d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0660: mov_imm:
	regs[5] = 0x2dae8f5c, opcode= 0x01
0x0666: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x066f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0672: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0678: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x067e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0681: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0684: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0687: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x068b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0690: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0693: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0696: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0699: mov_imm:
	regs[5] = 0x6adf8b86, opcode= 0x01
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06a8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x06ab: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x06ae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x06b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x06c6: mov_imm:
	regs[5] = 0x581ca6a7, opcode= 0x01
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x06d6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x06db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x06de: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x06e4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x06ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x06ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x06f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x06f6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x06fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x06ff: mov_imm:
	regs[5] = 0x3836952a, opcode= 0x01
0x0705: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0708: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x070b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0714: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0717: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x071a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x071d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0720: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0729: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x072c: mov_imm:
	regs[5] = 0xc8e5460a, opcode= 0x01
0x0732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0735: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0738: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x073e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0744: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0747: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x074a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x074d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0750: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0756: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0759: mov_imm:
	regs[5] = 0xfead55bd, opcode= 0x01
0x075f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0762: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x08
0x076b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x076e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0778: jmp_imm:
	pc += 0x1, opcode= 0x08
0x077d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0780: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0786: mov_imm:
	regs[5] = 0xa5e9b39a, opcode= 0x01
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0792: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07b6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07cb: mov_imm:
	regs[5] = 0xc303362c, opcode= 0x01
0x07d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x07d4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x07d7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x07ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x07f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x07fb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x07fe: mov_imm:
	regs[5] = 0x3abad383, opcode= 0x01
0x0804: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0807: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x080a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0810: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0816: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0819: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x081c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0825: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0828: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x082b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0834: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x08
0x083d: mov_imm:
	regs[5] = 0x533577c9, opcode= 0x01
0x0843: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0846: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0849: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x084c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x084f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0852: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0856: jmp_imm:
	pc += 0x1, opcode= 0x08
0x085b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x085e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0861: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0865: jmp_imm:
	pc += 0x1, opcode= 0x08
0x086a: mov_imm:
	regs[5] = 0xde0b35ed, opcode= 0x01
0x0870: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0873: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0876: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x087c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0882: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0885: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x088f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0894: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0897: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x089d: mov_imm:
	regs[5] = 0xa5b03a4f, opcode= 0x01
0x08a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08a6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x08a9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x08b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x08c1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08ca: mov_imm:
	regs[5] = 0xa0e569, opcode= 0x01
0x08d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x08d3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08dc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x08e2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x08ee: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x08f1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x08f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0900: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0904: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x090c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x090f: mov_imm:
	regs[5] = 0x661c51cc, opcode= 0x01
0x0915: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x08
0x091e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0921: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x08
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0933: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0942: mov_imm:
	regs[5] = 0xf9e3fd4, opcode= 0x01
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x094e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0954: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x095a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x095d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0960: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0963: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x08
0x096c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x096f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0978: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0981: mov_imm:
	regs[5] = 0x2d8bcd5, opcode= 0x01
0x0987: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x098a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x098d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0996: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0999: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x099c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x099f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09a5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x09a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ae: mov_imm:
	regs[5] = 0xf42b7e56, opcode= 0x01
0x09b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x09c0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x09c6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x09cc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x09cf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x09d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x09d8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x09ed: mov_imm:
	regs[5] = 0xbf9a0881, opcode= 0x01
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x09fc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x09ff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a08: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a18: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a1d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a23: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a2c: mov_imm:
	regs[5] = 0xdab115c6, opcode= 0x01
0x0a32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a35: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a38: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a3e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0a44: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0a47: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a5c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a62: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a65: mov_imm:
	regs[5] = 0x16feb7cc, opcode= 0x01
0x0a6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a6e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a71: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a74: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a77: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0a7d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a81: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0a86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0a89: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a8c: mov_imm:
	regs[5] = 0xc747eda7, opcode= 0x01
0x0a92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0a95: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a98: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0a9e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0aa4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0aa7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0aaa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ab0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ab3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ab6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ab9: mov_imm:
	regs[5] = 0xa0ce7e6d, opcode= 0x01
0x0abf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ac2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ac5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ac8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0acb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ad4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0ad7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0adb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ae0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ae9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0aec: mov_imm:
	regs[5] = 0x24df3e12, opcode= 0x01
0x0af2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0af5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b04: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b10: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b13: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b1c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b22: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b25: mov_imm:
	regs[5] = 0x1638e975, opcode= 0x01
0x0b2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b34: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b37: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0b3a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0b3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b43: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b49: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b4c: mov_imm:
	regs[5] = 0x197a1510, opcode= 0x01
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b5c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b61: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b64: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0b6a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0b70: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b73: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b76: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0b7c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0b82: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b86: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b8b: mov_imm:
	regs[5] = 0xb9ea92af, opcode= 0x01
0x0b91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0b94: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b98: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0b9d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ba6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ba9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0baf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0bb5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0bb9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bbe: mov_imm:
	regs[5] = 0xb6fdac95, opcode= 0x01
0x0bc4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bcd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bd6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0bdc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0be2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0be5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0be8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0beb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0bee: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bf2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0bf7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0bfa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0bfd: mov_imm:
	regs[5] = 0x78273648, opcode= 0x01
0x0c03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c06: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c09: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c1b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c1f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c24: mov_imm:
	regs[5] = 0xace1ff55, opcode= 0x01
0x0c2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c2e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c33: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c3c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c48: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0c4e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c51: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c57: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c5a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c5d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c60: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c63: mov_imm:
	regs[5] = 0x8a6445dd, opcode= 0x01
0x0c69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c72: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0c82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c87: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0c8d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c90: mov_imm:
	regs[5] = 0xf324e57c, opcode= 0x01
0x0c97: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0c9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0c9f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ca2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ca8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0caf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cb4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0cb7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0cba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cc6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ccf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0cd8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0cdb: mov_imm:
	regs[5] = 0x54419d7e, opcode= 0x01
0x0ce2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ce7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0cea: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ced: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0cf0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0cf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0cf9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0cfc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0cff: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d02: mov_imm:
	regs[5] = 0xb056cdaa, opcode= 0x01
0x0d08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d0b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d0e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d14: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d20: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d23: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d32: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d41: mov_imm:
	regs[5] = 0x91cfa647, opcode= 0x01
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d4a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d4d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d50: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d54: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d5f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d62: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0d66: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d6b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d74: mov_imm:
	regs[5] = 0x4cb94ffa, opcode= 0x01
0x0d7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0d83: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d86: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0d8c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0d92: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d95: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0d9e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0da1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0da4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0da7: mov_imm:
	regs[5] = 0x3fdb39a, opcode= 0x01
0x0dad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0db0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0db3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0dbc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0dbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0dc5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0dc8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0dcb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0dce: mov_imm:
	regs[5] = 0x62f47322, opcode= 0x01
0x0dd4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ddd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0de0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0de6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0dec: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0def: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dfb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0dfe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e04: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e07: mov_imm:
	regs[5] = 0x2f20bb3d, opcode= 0x01
0x0e0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e10: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e13: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e16: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e1f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e25: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e28: mov_imm:
	regs[5] = 0x6229de33, opcode= 0x01
0x0e2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e31: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e34: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0e3a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0e40: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e43: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e5e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e67: mov_imm:
	regs[5] = 0xb340e645, opcode= 0x01
0x0e6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e76: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0e7f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e82: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0e8b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0e91: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e94: mov_imm:
	regs[5] = 0x7c1c0727, opcode= 0x01
0x0e9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0e9d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ea0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ea6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0eac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0eaf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0eb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0eb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ebe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ec1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ec4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0ec7: mov_imm:
	regs[5] = 0xf2682cc1, opcode= 0x01
0x0ecd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0ed1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0ed6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0eda: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0edf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ee2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ee5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ee8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0eeb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0eee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0ef1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0efa: mov_imm:
	regs[5] = 0x90d7d9d, opcode= 0x01
0x0f01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f09: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f0c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f18: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f24: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f28: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f2d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f34: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f3c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f42: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f45: mov_imm:
	regs[5] = 0xba301efa, opcode= 0x01
0x0f4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f4e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f51: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f54: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f5d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f6c: mov_imm:
	regs[5] = 0xe8304b1d, opcode= 0x01
0x0f72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0f76: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f7b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f7e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0f84: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0f90: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f93: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fa2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fa5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0fa9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fae: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0fb1: mov_imm:
	regs[5] = 0xd5691766, opcode= 0x01
0x0fb8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fc0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fc9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0fcc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0fd0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x0fd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fd8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x0fdb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x0fe1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0fe4: mov_imm:
	regs[5] = 0xe2b294b0, opcode= 0x01
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1002: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x08
0x100b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x100e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1011: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1015: jmp_imm:
	pc += 0x1, opcode= 0x08
0x101a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x101d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1020: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1023: mov_imm:
	regs[5] = 0x469eb888, opcode= 0x01
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x102f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1032: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1035: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x08
0x103e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1041: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1044: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1048: jmp_imm:
	pc += 0x1, opcode= 0x08
0x104d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1050: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1053: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1056: mov_imm:
	regs[5] = 0xeaba062a, opcode= 0x01
0x105c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x105f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1062: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1068: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1074: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x107a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x107d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1080: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1083: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1086: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1089: mov_imm:
	regs[5] = 0x13e55514, opcode= 0x01
0x108f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1092: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1095: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x08
0x109e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x10a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10ad: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x10b3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x10b6: mov_imm:
	regs[5] = 0x2b3893f0, opcode= 0x01
0x10bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x10bf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x10c2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x10c8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x10cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10d4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10dd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x10e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x10e6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x10ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x10f2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x10f5: mov_imm:
	regs[5] = 0x7341427e, opcode= 0x01
0x10fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x10fe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1101: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1104: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1107: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1110: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1113: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1116: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1119: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x111c: mov_imm:
	regs[5] = 0x537be860, opcode= 0x01
0x1122: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x08
0x112b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x112e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x08
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1146: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1149: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1152: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1155: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1158: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x115b: mov_imm:
	regs[5] = 0xc2d78d1a, opcode= 0x01
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1167: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x116a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x116d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1171: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1176: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1179: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x117c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1185: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1188: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x118b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x118e: mov_imm:
	regs[5] = 0x8699143c, opcode= 0x01
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x08
0x119a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x119d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x11b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11b8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11c1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11dc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x11e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x11ee: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x11f1: mov_imm:
	regs[5] = 0xebf8971, opcode= 0x01
0x11f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x11fa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1207: jmp_imm:
	pc += 0x1, opcode= 0x08
0x120c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1215: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1218: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x121b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x121e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1221: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1224: mov_imm:
	regs[5] = 0xaf7c64d5, opcode= 0x01
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1230: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1239: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x123c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1242: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1248: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1251: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1254: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x08
0x125d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1260: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1264: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1269: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x126c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x126f: mov_imm:
	regs[5] = 0x3895d8d2, opcode= 0x01
0x1275: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1278: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x127b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x127e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1281: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1284: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1287: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x128b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1290: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1293: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1296: mov_imm:
	regs[5] = 0xe1758da7, opcode= 0x01
0x129c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x129f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x12a2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x12a8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x12ae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x12b1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12c0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12cc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x12cf: mov_imm:
	regs[5] = 0x6577887b, opcode= 0x01
0x12d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x12d8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12e1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x12e4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x12f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x12f9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x12ff: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1303: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1308: mov_imm:
	regs[5] = 0x12c1fd0a, opcode= 0x01
0x130e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1314: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1338: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1341: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1344: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x08
0x134d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1359: mov_imm:
	regs[5] = 0x8fcec93, opcode= 0x01
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1368: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x136b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x136f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1374: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1377: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x137a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x137d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1380: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1384: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1389: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x138c: mov_imm:
	regs[5] = 0xd9a73a71, opcode= 0x01
0x1392: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1395: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x08
0x139e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13aa: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x13b0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x13b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13c8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x13cb: mov_imm:
	regs[5] = 0x122d1bc2, opcode= 0x01
0x13d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13e3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x13e6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x13e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x13ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x13f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1401: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1404: mov_imm:
	regs[5] = 0x9a0725b5, opcode= 0x01
0x140a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1413: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1416: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x141c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1422: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1425: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x08
0x142e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1434: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1437: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x143a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x143d: mov_imm:
	regs[5] = 0x488c31be, opcode= 0x01
0x1443: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1447: jmp_imm:
	pc += 0x1, opcode= 0x08
0x144c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x144f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1452: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1455: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1458: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x145b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x145e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1467: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x146a: mov_imm:
	regs[5] = 0x3d6c5f70, opcode= 0x01
0x1470: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1473: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1476: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x147c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1482: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x08
0x148b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x148e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1491: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1494: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x08
0x149d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x14a3: mov_imm:
	regs[5] = 0x85a8d85e, opcode= 0x01
0x14a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x14af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14b8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x14c7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x14d6: mov_imm:
	regs[5] = 0x563d3c1f, opcode= 0x01
0x14dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x14df: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x14e2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14ee: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x14f4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x14fd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1500: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1504: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1509: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x150c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1515: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1518: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1521: mov_imm:
	regs[5] = 0x199ee1a7, opcode= 0x01
0x1527: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x152a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x152d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1536: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x153a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x153f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1548: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x154b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x154e: mov_imm:
	regs[5] = 0xc1d928fc, opcode= 0x01
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x08
0x155a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x155d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1560: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1566: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x156c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x156f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1572: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1575: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1578: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x157b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1584: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1587: mov_imm:
	regs[5] = 0xc56a22de, opcode= 0x01
0x158d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1590: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1593: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x08
0x159c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x159f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15ab: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15b1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x15b4: mov_imm:
	regs[5] = 0x3f2cd466, opcode= 0x01
0x15ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15c3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x15c6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x15cc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15d8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x15db: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x15df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x15e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x15ea: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x15f0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x15f3: mov_imm:
	regs[5] = 0xfba46347, opcode= 0x01
0x15f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x15fc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x15ff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1602: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1605: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1608: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x160b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x160e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1611: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1614: mov_imm:
	regs[5] = 0xfcbd7250, opcode= 0x01
0x161a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x161d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1620: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1626: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x162c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x162f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1633: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1638: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x163b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x163e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1647: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x164a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x164d: mov_imm:
	regs[5] = 0x16c1354a, opcode= 0x01
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1659: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x165c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x165f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1662: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1666: jmp_imm:
	pc += 0x1, opcode= 0x08
0x166b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x08
0x167d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1680: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1683: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1686: mov_imm:
	regs[5] = 0xca6d55bc, opcode= 0x01
0x168c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1698: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x16a4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x16a7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x16aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16b6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16b9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x16c5: mov_imm:
	regs[5] = 0xef545040, opcode= 0x01
0x16cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16ce: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x16d1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x16d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16da: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x16dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x16e9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x16ef: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x16f2: mov_imm:
	regs[5] = 0x2d5e7485, opcode= 0x01
0x16f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x16fb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x16ff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1704: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x170b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1710: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1716: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1719: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x171c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x171f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1722: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1725: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x172b: mov_imm:
	regs[5] = 0x718e877b, opcode= 0x01
0x1731: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1734: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1737: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x173a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1740: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1743: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1746: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1749: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x174c: mov_imm:
	regs[5] = 0xfbee10e6, opcode= 0x01
0x1752: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1755: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1758: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x175e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1765: jmp_imm:
	pc += 0x1, opcode= 0x08
0x176a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x176d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1770: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1773: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1776: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x177f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1782: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1785: mov_imm:
	regs[5] = 0x784a25b5, opcode= 0x01
0x178b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x178e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1791: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1794: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1797: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x179b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17a3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17a9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17b2: mov_imm:
	regs[5] = 0x378f878b, opcode= 0x01
0x17b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x17bb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17c4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x17ca: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17d6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x17da: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17df: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x17e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17e6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x17ee: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x17fa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x17fd: mov_imm:
	regs[5] = 0x8956893a, opcode= 0x01
0x1803: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x08
0x180c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x180f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1818: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x181b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1827: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x182a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x182d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1830: mov_imm:
	regs[5] = 0xc233f588, opcode= 0x01
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x08
0x183c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x183f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1842: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1848: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x184e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1851: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x08
0x185a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x185d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x186f: mov_imm:
	regs[5] = 0x4fbe01d5, opcode= 0x01
0x1875: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1878: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x187e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1887: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x188a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x188e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1893: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1896: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x189f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x18a2: mov_imm:
	regs[5] = 0x64446ed3, opcode= 0x01
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x18b1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x18b4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x18ba: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x18c0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18c9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x18cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x18d3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18d8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x18de: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18e7: mov_imm:
	regs[5] = 0xc0c4eb97, opcode= 0x01
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x18f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1905: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x08
0x190e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1912: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1920: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1929: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x192c: mov_imm:
	regs[5] = 0xbea389ed, opcode= 0x01
0x1933: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1938: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1941: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1945: jmp_imm:
	pc += 0x1, opcode= 0x08
0x194a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1956: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x195c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x195f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1962: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x08
0x196b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x196e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1972: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1977: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x197a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x197d: mov_imm:
	regs[5] = 0x6d2323f6, opcode= 0x01
0x1983: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1986: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1989: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1992: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x08
0x199b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x199e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19a7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x19aa: mov_imm:
	regs[5] = 0xf9d3fc27, opcode= 0x01
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19b9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x19bc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x19c2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x19c8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x19e0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x19ec: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x19ef: mov_imm:
	regs[5] = 0xb04f38d2, opcode= 0x01
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x19fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x19fe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a01: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a04: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a08: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a13: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a1a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a1f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a28: mov_imm:
	regs[5] = 0x2d4c2799, opcode= 0x01
0x1a2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a31: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a34: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a40: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1a46: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a49: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a4d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a58: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a5e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a61: mov_imm:
	regs[5] = 0xf0a94016, opcode= 0x01
0x1a67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a6a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a6d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a70: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1a7f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1a88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1a8b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a8e: mov_imm:
	regs[5] = 0xbeade222, opcode= 0x01
0x1a94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1a97: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a9a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1aa0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1aac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1aaf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ab8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1abb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ac4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ac7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1aca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1acd: mov_imm:
	regs[5] = 0x213b4f02, opcode= 0x01
0x1ad3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ad6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ad9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1adc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1adf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ae2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ae5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ae8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1aeb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1af4: mov_imm:
	regs[5] = 0xec4da3a1, opcode= 0x01
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b03: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b07: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b18: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b1e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b21: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b2a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b30: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b33: mov_imm:
	regs[5] = 0x5aee14c, opcode= 0x01
0x1b39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b3c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b45: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b4e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1b51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b55: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b5d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b60: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b63: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b66: mov_imm:
	regs[5] = 0x2470a714, opcode= 0x01
0x1b6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1b6f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b73: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b78: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1b7e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1b8a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b8d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b93: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1b96: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b99: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1b9c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b9f: mov_imm:
	regs[5] = 0x972c6f07, opcode= 0x01
0x1ba5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ba9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1bb2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bb7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1bba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1bbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bc3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1bc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1bc9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1bcc: mov_imm:
	regs[5] = 0x3a64cf71, opcode= 0x01
0x1bd3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1bdb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1bde: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1be4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1bea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1bed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1bf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c02: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c0e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c11: mov_imm:
	regs[5] = 0xbc7b87bf, opcode= 0x01
0x1c17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c1a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c1d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c26: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c35: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c41: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c4a: mov_imm:
	regs[5] = 0xf99214ed, opcode= 0x01
0x1c50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c53: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c56: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c62: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1c68: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c6b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c7a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c7d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1c80: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c83: mov_imm:
	regs[5] = 0xd22fd1fd, opcode= 0x01
0x1c8a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1c8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1c92: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c95: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c98: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ca4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ca7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1caa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1cad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1cb0: mov_imm:
	regs[5] = 0x48e16b99, opcode= 0x01
0x1cb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cbf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1cc2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cce: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1cd4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1cd8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cdd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1ce0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ce3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1cf2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1cf5: mov_imm:
	regs[5] = 0xa49fe1ac, opcode= 0x01
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d04: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d07: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d0a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d13: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d19: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d1c: mov_imm:
	regs[5] = 0xd416d14e, opcode= 0x01
0x1d22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d25: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d28: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d34: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1d3a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d3d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d46: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d4c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d4f: mov_imm:
	regs[5] = 0x4d5ee52d, opcode= 0x01
0x1d55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d59: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d5e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d61: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d6a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1d74: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d79: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1d85: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d88: mov_imm:
	regs[5] = 0xa743089e, opcode= 0x01
0x1d8e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d9a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1da1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dbe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1dc1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1dc4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1dc7: mov_imm:
	regs[5] = 0x1a930d6a, opcode= 0x01
0x1dcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dd6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ddf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1de8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1deb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1df4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1dfd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e09: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e12: mov_imm:
	regs[5] = 0xa873709, opcode= 0x01
0x1e19: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e27: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e2a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1e30: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1e36: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e3a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e3f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e48: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e4e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e51: mov_imm:
	regs[5] = 0xc436e3db, opcode= 0x01
0x1e57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e60: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e64: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e69: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e72: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1e75: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e78: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1e7b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1e82: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e87: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e8a: mov_imm:
	regs[5] = 0x85b8d7df, opcode= 0x01
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1e96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1e99: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e9c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1ea2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1ea8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1eab: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1eae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1eb2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1eb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1eba: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ebd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ec0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ec3: mov_imm:
	regs[5] = 0xdca485ee, opcode= 0x01
0x1ec9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ecc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ecf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1ed2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1ed5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ed8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1edb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ede: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1ee1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ee4: mov_imm:
	regs[5] = 0x14ee9b57, opcode= 0x01
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1ef0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ef3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1efc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f02: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f08: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f0b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f14: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f20: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f23: mov_imm:
	regs[5] = 0xd2dada5e, opcode= 0x01
0x1f29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f32: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f3b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f47: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f4d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f50: mov_imm:
	regs[5] = 0x572f0b82, opcode= 0x01
0x1f56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f5f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f62: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1f68: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1f6f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1f74: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f77: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1f80: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1f86: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f89: mov_imm:
	regs[5] = 0xf3b26658, opcode= 0x01
0x1f8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1f92: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f95: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f98: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fa1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fa4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fa7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1faa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1fad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1fb0: mov_imm:
	regs[5] = 0x3ca6368f, opcode= 0x01
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fc5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1fc8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x1fce: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1fd7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1fda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x1fe1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x1fe6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fe9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x1fec: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1fef: mov_imm:
	regs[5] = 0x2e297b12, opcode= 0x01
0x1ff5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x1ff8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ffb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1ffe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2001: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x08
0x200a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x200d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2028: mov_imm:
	regs[5] = 0x909dfb6, opcode= 0x01
0x202e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2032: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2037: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2040: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2046: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x204c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x204f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2052: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2055: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x08
0x205e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2061: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2064: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2067: mov_imm:
	regs[5] = 0x346f95a6, opcode= 0x01
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2073: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2076: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2079: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2085: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x08
0x208e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2091: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2094: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x08
0x209d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x20a0: mov_imm:
	regs[5] = 0xc249f600, opcode= 0x01
0x20a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x20a9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x20ac: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x20b2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x20b8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x20bb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x20be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20cb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20d0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x20d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20dc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x20df: mov_imm:
	regs[5] = 0x2a5ccf27, opcode= 0x01
0x20e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x20e8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x20eb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x20ee: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x20f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x20f7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x20fd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2100: mov_imm:
	regs[5] = 0x63c52a18, opcode= 0x01
0x2106: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2109: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2112: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2118: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x211e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2136: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2139: mov_imm:
	regs[5] = 0xd7f0df62, opcode= 0x01
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2142: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2145: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2148: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x214b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x214e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2151: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2154: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x215a: mov_imm:
	regs[5] = 0xafde42d3, opcode= 0x01
0x2160: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2169: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x216c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2172: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2178: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x217b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2184: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2187: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x218a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x218d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2190: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2193: mov_imm:
	regs[5] = 0x87cc960a, opcode= 0x01
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x219f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x21a2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x21a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21ae: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x21b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21b8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x21c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21cc: mov_imm:
	regs[5] = 0xd4009ef5, opcode= 0x01
0x21d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x21d5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x21d8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x21de: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x21e4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x21e7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x21f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x21fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2202: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x08
0x220b: mov_imm:
	regs[5] = 0xa0beb8e5, opcode= 0x01
0x2212: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2217: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2220: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2223: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x08
0x222c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x222f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2233: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2238: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x223c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2241: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2245: jmp_imm:
	pc += 0x1, opcode= 0x08
0x224a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x224d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2250: mov_imm:
	regs[5] = 0x9fcf3bb6, opcode= 0x01
0x2256: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x225a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x225f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2262: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2268: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x226e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2271: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2275: jmp_imm:
	pc += 0x1, opcode= 0x08
0x227a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2283: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2286: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2289: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x228c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x228f: mov_imm:
	regs[5] = 0xde5cc6eb, opcode= 0x01
0x2295: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2298: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22a1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22b3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x22bf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22c8: mov_imm:
	regs[5] = 0x6d720b38, opcode= 0x01
0x22ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x22d1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x22d4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x22da: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x22e0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x22e4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x22f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2301: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2304: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2307: mov_imm:
	regs[5] = 0x9db853b8, opcode= 0x01
0x230d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2313: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2316: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2319: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x231c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x231f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2322: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2325: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x08
0x232e: mov_imm:
	regs[5] = 0xefb5b1de, opcode= 0x01
0x2334: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2337: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x233a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2346: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x234c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x234f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2356: jmp_imm:
	pc += 0x1, opcode= 0x08
0x235b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x235f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2364: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2367: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x236a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x236d: mov_imm:
	regs[5] = 0x2be8005d, opcode= 0x01
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2379: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2382: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2386: jmp_imm:
	pc += 0x1, opcode= 0x08
0x238b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x238e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2391: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2394: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x239a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x239d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x23a0: mov_imm:
	regs[5] = 0x84336b74, opcode= 0x01
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23af: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23b8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x23be: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x23c4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23cd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x23d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x23d6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x23dc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x23df: mov_imm:
	regs[5] = 0x4e620844, opcode= 0x01
0x23e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x23e8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x23ec: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23f1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x23fa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x23fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2400: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2404: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2409: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x240d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2412: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2416: jmp_imm:
	pc += 0x1, opcode= 0x08
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x241e: mov_imm:
	regs[5] = 0x1f211d57, opcode= 0x01
0x2424: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x08
0x242d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2448: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x244b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x244e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2451: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2457: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x245a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2463: mov_imm:
	regs[5] = 0x866682ac, opcode= 0x01
0x2469: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x246c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x246f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2472: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2475: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2478: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x247b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x247e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2487: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x248a: mov_imm:
	regs[5] = 0x350aec3, opcode= 0x01
0x2490: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2493: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x08
0x249c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x24a2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x24a8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x24ab: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x24ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24ba: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x24c9: mov_imm:
	regs[5] = 0x54b5104b, opcode= 0x01
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x24d5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x24d8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x24db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24ed: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x24f3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x24f7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x24fc: mov_imm:
	regs[5] = 0xbd67bc93, opcode= 0x01
0x2502: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2506: jmp_imm:
	pc += 0x1, opcode= 0x08
0x250b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x250e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2514: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x251a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x251d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2523: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2526: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2529: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x252d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2532: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x08
0x253b: mov_imm:
	regs[5] = 0x880824f7, opcode= 0x01
0x2542: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2547: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2550: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2553: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2556: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x255a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x255f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2565: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2568: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x256b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x256e: mov_imm:
	regs[5] = 0x1ca68a59, opcode= 0x01
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x08
0x257a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x257d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2580: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x08
0x258c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2592: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2595: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2598: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x259b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x259e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x25a4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x25a7: mov_imm:
	regs[5] = 0x7d684c5d, opcode= 0x01
0x25ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25b0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x25b3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x25b6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x25b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25bf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x25c5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x25c8: mov_imm:
	regs[5] = 0xdb1d103, opcode= 0x01
0x25ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x25d1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x25d4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25e0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x25e6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25ef: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x25f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x25fe: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2601: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2604: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x08
0x260d: mov_imm:
	regs[5] = 0x3ebacdb0, opcode= 0x01
0x2613: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2616: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x261a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x261f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2622: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2625: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2628: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x262b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x262e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2631: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x08
0x263a: mov_imm:
	regs[5] = 0x9cf53b5d, opcode= 0x01
0x2640: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2643: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2646: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2652: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2658: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x265b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x265f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2668: jmp_imm:
	pc += 0x1, opcode= 0x08
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2670: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2673: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x08
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x267f: mov_imm:
	regs[5] = 0xfa415d55, opcode= 0x01
0x2686: jmp_imm:
	pc += 0x1, opcode= 0x08
0x268b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2697: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26a0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x26a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26af: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26bb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x26be: mov_imm:
	regs[5] = 0x9eb43b5a, opcode= 0x01
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x26ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26d3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26dc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x26e2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x26e8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x26eb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x26ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x26f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2700: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2703: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x08
0x270c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x270f: mov_imm:
	regs[5] = 0x1dd4962a, opcode= 0x01
0x2715: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2718: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x271b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x271e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2722: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2727: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x272a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x272d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2730: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2733: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2736: mov_imm:
	regs[5] = 0xcf37e305, opcode= 0x01
0x273c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x273f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2742: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x08
0x274e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x08
0x275a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x275e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2763: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2767: jmp_imm:
	pc += 0x1, opcode= 0x08
0x276c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2770: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2775: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2778: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x277b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2784: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x08
0x278d: mov_imm:
	regs[5] = 0x6779664, opcode= 0x01
0x2794: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2799: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x279c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x279f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x27a2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x27a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27b1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x27ba: mov_imm:
	regs[5] = 0x56346a8, opcode= 0x01
0x27c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27c3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x27c6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x27cc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x27d2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x27d5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x27e4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x27ee: jmp_imm:
	pc += 0x1, opcode= 0x08
0x27f3: mov_imm:
	regs[5] = 0xa0218d17, opcode= 0x01
0x27f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x27fc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2803: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2808: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2811: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2814: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2817: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x281a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x281d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2820: mov_imm:
	regs[5] = 0x28dd3c6b, opcode= 0x01
0x2826: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2829: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x282c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2832: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2838: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x283b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x283e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2841: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2845: jmp_imm:
	pc += 0x1, opcode= 0x08
0x284a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x284d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2850: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2853: mov_imm:
	regs[5] = 0x2e267fa4, opcode= 0x01
0x2859: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x285c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x285f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2863: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2868: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2871: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2874: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2877: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2880: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2883: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2886: mov_imm:
	regs[5] = 0xc6b4ef4f, opcode= 0x01
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2892: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x08
0x289b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x289e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x28a4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x28ad: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x28b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28c9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28d7: mov_imm:
	regs[5] = 0xc5bc20dd, opcode= 0x01
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x28e0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x28e3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x28ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x28f5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x28fb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x28fe: mov_imm:
	regs[5] = 0x75093ef1, opcode= 0x01
0x2904: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2907: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x290a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2910: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2916: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2919: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x291c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x291f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2922: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2925: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x08
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2931: mov_imm:
	regs[5] = 0xdca2b1a8, opcode= 0x01
0x2937: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x293b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2940: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2943: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2946: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x294f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2952: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2955: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2958: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2961: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x08
0x296a: mov_imm:
	regs[5] = 0x31eaeb6, opcode= 0x01
0x2970: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2973: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2976: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x297c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2982: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2985: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2988: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x298c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2991: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2994: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2997: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x299a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x299d: mov_imm:
	regs[5] = 0x30343c7a, opcode= 0x01
0x29a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29a6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x29a9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x29b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29b9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29c1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x29ca: mov_imm:
	regs[5] = 0x1b71b7ee, opcode= 0x01
0x29d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x29d3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x29dc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x29e2: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x29e8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x29eb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x29ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x29f4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a00: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a03: mov_imm:
	regs[5] = 0x3362e4ed, opcode= 0x01
0x2a09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a12: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a1b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a1e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a2d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a3f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2a42: mov_imm:
	regs[5] = 0x4a79044c, opcode= 0x01
0x2a48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a4b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a4e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2a54: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2a5a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a5d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a66: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2a6c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a6f: mov_imm:
	regs[5] = 0x812d5d06, opcode= 0x01
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a84: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2a8d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a90: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2a99: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2aa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2aa5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2aa8: mov_imm:
	regs[5] = 0xdd8a5337, opcode= 0x01
0x2aae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ab7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ac0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2acc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2ad2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2adb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ae4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ae7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2aea: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2aed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2af3: mov_imm:
	regs[5] = 0x2c68b8ee, opcode= 0x01
0x2af9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2afc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b05: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b08: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b17: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b29: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b2c: mov_imm:
	regs[5] = 0x3ed11665, opcode= 0x01
0x2b32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b36: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b3e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2b44: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2b4a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2b4d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2b50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b56: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b5c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b60: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b65: mov_imm:
	regs[5] = 0x4bce0390, opcode= 0x01
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b7a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2b83: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2b8f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b92: mov_imm:
	regs[5] = 0x794acae5, opcode= 0x01
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2b9e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ba1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2baa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2bb0: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2bb6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2bb9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2bbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bc2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2bc8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bd1: mov_imm:
	regs[5] = 0xfae2fc0, opcode= 0x01
0x2bd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2bda: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2bdd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2be0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2be3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2be6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2bf6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2bfb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2bfe: mov_imm:
	regs[5] = 0xa6694225, opcode= 0x01
0x2c04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c07: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c0b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c10: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c16: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c22: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c25: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c2e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c3a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2c3d: mov_imm:
	regs[5] = 0xc72a4838, opcode= 0x01
0x2c43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c4c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c4f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2c53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c58: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2c6d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c76: mov_imm:
	regs[5] = 0xacdd7784, opcode= 0x01
0x2c7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2c80: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2c85: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c97: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ca3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ca6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ca9: mov_imm:
	regs[5] = 0xb131eb7d, opcode= 0x01
0x2cb0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2cb9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2cc1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2cc4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2cc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ccd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2cd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2cd3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2cd6: mov_imm:
	regs[5] = 0x1c47cb9d, opcode= 0x01
0x2cdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2cdf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ce2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2ce8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2cf4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2cf7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2cfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d01: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d06: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d0c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d0f: mov_imm:
	regs[5] = 0xcae54f3a, opcode= 0x01
0x2d16: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d1b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d1e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d21: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d24: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d2e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d33: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d39: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d42: mov_imm:
	regs[5] = 0x4a5ec732, opcode= 0x01
0x2d49: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d51: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d5a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2d60: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2d66: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d69: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2d78: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d84: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d87: mov_imm:
	regs[5] = 0xae0a491, opcode= 0x01
0x2d8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2d96: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d99: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d9c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2da2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2da5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2db1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2db4: mov_imm:
	regs[5] = 0x6757cd5b, opcode= 0x01
0x2dba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dbe: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2dc3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2dc6: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2dcc: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2dd2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2dd5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ddb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2dde: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2de7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2dea: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ded: mov_imm:
	regs[5] = 0x89777cc0, opcode= 0x01
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2df9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2dfc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e03: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e08: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e17: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e1a: mov_imm:
	regs[5] = 0x7886eb9b, opcode= 0x01
0x2e20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e24: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e29: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e2c: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e32: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2e38: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2e3b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2e3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e44: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e4a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e53: mov_imm:
	regs[5] = 0xb8e50f8b, opcode= 0x01
0x2e59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e62: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e65: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e68: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2e71: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2e78: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e7d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e80: mov_imm:
	regs[5] = 0x6a7b0d70, opcode= 0x01
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2e8f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2e98: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2e9f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2eb3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2eb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2eb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ec5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ece: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2ed1: mov_imm:
	regs[5] = 0x6f29d4c6, opcode= 0x01
0x2ed7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2eda: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2edd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2ee0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2ee9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2eec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2eef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ef2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2ef5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ef8: mov_imm:
	regs[5] = 0xe7aa7c9f, opcode= 0x01
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f07: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f0a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f10: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f16: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f1f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f28: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f2e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f37: mov_imm:
	regs[5] = 0xc3f417c1, opcode= 0x01
0x2f3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f46: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f4f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f58: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2f67: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f6a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2f6d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f76: mov_imm:
	regs[5] = 0xa07d1787, opcode= 0x01
0x2f7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2f7f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2f88: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x2f8e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x2f94: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f97: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fa6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fa9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2fad: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fb2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fbb: mov_imm:
	regs[5] = 0x30f4f3f7, opcode= 0x01
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2fcb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2fd3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2fd6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x2feb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2fee: mov_imm:
	regs[5] = 0x61ea4f47, opcode= 0x01
0x2ff4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x2ff7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ffa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3000: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3006: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3009: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x300c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3018: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x301b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x301e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3027: mov_imm:
	regs[5] = 0x2f2aa63e, opcode= 0x01
0x302d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3030: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3034: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x303c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x303f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3051: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3054: mov_imm:
	regs[5] = 0x1f85148d, opcode= 0x01
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3063: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3066: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x306c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3078: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x307b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3084: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3087: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3090: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3099: mov_imm:
	regs[5] = 0xbc22688b, opcode= 0x01
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x30a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x30ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x30b7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30c9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30d2: mov_imm:
	regs[5] = 0x747ba825, opcode= 0x01
0x30d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x30df: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30e4: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x30ea: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x30f9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3102: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3108: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x310b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3111: mov_imm:
	regs[5] = 0x6ffde059, opcode= 0x01
0x3118: jmp_imm:
	pc += 0x1, opcode= 0x08
0x311d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3120: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3123: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x312f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3132: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3135: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3138: mov_imm:
	regs[5] = 0x4926c51e, opcode= 0x01
0x313e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3142: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3147: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3150: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x08
0x315c: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3162: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3165: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x316b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x316e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3177: mov_imm:
	regs[5] = 0xe5b43bcd, opcode= 0x01
0x317d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3189: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x318c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x318f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3195: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x08
0x319e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31a7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x31aa: mov_imm:
	regs[5] = 0x20fb9763, opcode= 0x01
0x31b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31b9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x31bc: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x31c3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31c8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x31ce: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x31d1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x31e6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x31e9: mov_imm:
	regs[5] = 0x353f8d3f, opcode= 0x01
0x31ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x08
0x31f8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x31fb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x31fe: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x08
0x320d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3213: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3216: mov_imm:
	regs[5] = 0x1ed7599d, opcode= 0x01
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3225: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3228: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x322e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3234: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x08
0x323d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3240: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3246: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x324a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x324f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3258: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x325b: mov_imm:
	regs[5] = 0x42bec51, opcode= 0x01
0x3261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x08
0x326a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x326d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3270: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3273: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x327a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x327f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3282: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3286: jmp_imm:
	pc += 0x1, opcode= 0x08
0x328b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x328e: mov_imm:
	regs[5] = 0xa6679446, opcode= 0x01
0x3294: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x08
0x329d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32a0: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x32a6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x32ac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x32af: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x32b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32b8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32be: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x32c1: mov_imm:
	regs[5] = 0x601630cc, opcode= 0x01
0x32c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x32ca: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x32d9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x32df: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x32e2: mov_imm:
	regs[5] = 0xdc776b56, opcode= 0x01
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x32f1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32f5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x32fa: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3306: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x330d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3312: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3315: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x332a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x332d: mov_imm:
	regs[5] = 0x93e0e41f, opcode= 0x01
0x3333: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3336: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3339: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x333c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x333f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3342: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3345: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x334b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3354: mov_imm:
	regs[5] = 0x7d46abc6, opcode= 0x01
0x335a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x335d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3360: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3366: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x336c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x336f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3372: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3375: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3378: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x337c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3381: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3384: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x08
0x338d: mov_imm:
	regs[5] = 0x88214443, opcode= 0x01
0x3393: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3396: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3399: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33a2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x33a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33ab: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33af: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33c0: mov_imm:
	regs[5] = 0x818915f3, opcode= 0x01
0x33c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x33c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33d2: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x33d8: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x33e2: jmp_imm:
	pc += 0x1, opcode= 0x08
0x33e7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x33ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x33f0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x33f6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x33f9: mov_imm:
	regs[5] = 0x5bae3f8d, opcode= 0x01
0x33ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3406: jmp_imm:
	pc += 0x1, opcode= 0x08
0x340b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x340e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x341a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x341d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3423: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3426: mov_imm:
	regs[5] = 0xd10a3acc, opcode= 0x01
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3435: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3438: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x343e: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3445: jmp_imm:
	pc += 0x1, opcode= 0x08
0x344a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x344d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3450: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3454: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3459: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x345c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x345f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3462: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x08
0x346b: mov_imm:
	regs[5] = 0x51f86e74, opcode= 0x01
0x3471: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3474: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3478: jmp_imm:
	pc += 0x1, opcode= 0x08
0x347d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3480: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3483: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3489: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x348c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x348f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3492: mov_imm:
	regs[5] = 0xde2b454e, opcode= 0x01
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x349b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x349e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x34a4: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x34aa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x34ad: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x34b1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x34d1: mov_imm:
	regs[5] = 0xd490e2fc, opcode= 0x01
0x34d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x34da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x34dd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x34e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x34e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x08
0x34ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x34f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x34f8: mov_imm:
	regs[5] = 0x25d297de, opcode= 0x01
0x34fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3501: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3504: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3510: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x3516: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x351c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3522: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3526: jmp_imm:
	pc += 0x1, opcode= 0x08
0x352b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3534: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3537: mov_imm:
	regs[5] = 0xdd13aff, opcode= 0x01
0x353d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3540: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3543: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3546: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x354f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3552: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3555: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3558: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x355b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x355e: mov_imm:
	regs[5] = 0x33a3b381, opcode= 0x01
0x3564: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3576: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3585: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3588: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x358c: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x359a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x359e: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35a3: mov_imm:
	regs[5] = 0x74ce88fc, opcode= 0x01
0x35a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x35bc: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x35c7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x35d6: mov_imm:
	regs[5] = 0xcf75e5b6, opcode= 0x01
0x35dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x35e0: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35e5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x35e8: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x35ee: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x35f4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x35f8: jmp_imm:
	pc += 0x1, opcode= 0x08
0x35fd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3600: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3603: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3606: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3609: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x360c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x360f: mov_imm:
	regs[5] = 0x101a48d5, opcode= 0x01
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x08
0x361b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x361e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3621: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3624: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3633: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3639: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x363c: mov_imm:
	regs[5] = 0x5d4bef3b, opcode= 0x01
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x08
0x364b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x364e: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x3654: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x365a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x365d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3666: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3669: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x366c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x366f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x3672: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3675: mov_imm:
	regs[5] = 0x84a1c664, opcode= 0x01
0x367b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x367e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3684: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x08
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3690: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3693: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3696: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x08
0x369f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x36a2: mov_imm:
	regs[5] = 0xa53cbbed, opcode= 0x01
0x36a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36ac: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36b1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x36b5: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36ba: mov_imm:
	regs[20] = 0x4, opcode= 0x01
0x36c1: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36c6: mov_imm:
	regs[21] = 0x5, opcode= 0x01
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x36d2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x36e7: mov_imm:
	regs[5] = 0xf764e5e7, opcode= 0x01
0x36ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x36f0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x36f3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x36f6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x36f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36fd: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0b
0x3705: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x04
0x370b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x370e: mov_imm:
	regs[5] = 0x44c966c, opcode= 0x01
0x3714: xor_regs:
	regs[4] ^= regs[5], opcode= 0x04
0x3717: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x371a: mov_imm:
	regs[30] = 0x62715c2b, opcode= 0x01
0x3721: jmp_imm:
	pc += 0x1, opcode= 0x08
0x3726: mov_imm:
	regs[31] = 0x43980809, opcode= 0x01
0x372c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x04
0x372f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x04
max register index:31
