# system info ethernet_system on 2019.01.18.12:14:04
system_info:
name,value
DEVICE,5CGXFC5C6F27C7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1547842438
#
#
# Files generated for ethernet_system on 2019.01.18.12:14:04
files:
filepath,kind,attributes,module,is_top
simulation/ethernet_system.vhd,VHDL,,ethernet_system,true
simulation/ethernet_system_ethernet_bridge.vhd,VHDL,,ethernet_system,false
simulation/ethernet_system_sgdma_bridge.vhd,VHDL,,ethernet_system,false
simulation/submodules/ethernet_system_descriptor_memory.hex,HEX,,ethernet_system_descriptor_memory,false
simulation/submodules/ethernet_system_descriptor_memory.v,VERILOG,,ethernet_system_descriptor_memory,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
simulation/submodules/ethernet_system_sgdma_rx.v,VERILOG,,ethernet_system_sgdma_rx,false
simulation/submodules/ethernet_system_sgdma_tx.v,VERILOG,,ethernet_system_sgdma_tx,false
simulation/submodules/ethernet_system_tse_mac.v,VERILOG,,ethernet_system_tse_mac,false
simulation/submodules/ethernet_system_mm_interconnect_0.v,VERILOG,,ethernet_system_mm_interconnect_0,false
simulation/submodules/ethernet_system_mm_interconnect_1.v,VERILOG,,ethernet_system_mm_interconnect_1,false
simulation/submodules/ethernet_system_mm_interconnect_2.v,VERILOG,,ethernet_system_mm_interconnect_2,false
simulation/submodules/ethernet_system_avalon_st_adapter.vhd,VHDL,,ethernet_system_avalon_st_adapter,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/mentor/altera_eth_tse_mac.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_mac.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_eth_tse_mac.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_eth_tse_mac.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_clk_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328checker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328checker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_crc328checker.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_crc328checker.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc328generator.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc328generator.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_crc328generator.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_crc328generator.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_crc32ctl8.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_crc32galois8.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gmii_io.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gmii_io.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_gmii_io.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_gmii_io.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_lb_read_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_lb_wrt_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_hashing.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_hashing.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_hashing.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_hashing.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_host_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_host_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_host_control_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_host_control_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_host_control_small.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_host_control_small.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mac_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mac_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_register_map.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_register_map.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_register_map_small.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_register_map_small.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_register_map_small.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_register_map_small.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_counter_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_shared_mac_control.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_shared_register_map.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_counter_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_lfsr_10.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_loopback_ff.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_altshifttaps.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_fifoless_mac_rx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_rx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mac_rx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mac_rx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_fifoless_mac_tx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mac_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mac_tx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mac_tx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mac_tx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_magic_detection.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_magic_detection.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_magic_detection.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_magic_detection.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mdio.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mdio.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mdio_clk_gen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mdio_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_mdio.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_mdio.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_mdio.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_mdio.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mii_rx_if.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_mii_tx_if.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_pipeline_base.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_dpram_16x32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_dpram_8x32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_dpram_ecc_16x32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_fifoless_retransmit_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_retransmit_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rgmii_in1.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rgmii_in4.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_nf_rgmii_module.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rgmii_module.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rgmii_out1.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rgmii_out4.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_ff.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_ff.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_min_ff.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_ff_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_ff_cntrl_32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_ff_length.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_rx_stat_extract.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_timing_adapter32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_timing_adapter8.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_timing_adapter_fifo32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_timing_adapter_fifo8.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_1geth.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_1geth.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_fifoless_1geth.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_w_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_w_fifo_10_100_1000.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_wo_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_wo_fifo_10_100_1000.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_top_gen_host.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_ff.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_ff.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_min_ff.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_ff_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_ff_cntrl_32.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_ff_cntrl_32_shift16.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_ff_length.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_ff_read_cntl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_tx_stat_extract.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_eth_tse_std_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_eth_tse_std_synchronizer_bundle.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_eth_tse_ptp_std_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_false_path_marker.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_clock_crosser.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_a_fifo_13.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_a_fifo_24.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_a_fifo_34.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_a_fifo_opt_1246.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_a_fifo_opt_14_44.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_a_fifo_opt_36_10.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_gray_cnt.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_sdpm_altsyncram.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_altsyncram_dpm_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_bin_cnt.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ph_calculator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_sdpm_gen.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x10.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x10.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x10_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x14.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x14.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x14_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x2.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x2.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x2_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x23.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x23.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x23_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x36.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x36.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x36_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x40.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x40.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x40_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_dec_x30.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x30.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_enc_x30_wrapper.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/mentor/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/aldec/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/synopsys/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/cadence/altera_tse_ecc_status_crosser.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_eth_tse_mac,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_eth_tse_mac,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/ethernet_system_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_router,false
simulation/submodules/ethernet_system_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_router_004,false
simulation/submodules/ethernet_system_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_cmd_demux,false
simulation/submodules/ethernet_system_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_cmd_mux,false
simulation/submodules/ethernet_system_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_rsp_demux,false
simulation/submodules/ethernet_system_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_rsp_mux,false
simulation/submodules/ethernet_system_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,ethernet_system_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/ethernet_system_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_router,false
simulation/submodules/ethernet_system_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_router_001,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/ethernet_system_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_cmd_demux,false
simulation/submodules/ethernet_system_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_cmd_mux,false
simulation/submodules/ethernet_system_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_rsp_demux,false
simulation/submodules/ethernet_system_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_1_rsp_mux,false
simulation/submodules/ethernet_system_mm_interconnect_2_router.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_router,false
simulation/submodules/ethernet_system_mm_interconnect_2_router_002.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_router_002,false
simulation/submodules/ethernet_system_mm_interconnect_2_cmd_demux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_cmd_demux,false
simulation/submodules/ethernet_system_mm_interconnect_2_cmd_mux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_cmd_mux,false
simulation/submodules/ethernet_system_mm_interconnect_2_rsp_demux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_rsp_demux,false
simulation/submodules/ethernet_system_mm_interconnect_2_rsp_mux.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_2_rsp_mux,false
simulation/submodules/ethernet_system_avalon_st_adapter_timing_adapter_0.sv,SYSTEM_VERILOG,,ethernet_system_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/ethernet_system_avalon_st_adapter_timing_adapter_0_fifo.sv,SYSTEM_VERILOG,,ethernet_system_avalon_st_adapter_timing_adapter_0,false
simulation/submodules/ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ethernet_system.descriptor_memory,ethernet_system_descriptor_memory
ethernet_system.ethernet_bridge,altera_avalon_mm_bridge
ethernet_system.sgdma_bridge,altera_avalon_mm_bridge
ethernet_system.ethernet_bridge,altera_avalon_mm_bridge
ethernet_system.sgdma_bridge,altera_avalon_mm_bridge
ethernet_system.sgdma_rx,ethernet_system_sgdma_rx
ethernet_system.sgdma_tx,ethernet_system_sgdma_tx
ethernet_system.tse_mac,ethernet_system_tse_mac
ethernet_system.tse_mac.i_tse_mac,altera_eth_tse_mac
ethernet_system.mm_interconnect_0,ethernet_system_mm_interconnect_0
ethernet_system.mm_interconnect_0.sgdma_tx_descriptor_read_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_0.sgdma_rx_descriptor_read_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_0.sgdma_tx_descriptor_write_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_0.sgdma_rx_descriptor_write_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_0.descriptor_memory_s1_translator,altera_merlin_slave_translator
ethernet_system.mm_interconnect_0.sgdma_tx_descriptor_read_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_0.sgdma_rx_descriptor_read_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_0.sgdma_tx_descriptor_write_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_0.sgdma_rx_descriptor_write_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_0.descriptor_memory_s1_agent,altera_merlin_slave_agent
ethernet_system.mm_interconnect_0.descriptor_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_system.mm_interconnect_0.router,ethernet_system_mm_interconnect_0_router
ethernet_system.mm_interconnect_0.router_001,ethernet_system_mm_interconnect_0_router
ethernet_system.mm_interconnect_0.router_002,ethernet_system_mm_interconnect_0_router
ethernet_system.mm_interconnect_0.router_003,ethernet_system_mm_interconnect_0_router
ethernet_system.mm_interconnect_0.router_004,ethernet_system_mm_interconnect_0_router_004
ethernet_system.mm_interconnect_0.cmd_demux,ethernet_system_mm_interconnect_0_cmd_demux
ethernet_system.mm_interconnect_0.cmd_demux_001,ethernet_system_mm_interconnect_0_cmd_demux
ethernet_system.mm_interconnect_0.cmd_demux_002,ethernet_system_mm_interconnect_0_cmd_demux
ethernet_system.mm_interconnect_0.cmd_demux_003,ethernet_system_mm_interconnect_0_cmd_demux
ethernet_system.mm_interconnect_0.cmd_mux,ethernet_system_mm_interconnect_0_cmd_mux
ethernet_system.mm_interconnect_0.rsp_demux,ethernet_system_mm_interconnect_0_rsp_demux
ethernet_system.mm_interconnect_0.rsp_mux,ethernet_system_mm_interconnect_0_rsp_mux
ethernet_system.mm_interconnect_0.rsp_mux_001,ethernet_system_mm_interconnect_0_rsp_mux
ethernet_system.mm_interconnect_0.rsp_mux_002,ethernet_system_mm_interconnect_0_rsp_mux
ethernet_system.mm_interconnect_0.rsp_mux_003,ethernet_system_mm_interconnect_0_rsp_mux
ethernet_system.mm_interconnect_0.avalon_st_adapter,ethernet_system_mm_interconnect_0_avalon_st_adapter
ethernet_system.mm_interconnect_0.avalon_st_adapter.error_adapter_0,ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_system.mm_interconnect_1,ethernet_system_mm_interconnect_1
ethernet_system.mm_interconnect_1.ethernet_bridge_m0_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_1.tse_mac_control_port_translator,altera_merlin_slave_translator
ethernet_system.mm_interconnect_1.sgdma_tx_csr_translator,altera_merlin_slave_translator
ethernet_system.mm_interconnect_1.sgdma_rx_csr_translator,altera_merlin_slave_translator
ethernet_system.mm_interconnect_1.ethernet_bridge_m0_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_1.tse_mac_control_port_agent,altera_merlin_slave_agent
ethernet_system.mm_interconnect_1.sgdma_tx_csr_agent,altera_merlin_slave_agent
ethernet_system.mm_interconnect_1.sgdma_rx_csr_agent,altera_merlin_slave_agent
ethernet_system.mm_interconnect_1.tse_mac_control_port_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_system.mm_interconnect_1.sgdma_tx_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_system.mm_interconnect_1.sgdma_rx_csr_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_system.mm_interconnect_1.router,ethernet_system_mm_interconnect_1_router
ethernet_system.mm_interconnect_1.router_001,ethernet_system_mm_interconnect_1_router_001
ethernet_system.mm_interconnect_1.router_002,ethernet_system_mm_interconnect_1_router_001
ethernet_system.mm_interconnect_1.router_003,ethernet_system_mm_interconnect_1_router_001
ethernet_system.mm_interconnect_1.ethernet_bridge_m0_limiter,altera_merlin_traffic_limiter
ethernet_system.mm_interconnect_1.cmd_demux,ethernet_system_mm_interconnect_1_cmd_demux
ethernet_system.mm_interconnect_1.cmd_mux,ethernet_system_mm_interconnect_1_cmd_mux
ethernet_system.mm_interconnect_1.cmd_mux_001,ethernet_system_mm_interconnect_1_cmd_mux
ethernet_system.mm_interconnect_1.cmd_mux_002,ethernet_system_mm_interconnect_1_cmd_mux
ethernet_system.mm_interconnect_1.rsp_demux,ethernet_system_mm_interconnect_1_rsp_demux
ethernet_system.mm_interconnect_1.rsp_demux_001,ethernet_system_mm_interconnect_1_rsp_demux
ethernet_system.mm_interconnect_1.rsp_demux_002,ethernet_system_mm_interconnect_1_rsp_demux
ethernet_system.mm_interconnect_1.rsp_mux,ethernet_system_mm_interconnect_1_rsp_mux
ethernet_system.mm_interconnect_1.avalon_st_adapter,ethernet_system_mm_interconnect_0_avalon_st_adapter
ethernet_system.mm_interconnect_1.avalon_st_adapter.error_adapter_0,ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_system.mm_interconnect_1.avalon_st_adapter_001,ethernet_system_mm_interconnect_0_avalon_st_adapter
ethernet_system.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_system.mm_interconnect_1.avalon_st_adapter_002,ethernet_system_mm_interconnect_0_avalon_st_adapter
ethernet_system.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_system.mm_interconnect_2,ethernet_system_mm_interconnect_2
ethernet_system.mm_interconnect_2.sgdma_tx_m_read_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_2.sgdma_rx_m_write_translator,altera_merlin_master_translator
ethernet_system.mm_interconnect_2.sgdma_bridge_s0_translator,altera_merlin_slave_translator
ethernet_system.mm_interconnect_2.sgdma_tx_m_read_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_2.sgdma_rx_m_write_agent,altera_merlin_master_agent
ethernet_system.mm_interconnect_2.sgdma_bridge_s0_agent,altera_merlin_slave_agent
ethernet_system.mm_interconnect_2.sgdma_bridge_s0_agent_rsp_fifo,altera_avalon_sc_fifo
ethernet_system.mm_interconnect_2.router,ethernet_system_mm_interconnect_2_router
ethernet_system.mm_interconnect_2.router_001,ethernet_system_mm_interconnect_2_router
ethernet_system.mm_interconnect_2.router_002,ethernet_system_mm_interconnect_2_router_002
ethernet_system.mm_interconnect_2.cmd_demux,ethernet_system_mm_interconnect_2_cmd_demux
ethernet_system.mm_interconnect_2.cmd_demux_001,ethernet_system_mm_interconnect_2_cmd_demux
ethernet_system.mm_interconnect_2.cmd_mux,ethernet_system_mm_interconnect_2_cmd_mux
ethernet_system.mm_interconnect_2.rsp_demux,ethernet_system_mm_interconnect_2_rsp_demux
ethernet_system.mm_interconnect_2.rsp_mux,ethernet_system_mm_interconnect_2_rsp_mux
ethernet_system.mm_interconnect_2.rsp_mux_001,ethernet_system_mm_interconnect_2_rsp_mux
ethernet_system.mm_interconnect_2.avalon_st_adapter,ethernet_system_mm_interconnect_0_avalon_st_adapter
ethernet_system.mm_interconnect_2.avalon_st_adapter.error_adapter_0,ethernet_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
ethernet_system.avalon_st_adapter,ethernet_system_avalon_st_adapter
ethernet_system.avalon_st_adapter.timing_adapter_0,ethernet_system_avalon_st_adapter_timing_adapter_0
ethernet_system.rst_controller,altera_reset_controller
