<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_axi_counter</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI_Control</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI_Control"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_Control_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_Control_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_CLK.ASSOCIATED_BUSIF">S_AXI_Control</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONTROL_CLK.ASSOCIATED_RESET">s_axi_control_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_Control</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_Control_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_CONTROL.S_AXI_CONTROL_REG.OFFSET_BASE_PARAM">C_S_AXI_Control_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_CONTROL.S_AXI_CONTROL_REG.OFFSET_HIGH_PARAM">C_S_AXI_Control_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
        <spirit:register>
          <spirit:name>control_ack</spirit:name>
          <spirit:addressOffset>0</spirit:addressOffset>
          <spirit:size spirit:format="long">1</spirit:size>
        </spirit:register>
        <spirit:register>
          <spirit:name>control_start</spirit:name>
          <spirit:addressOffset>4</spirit:addressOffset>
          <spirit:size spirit:format="long">1</spirit:size>
        </spirit:register>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>my_axi_counter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2ef7ddbe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>my_axi_counter_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2ef7ddbe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fb6f9c29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf864171</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>irqStart</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irqDone</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Control_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Control_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Control_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Control_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Control_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_Control_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI Control DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_Control_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_Control_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI Control ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_Control_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_counter_v1_0_S_AXI_Control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_counter_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_counter_datapath.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_counter_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7c9c0981</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_counter_v1_0_S_AXI_Control.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_counter_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_counter_datapath.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_counter_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/my_axi_counter_v1_0/data/my_axi_counter.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_axi_counter_v1_0/data/my_axi_counter.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_axi_counter_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_axi_counter_v1_0/src/my_axi_counter.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_axi_counter_v1_0/src/my_axi_counter.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_axi_counter_v1_0/src/my_axi_counter_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_axi_counter_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cf864171</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My AXI Counter</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Control_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI Control DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Control_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_Control_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Control_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI Control ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Control_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_Control_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Control_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI Control BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Control_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_Control_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Control_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI Control HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Control_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_Control_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_axi_counter_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_axi_counter_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-06-12T11:39:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191bdd35_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4802a784_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708446a8_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d60bf01_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e58f8e_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5017eb38_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bdb4c8_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ced8499_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16377bec_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5652791d_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a86dea2_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d938b5c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bef0edb_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8670fe6_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754b8dae_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fec88f_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f52d6f_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760460d4_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0fcf89_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161f29f6_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b7b16a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee594a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742bbc7_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff9d8d5_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf1d86f_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fec9e40_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dff6bdd_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd5e545_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45770781_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa3605b_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c777b2b_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b374be_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8c5795_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a69e1c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e31bd9b_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5f8418_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b166b5_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3def694_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f0413a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e687120_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587dbab2_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d28c598_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252d1eb9_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c084962_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6488a972_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bf5529_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@772eb86f_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d7572_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f916083_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ef4126_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8f5632_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281c98c6_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627c3fb0_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227f5071_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed21204_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfa07e0_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4ff9d4_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190f7e54_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4152e3b9_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273b88db_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f726bf_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5bdf35_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3252ea77_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b94e6f_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743a9a89_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764d3858_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5713f82_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70194446_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64786118_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e47f67_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30da6102_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32255314_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6497ba_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c703b02_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c66cad_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77169535_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196fb324_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c2a3a7_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c326c92_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76647598_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13df920_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@181fb82_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cac151a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d72880b_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f710434_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c1b7ea_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38067336_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb5600b_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1180a327_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa8b178_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f414ff6_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5842ce4d_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d379c9_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573a4d29_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61705c06_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fea45f_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158c1bba_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aad592e_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d95624_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abd863a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345ae751_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c1b2d0_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c343a1d_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f8a66d_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c441b92_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6268812c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f8ee5_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e647ce3_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649f580e_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6795ae_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5dbbe7_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31318233_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df85768_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b45f232_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6ea9d4_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1cd1f7_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d2c57e_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78679e7c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1cf31d_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2503624a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b7470c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cd7748_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67562b0c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a907916_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dbe6ff5_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552cb049_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c86e90_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6442b960_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f7a047_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc1d4d0_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1beaa9_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aff554c_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5a37c4_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f1d3f2_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e59aa7_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5798c841_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120ae957_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9fc8b70_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aca3b9_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc7bb62_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169019b2_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4dbb14_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229b8de_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f847db_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5a8c31_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1039835a_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67eeab25_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2955f626_ARCHIVE_LOCATION">v:/ip_repo/my_axi_counter_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="d7b74601"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="89a9eb45"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="26c176a8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ae6ad63d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e181e492"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d255fd3c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
