//===--------- LegalizeBF16.cpp - Legalize BF16 type Pass -----------------===//
//
// Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
//===----------------------------------------------------------------------===//

#include "bishengir/Dialect/HACC/Utils/Utils.h"
#include "bishengir/Dialect/HFusion/IR/HFusion.h"
#include "bishengir/Dialect/HFusion/IR/HFusionImpl.h"
#include "bishengir/Dialect/HFusion/Transforms/Passes.h"
#include "bishengir/Dialect/HFusion/Utils/Utils.h"
#include "bishengir/Dialect/Utils/Util.h"
#include "mlir/Dialect/Arith/IR/Arith.h"
#include "mlir/Dialect/Linalg/IR/Linalg.h"
#include "mlir/Dialect/Linalg/Utils/Utils.h"
#include "mlir/Dialect/Tosa/Utils/ConversionUtils.h"
#include "mlir/Transforms/GreedyPatternRewriteDriver.h"

#define DEBUG_TYPE "hfusion-legalize-bf16"

namespace mlir {
#define GEN_PASS_DEF_LEGALIZEBF16PASS
#include "bishengir/Dialect/HFusion/Transforms/Passes.h.inc"
} // namespace mlir

using namespace mlir;
using namespace mlir::hfusion;

static thread_local bool isAscend950Arch{false};
static thread_local bool isRegBasedArch{false};

class LegalizeBF16Pass : public impl::LegalizeBF16PassBase<LegalizeBF16Pass> {
public:
  void runOnOperation() override;
};

// TODO-A5: Delete when bishengir/lib/Dialect/Utils/Util.cpp will be migrated
static bool hasBF16Operand(Operation *op) {
  OperandRange operands = op->getOperands();
  return std::any_of(operands.begin(), operands.end(), [&](Value oper) {
    return isa<BFloat16Type>(getElementTypeOrSelf(oper.getType()));
  });
}

static bool isBF16ElemType(Operation *op) {
  for (auto oper : op->getOperands()) {
    auto elemTy = getElementTypeOrSelf(oper.getType());
    if (isa<BFloat16Type>(elemTy))
      return true;
  }
  return false;
}

static bool isBF16ElemTypeSelect(Operation *op) {
  if (!isa<arith::SelectOp>(op)) {
    return false;
  }
  auto oper = op->getOperands()[1];
  auto elemTy = getElementTypeOrSelf(oper.getType());
  return isa<BFloat16Type>(elemTy);
}

static bool isCopysignOp(Operation *op) {
  auto binaryOp = dyn_cast<hfusion::ElemwiseBinaryOp>(op);
  return binaryOp && binaryOp.getFun() == hfusion::BinaryFn::copysign;
}

static void setFastMathContractAttr(Operation *castOp) {
  assert(isa<hfusion::CastOp>(castOp));
  auto fastMathAttr = arith::FastMathFlagsAttr::get(
      castOp->getContext(), arith::FastMathFlags::contract);
  castOp->setAttr(mlir::arith::FastMathFlagsAttr::name, fastMathAttr);
}

static bool shouldLegalizeBF16Op(Operation *op) {
  if (isRegBasedArch) {
    bool isExcluded = isa<hfusion::CastOp>(op) || isa<linalg::FillOp>(op) ||
                      isa<linalg::CopyOp>(op) || isa<linalg::MatmulOp>(op) ||
                      isa<linalg::BatchMatmulOp>(op) ||
                      isa<linalg::TransposeOp>(op) || isa<hfusion::LoadOp>(op) ||
                      isa<hfusion::StoreOp>(op) || isa<hfusion::BitcastOp>(op) ||
                      isCopysignOp(op);

    if (isAscend950Arch) {
      // Ascend 950 supports hardware instructions for BF16 floor operations.
      if (isa<linalg::ElemwiseUnaryOp>(op)) {
        auto unaryOp = cast<linalg::ElemwiseUnaryOp>(op);
        auto funAttr = unaryOp.getFun();
        isExcluded |= funAttr == linalg::UnaryFn::floor;
      }
      isExcluded |= isa<hfusion::GatherOp>(op);
    }
    return hasBF16Operand(op) && !isExcluded;
  }

  // A3 membase: preserve existing exclusion list
  return !(isa<hfusion::CastOp>(op) || isa<linalg::FillOp>(op) ||
           isa<linalg::CopyOp>(op) || !isBF16ElemType(op) ||
           isa<linalg::MatmulOp>(op) || isa<linalg::BatchMatmulOp>(op) ||
           isa<linalg::TransposeOp>(op) || isa<linalg::BroadcastOp>(op) ||
           isa<hfusion::LoadOp>(op) || isa<hfusion::StoreOp>(op) ||
           isa<hfusion::BitcastOp>(op) || isa<hfusion::SelectOp>(op) ||
           isCopysignOp(op) ||
           isa<hfusion::Conv1DOp>(op) || isa<hfusion::Conv2DOp>(op) ||
           isa<hfusion::Conv3DOp>(op));
}

template <typename Op>
static Operation *createNewOp(PatternRewriter &rewriter, Op bf16Op,
                              SmallVector<Value> &castedOperands) {
  IRMapping mapper;
  Operation *op = bf16Op.getOperation();
  for (const auto &[idx, oper] : llvm::enumerate(op->getOperands()))
    mapper.map(oper, castedOperands[idx]);

  auto *newOp = rewriter.cloneWithoutRegions(*op, mapper);
  auto *ctx = op->getContext();
  if (isRegBasedArch) {
    for (const auto &[idx, res] : llvm::enumerate(op->getResults())) {
      ShapedType shapedType = cast<ShapedType>(res.getType());
      if (!(shapedType && getElementTypeOrSelf(shapedType).isBF16())) {
        continue;
      }
      auto newResTy = shapedType.clone(Float32Type::get(ctx));
      newOp->getResult(idx).setType(newResTy);
    }
  } else {
    for (const auto &[idx, res] : llvm::enumerate(op->getResults())) {
      // Use dyn_cast to safely handle both ShapedType and scalar types
      if (auto shapedType = dyn_cast<ShapedType>(res.getType())) {
        if (getElementTypeOrSelf(shapedType).isBF16()) {
          auto newResTy = shapedType.clone(Float32Type::get(ctx));
          newOp->getResult(idx).setType(newResTy);
        }
      } else if (res.getType().isBF16()) {
        // Handle scalar BF16 types (e.g., from arith.addf with scalar operands)
        newOp->getResult(idx).setType(Float32Type::get(ctx));
      }
    }
  }

  if (op->getNumRegions() <= 0)
    return newOp;

  Region &newRegion = newOp->getRegions().front();
  Block *newBlock = rewriter.createBlock(&newRegion);
  rewriter.setInsertionPointToStart(newBlock);
  Block *block = &op->getRegion(0).front();
  auto targetType = rewriter.getF32Type();
  for (BlockArgument bbArg : block->getArguments()) {
    auto argType = bbArg.getType();
    Type newArgType = argType.isBF16() ? targetType : argType;
    mapper.map(bbArg, newBlock->addArgument(newArgType, bbArg.getLoc()));
  }

  if (isRegBasedArch) {
    auto isForbiddenSetResultOp = [](Operation *op) -> bool {
      return (isa<linalg::YieldOp>(op) || isa<tensor::YieldOp>(op) ||
              isa<linalg::IndexOp>(op) || isa<arith::IndexCastOp>(op) ||
              isa<arith::CmpFOp>(op) || isa<arith::CmpIOp>(op) ||
              isa<arith::AndIOp>(op) || isa<arith::OrIOp>(op) ||
              isa<arith::XOrIOp>(op) ||
              // isBF16ElemTypeSelect checks if op is select [i1, bf16, bf16].
              // now isBF16ElemTypeSelect returns false. But op may be select with
              // i32. thus we disable replacing the result because it does not
              // select bf16.
              isa<arith::SelectOp>(op));
    };
    for (auto &bodyOp : *block) {
      LLVM_DEBUG(llvm::dbgs() << "└─ bodyOp: " << bodyOp << "\n";);
      auto *newBodyOp = rewriter.clone(bodyOp, mapper);
      if ((isBF16ElemTypeSelect(&bodyOp)) || !isForbiddenSetResultOp(&bodyOp)) {
        newBodyOp->getResult(0).setType(Float32Type::get(ctx));
      }
    }
    return newOp;
  }

  for (auto &bodyOp : *block) {
    auto *newBodyOp = rewriter.clone(bodyOp, mapper);
    if (llvm::none_of(bodyOp.getResultTypes(),
                      [](Type type) { return type.isBF16(); })) {
      // skip if op has no bf16 result type to legalize
      continue;
    }
    if (!isa<linalg::YieldOp>(bodyOp) && !isa<arith::CmpFOp>(bodyOp) &&
        !isa<linalg::IndexOp>(bodyOp) && !isa<arith::IndexCastOp>(bodyOp) &&
        !isa<arith::CmpIOp>(bodyOp) && !isa<tensor::YieldOp>(bodyOp)) {
      newBodyOp->getResult(0).setType(Float32Type::get(ctx));
    }
  }
  return newOp;
}

template <typename Op>
static void createF32ElementTypeOpRegion(Op bf16Op, PatternRewriter &rewriter) {
  // Handle ops in region too
  for (size_t regionIndex = 0; regionIndex < bf16Op->getNumRegions();
       regionIndex++) {
    bf16Op->getRegion(regionIndex)
        .walk([&](Operation *opInRegion) -> WalkResult {
          if (!shouldLegalizeBF16Op(opInRegion))
            WalkResult::advance();
          for (auto operand : opInRegion->getOperands()) {
            if (isa<BlockArgument>(operand))
              continue;
            if (operand.getDefiningOp()->getParentOp() !=
                opInRegion->getParentOp()) {
              if (getElementTypeOrSelf(operand.getType()).isBF16()) {
                Value castedOperand =
                    castTo(rewriter, operand,
                           /*targetElemType=*/rewriter.getF32Type());
                if (Operation *castOp =
                        castedOperand.getDefiningOp<hfusion::CastOp>())
                  setFastMathContractAttr(castOp);
                // only replace operand used in this regionOp, rely on later
                // CSE and DCE to eliminate duplicate value
                rewriter.replaceUsesWithIf(operand, castedOperand,
                                           [&](OpOperand &use) {
                                             Operation *op = use.getOwner();
                                             return op == opInRegion;
                                           });
              }
            }
          }
          return WalkResult::advance();
        });
  }
}

template <typename Op>
static void createF32ElementTypeOp(Op bf16Op, PatternRewriter &rewriter) {
  RewriterBase::InsertionGuard g(rewriter);
  Operation *op = bf16Op.getOperation();
  rewriter.setInsertionPoint(op);

  Type bf16Type = rewriter.getBF16Type();
  Type f32Type = rewriter.getF32Type();

  SmallVector<Value> castedOperands;
  for (auto oper : op->getOperands()) {
    Value castedOperand =
        getElementTypeOrSelf(oper.getType()).isBF16()
            ? castTo(rewriter, oper, /*targetElemType=*/f32Type)
            : oper;
    if (Operation *castOp = castedOperand.getDefiningOp<hfusion::CastOp>())
      setFastMathContractAttr(castOp);
    castedOperands.push_back(castedOperand);
  }

  auto newOp = createNewOp<Op>(rewriter, bf16Op, castedOperands);
  createF32ElementTypeOpRegion(newOp, rewriter);

  rewriter.setInsertionPointAfter(newOp);
  SmallVector<Value> castedResults;
  for (auto res : newOp->getResults()) {
    auto resType = getElementTypeOrSelf(res.getType());
    Value castedResult =
        resType.isF32() ? castTo(rewriter, res, /*targetElemType=*/bf16Type)
                        : res;
    if (Operation *castOp = castedResult.getDefiningOp<hfusion::CastOp>())
      setFastMathContractAttr(castOp);
    castedResults.push_back(castedResult);
  }

  rewriter.replaceOp(op, castedResults);
}

template <typename Op>
static LogicalResult legalizeBF16(Op op, PatternRewriter &rewriter) {
  if (!shouldLegalizeBF16Op(op))
    return failure();

  createF32ElementTypeOp(op, rewriter);
  return success();
}

template <typename Op>
struct LegalizeBF16 : public OpRewritePattern<Op> {
  using OpRewritePattern<Op>::OpRewritePattern;
  LogicalResult matchAndRewrite(Op op,
                                PatternRewriter &rewriter) const override {
    return legalizeBF16<Op>(op, rewriter);
  }
};

template <typename OpType>
static void registerOne(RewritePatternSet &patterns) {
  patterns.add<LegalizeBF16<OpType>>(patterns.getContext());
}

/// Variadic helper function.
template <typename... OpTypes>
static void registerAll(RewritePatternSet &patterns) {
  (registerOne<OpTypes>(patterns), ...);
}

void populateLegalizeBF16Pattern(RewritePatternSet &patterns) {
  registerAll<
#define GET_OP_LIST
#include "mlir/Dialect/Linalg/IR/LinalgStructuredOps.cpp.inc"
      >(patterns);
  registerAll<
#define GET_OP_LIST
#include "bishengir/Dialect/HFusion/IR/HFusionStructuredOps.cpp.inc"
      >(patterns);
  registerOne<hfusion::IsNanOp>(patterns);
  registerOne<hfusion::IsInfOp>(patterns);
  registerOne<hfusion::IsFiniteOp>(patterns);
  registerOne<hfusion::SortOp>(patterns);
  if (!isAscend950Arch)
    registerOne<tensor::ConcatOp>(patterns);
  registerOne<tensor::PadOp>(patterns);
  if (!isRegBasedArch)
    registerOne<arith::AddFOp>(patterns);
}

void LegalizeBF16Pass::runOnOperation() {
  ModuleOp moduleOp = getOperation()->getParentOfType<ModuleOp>();
  isAscend950Arch = moduleOp && hacc::utils::isAscend950(moduleOp);
  isRegBasedArch = moduleOp && hacc::utils::isRegBasedArch(moduleOp);
  MLIRContext *context = &getContext();
  RewritePatternSet patterns(context);
  populateLegalizeBF16Pattern(patterns);
  if (failed(applyPatternsGreedily(getOperation(), std::move(patterns))))
    return signalPassFailure();
}

std::unique_ptr<Pass> mlir::hfusion::createLegalizeBF16Pass() {
  return std::make_unique<LegalizeBF16Pass>();
}
