 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : round_robin_arbiter
Version: T-2022.03-SP5
Date   : Tue Oct  1 12:42:03 2024
****************************************

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: i_req[1] (input port clocked by CLK)
  Endpoint: o_grant_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  round_robin_arbiter
                     ForQA                 saed32rvt_tt1p05v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              3.00       3.00
  input external delay                     3.00       6.00 r
  i_req[1] (in)                            0.00       6.00 r
  U9/Y (AO22X1_RVT)                        0.06       6.06 r
  U8/Y (AO221X1_RVT)                       0.07       6.13 r
  U7/Y (AND2X1_RVT)                        0.05       6.18 r
  o_grant_reg[0]/D (DFFARX1_RVT)           0.01       6.19 r
  data arrival time                                   6.19

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              3.00      13.00
  clock uncertainty                       -0.50      12.50
  o_grant_reg[0]/CLK (DFFARX1_RVT)         0.00      12.50 r
  library setup time                      -0.03      12.47
  data required time                                 12.47
  -----------------------------------------------------------
  data required time                                 12.47
  data arrival time                                  -6.19
  -----------------------------------------------------------
  slack (MET)                                         6.28


1
