// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_gsm_mult (
        ap_ready,
        a,
        b,
        ap_return
);


output   ap_ready;
input  [14:0] a;
input  [15:0] b;
output  [15:0] ap_return;

wire   [14:0] mul_ln48_fu_42_p1;
wire   [30:0] mul_ln48_fu_42_p2;
wire   [30:0] mul_ln48_fu_42_p10;

Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U62(
    .din0(b),
    .din1(mul_ln48_fu_42_p1),
    .dout(mul_ln48_fu_42_p2)
);

assign ap_ready = 1'b1;

assign mul_ln48_fu_42_p10 = a;

assign ap_return = {{mul_ln48_fu_42_p2[30:15]}};

assign mul_ln48_fu_42_p1 = mul_ln48_fu_42_p10;

endmodule //Gsm_LPC_Analysis_gsm_mult
