CADENCE IHNL11140
$model
16bitcpu/flopenr_8_00/schematic flopenr_8_00
16bitcpu/ALU_WIDTH16_DW01_add_0/schematic ALU_WIDTH16_DW01_add_0
SC_LIB/INVX1/schematic INVX1
16bitcpu/pad_out_buffered_SPC_6/schematic pad_out_buffered_SPC_6
16bitcpu/shifter_WIDTH16/schematic shifter_WIDTH16
16bitcpu/mux2_WIDTH16_5/schematic mux2_WIDTH16_5
16bitcpu/pad_out_buffered_SPC_2/schematic pad_out_buffered_SPC_2
16bitcpu/mux2_WIDTH16_3/schematic mux2_WIDTH16_3
16bitcpu/mux4_WIDTH16/schematic mux4_WIDTH16
16bitcpu/pcALU_16_5fff/schematic pcALU_16_5fff
SC_LIB/OR2X1/schematic OR2X1
16bitcpu/pad_out_buffered_SPC_12/schematic pad_out_buffered_SPC_12
16bitcpu/pad_out_buffered_SPC_29/schematic pad_out_buffered_SPC_29
16bitcpu/pad_out_buffered_SPC_22/schematic pad_out_buffered_SPC_22
SC_LIB/DFFQX1/schematic DFFQX1
16bitcpu/pad_out_buffered_SPC_20/schematic pad_out_buffered_SPC_20
16bitcpu/pad_out_buffered/schematic pad_out_buffered
PADS_LIB/pad_out/schematic pad_out
16bitcpu/pcALU_16_5fff_DW01_add_0_DW01_add_1/schematic pcALU_16_5fff_DW01_add_0_DW01_add_1
16bitcpu/pad_out_buffered_SPC_16/schematic pad_out_buffered_SPC_16
PADS_LIB/pad_vdd/schematic pad_vdd
16bitcpu/pad_out_buffered_SPC_18/schematic pad_out_buffered_SPC_18
SC_LIB/NOR2X1/schematic NOR2X1
PADS_LIB/pad_in/schematic pad_in
16bitcpu/pad_out_buffered_SPC_26/schematic pad_out_buffered_SPC_26
SC_LIB/INVX2/schematic INVX2
16bitcpu/pad_out_buffered_SPC_25/schematic pad_out_buffered_SPC_25
16bitcpu/pcALU_16_5fff_DW01_inc_0/schematic pcALU_16_5fff_DW01_inc_0
16bitcpu/ALU_WIDTH16/schematic ALU_WIDTH16
16bitcpu/pad_out_buffered_SPC_5/schematic pad_out_buffered_SPC_5
16bitcpu/pad_out_buffered_SPC_27/schematic pad_out_buffered_SPC_27
16bitcpu/mux2_WIDTH16_1/schematic mux2_WIDTH16_1
16bitcpu/pcALU_16_5fff_DW01_sub_0/schematic pcALU_16_5fff_DW01_sub_0
16bitcpu/pad_out_buffered_SPC_1/schematic pad_out_buffered_SPC_1
16bitcpu/pad_out_buffered_SPC_15/schematic pad_out_buffered_SPC_15
PADS_LIB/pad_gnd/schematic pad_gnd
16bitcpu/pad_out_buffered_SPC_10/schematic pad_out_buffered_SPC_10
SC_LIB/XOR2X1/schematic XOR2X1
16bitcpu/mux2_WIDTH16_2/schematic mux2_WIDTH16_2
16bitcpu/pad_out_buffered_SPC_14/schematic pad_out_buffered_SPC_14
16bitcpu/datapathDraft_16_4_0000_5fff_6ffe_cffd/schematic datapathDraft_16_4_0000_5fff_6ffe_cffd
16bitcpu/mux2_WIDTH4/schematic mux2_WIDTH4
16bitcpu/pad_out_buffered_SPC_4/schematic pad_out_buffered_SPC_4
16bitcpu/pad_out_buffered_SPC_30/schematic pad_out_buffered_SPC_30
SC_LIB/NAND3X1/schematic NAND3X1
16bitcpu/ALU_WIDTH16_DW_cmp_1/schematic ALU_WIDTH16_DW_cmp_1
16bitcpu/pad_out_buffered_SPC_31/schematic pad_out_buffered_SPC_31
SC_LIB/DFFQBX1/schematic DFFQBX1
16bitcpu/flopenr_16_0000_0/schematic flopenr_16_0000_0
16bitcpu/pad_out_buffered_SPC_11/schematic pad_out_buffered_SPC_11
16bitcpu/pad_out_buffered_SPC_13/schematic pad_out_buffered_SPC_13
SC_LIB/TIE0/schematic TIE0
16bitcpu/pad_out_buffered_SPC_19/schematic pad_out_buffered_SPC_19
16bitcpu/pad_out_buffered_SPC_23/schematic pad_out_buffered_SPC_23
16bitcpu/RegisterFile_16_4_0000_5fff_6ffe_cffd/schematic RegisterFile_16_4_0000_5fff_6ffe_cffd
16bitcpu/arrozYlecheCPU/schematic arrozYlecheCPU
16bitcpu/controlFSM/schematic controlFSM
SC_LIB/MUX2X1/schematic MUX2X1
16bitcpu/pad_out_buffered_SPC_8/schematic pad_out_buffered_SPC_8
16bitcpu/mux2_WIDTH16_4/schematic mux2_WIDTH16_4
16bitcpu/pad_out_buffered_SPC_9/schematic pad_out_buffered_SPC_9
16bitcpu/ALU_WIDTH16_DW_cmp_0/schematic ALU_WIDTH16_DW_cmp_0
16bitcpu/pad_out_buffered_SPC_28/schematic pad_out_buffered_SPC_28
SC_LIB/NAND2X1/schematic NAND2X1
SC_LIB/AND2X1/schematic AND2X1
16bitcpu/pad_out_buffered_SPC_3/schematic pad_out_buffered_SPC_3
16bitcpu/flopenr_16_0000_2/schematic flopenr_16_0000_2
SC_LIB/INVX4/schematic INVX4
16bitcpu/pad_out_buffered_SPC_17/schematic pad_out_buffered_SPC_17
SC_LIB/BUFX1/schematic BUFX1
SC_LIB/TIE1/schematic TIE1
16bitcpu/pad_out_buffered_SPC_24/schematic pad_out_buffered_SPC_24
16bitcpu/sixteenbitcpu_top_pads/schematic sixteenbitcpu_top_pads
16bitcpu/pad_out_buffered_SPC_21/schematic pad_out_buffered_SPC_21
16bitcpu/pad_out_buffered_SPC_7/schematic pad_out_buffered_SPC_7
16bitcpu/flopenr_16_0000_1/schematic flopenr_16_0000_1
16bitcpu/mux2_WIDTH16_0/schematic mux2_WIDTH16_0
16bitcpu/flopenr_16_0000_3/schematic flopenr_16_0000_3
$endmodel
$net
$endnet
$param
$endparam
