Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fd4cf9a3dc2043aa8241055c9089a9fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_layer_behav xil_defaultlib.test_layer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'a0' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:92]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:120]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 5 for port 'r_addr' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:55]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:134]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:148]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:162]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:176]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:190]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:204]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:218]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:232]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 10 for port 'radd' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'z' [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:112]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.test_img
Compiling module xil_defaultlib.Weight_Memory_default
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.layer_0_default
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.Weight_Memory(weightFile="C:/git...
Compiling module xil_defaultlib.perceptron(weightFile="C:/git_re...
Compiling module xil_defaultlib.layer_2_default
Compiling module xil_defaultlib.hardmax
Compiling module xil_defaultlib.test_layer
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_layer_behav
