Compiler features
- Arithmetic operations
- BIDMAS reordering

CPU features
- Arithmetic operations (except divide)
- Second pipeline (for ALU purposes only)
- Comprehensive instruction set
- Variable length instruction handling / decoding
- 16 Addressable registers (including zr, stack pointer and flags)
