/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  reg [16:0] _03_;
  wire [19:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [38:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = !(celloutsig_0_7z[1] ? in_data[88] : celloutsig_0_6z);
  assign celloutsig_0_0z = ~((in_data[67] | in_data[25]) & in_data[37]);
  assign celloutsig_0_44z = ~((celloutsig_0_17z[6] | _00_) & celloutsig_0_27z[1]);
  assign celloutsig_0_45z = ~((celloutsig_0_9z | celloutsig_0_16z[1]) & celloutsig_0_8z[2]);
  assign celloutsig_1_10z = ~((celloutsig_1_2z[1] | _01_) & celloutsig_1_2z[1]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_0_14z = ~((celloutsig_0_3z[3] | celloutsig_0_9z) & celloutsig_0_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_2z[0] | celloutsig_0_3z[6];
  assign celloutsig_0_10z = { celloutsig_0_3z[8:6], celloutsig_0_9z, celloutsig_0_3z } + in_data[55:40];
  assign celloutsig_0_2z = in_data[47:44] + in_data[4:1];
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_1_0z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 17'h00000;
    else _03_ <= { in_data[139:131], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  reg [19:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 20'h00000;
    else _19_ <= { in_data[148:132], celloutsig_1_2z };
  assign { _04_[19:10], _01_, _04_[8:0] } = _19_;
  reg [2:0] _20_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_11z };
  assign { _00_, _05_[1:0] } = _20_;
  assign celloutsig_1_0z = in_data[148:146] & in_data[145:143];
  assign celloutsig_1_12z = { _02_[2:1], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z } & { _02_[2], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_16z = { celloutsig_0_15z[4:3], celloutsig_0_8z, celloutsig_0_11z } / { 1'h1, in_data[30:29], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[139:123] == { in_data[164:163], celloutsig_1_0z, _02_, _02_ };
  assign celloutsig_1_8z = { in_data[171:169], celloutsig_1_0z } == { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_5z = { celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_3z } && { in_data[20], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_13z = celloutsig_1_12z[12:1] && celloutsig_1_12z[12:1];
  assign celloutsig_1_19z = celloutsig_1_16z[20:11] < _03_[16:7];
  assign celloutsig_1_2z = celloutsig_1_0z * in_data[115:113];
  assign celloutsig_0_8z = { celloutsig_0_2z[1:0], celloutsig_0_7z } * celloutsig_0_3z[9:5];
  assign celloutsig_0_4z = { in_data[88:86], celloutsig_0_0z, celloutsig_0_2z } !== celloutsig_0_3z[8:1];
  assign celloutsig_0_15z = { in_data[66:52], celloutsig_0_0z, celloutsig_0_13z } | { celloutsig_0_3z[7:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_15z[8:4], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_13z } | { in_data[66:57], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_17z[4:1], celloutsig_0_14z } | { celloutsig_0_18z[6:4], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_20z[2:0], celloutsig_0_14z } | celloutsig_0_2z;
  assign celloutsig_1_3z = & celloutsig_1_0z;
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z } >> celloutsig_0_3z[6:4];
  assign celloutsig_0_3z = { in_data[51:50], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } >>> in_data[94:83];
  assign celloutsig_1_4z = { _02_[0], celloutsig_1_0z } >>> { in_data[160:159], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_16z = { in_data[146:112], celloutsig_1_4z } >>> { _04_[13:10], _01_, _04_[8:1], celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z, _04_[19:10], _01_, _04_[8:0], celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_10z[9:1] ^ { celloutsig_0_3z[8], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_1_6z = ~((celloutsig_1_0z[1] & _02_[3]) | celloutsig_1_0z[1]);
  assign celloutsig_0_6z = ~((celloutsig_0_4z & celloutsig_0_4z) | celloutsig_0_2z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z & _03_[2]) | celloutsig_1_10z);
  assign _04_[9] = _01_;
  assign _05_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
