# this is a complex Makefile that compiles multiple files
# and links them into a single executable

# define variables for compiler and flags
CC = gcc
CFLAGS = -Wall
LDFLAGS =

# define sources and object files
SOURCES = main.c helper_functions.c
OBJECTS = $(SOURCES:.c=.o)

# define target and dependencies
TARGET = my_executable
DEPS = helper_functions.h

# specify targets and dependencies for each object file
# by using the automatic variable $<
%.o: %.c $(DEPS)
    $(CC) $< $(CFLAGS) -c -o $@
    
# rule to build the target executable
$(TARGET): $(OBJECTS)
    $(CC) $^ $(LDFLAGS) -o $@
    
# rules for cleaning and rebuilding
.PHONY: clean
clean:
    rm -f $(OBJECTS) $(TARGET)
    
.PHONY: all
all: clean $(TARGET)