$date
	Mon May 23 16:43:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test1 $end
$var wire 32 ! ins [31:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module rv $end
$var wire 1 " clk $end
$var wire 32 $ ins [31:0] $end
$var wire 1 # rst $end
$var wire 32 % ins_dec_in [31:0] $end
$var reg 32 & PC [31:0] $end
$scope module instruction $end
$var wire 32 ' PC [31:0] $end
$var wire 1 " clk $end
$var reg 32 ( ins [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#1
b1 &
b1 '
b100000000000010010011 !
b100000000000010010011 $
b100000000000010010011 %
b100000000000010010011 (
1"
#2
0"
1#
#3
b0 &
b0 '
b111101100001000000100010011 !
b111101100001000000100010011 $
b111101100001000000100010011 %
b111101100001000000100010011 (
1"
#4
0"
0#
#5
b1 &
b1 '
b100000000000010010011 !
b100000000000010010011 $
b100000000000010010011 %
b100000000000010010011 (
1"
#6
0"
#7
b10 &
b10 '
b111101100001000000100010011 !
b111101100001000000100010011 $
b111101100001000000100010011 %
b111101100001000000100010011 (
1"
#8
0"
#9
b11 &
b11 '
b10101100100010000000110010011 !
b10101100100010000000110010011 $
b10101100100010000000110010011 %
b10101100100010000000110010011 (
1"
#10
0"
#11
b100 &
b100 '
b11010000000100011 !
b11010000000100011 $
b11010000000100011 %
b11010000000100011 (
1"
#12
0"
#13
b101 &
b101 '
b10010001000100011 !
b10010001000100011 $
b10010001000100011 %
b10010001000100011 (
1"
#14
0"
#15
b110 &
b110 '
b1010010000100011 !
b1010010000100011 $
b1010010000100011 %
b1010010000100011 (
1"
#16
0"
#17
b111 &
b111 '
b1000001000001000110011 !
b1000001000001000110011 $
b1000001000001000110011 %
b1000001000001000110011 (
1"
#18
0"
#19
b1000 &
b1000 '
b1000000000100100000001010110011 !
b1000000000100100000001010110011 $
b1000000000100100000001010110011 %
b1000000000100100000001010110011 (
1"
#20
0"
#21
b1001 &
b1001 '
b1000001001001100110011 !
b1000001001001100110011 $
b1000001001001100110011 %
b1000001001001100110011 (
1"
#22
0"
#23
b1010 &
b1010 '
b1000001010001110110011 !
b1000001010001110110011 $
b1000001010001110110011 %
b1000001010001110110011 (
1"
#24
0"
#25
b1011 &
b1011 '
bx !
bx $
bx %
bx (
1"
#26
0"
#27
b1100 &
b1100 '
1"
#28
0"
#29
b1101 &
b1101 '
1"
