#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 13 20:13:22 2023
# Process ID: 15128
# Current directory: C:/Users/lifei/Desktop/FPGA/Sigal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13004 C:\Users\lifei\Desktop\FPGA\Sigal\Sigal.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/Sigal/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/Sigal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/lifei/Desktop/a.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/ip/rom_ip/rom_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_ip'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/BYSYS/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'rom_ip'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'rom_ip'. Failed to generate 'Vivado Verilog Simulation' outputs: 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 13 20:13:50 2023...
