INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis Lopes/Documents/vivado/lab_2/lab_2.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis Lopes/Documents/vivado/lab_2/lab_2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Luis Lopes/Documents/vivado/lab_2/lab_2.srcs/sim_1/new/testbench_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench_tb'
