--------------- Build Started: 08/22/2022 17:36:00 Project: adc, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\NGUYEN-DUC-DAT\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\psoc\theory\not-done-yet\adc\adc.cydsn\adc.cyprj -d CY8C4125AXI-483 -s D:\psoc\theory\not-done-yet\adc\adc.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0012: error: Terminals "R_2.T1,R_1.T2,adcUser.vinPlus0" connected to signal "Net_781" have mismatching types.
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Signal: Net_781)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Shape_20.11)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (T2)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Shape_21.2)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (T1)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Shape_27)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Shape_28)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Shape_29)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (Shape_5.19)
 * D:\psoc\theory\not-done-yet\adc\adc.cydsn\TopDesign\TopDesign.cysch (vinPlus0)
Error: fit.M0050: The fitter aborted due to errors, please address all errors and rebuild. (App=cydsfit)
--------------- Build Failed: 08/22/2022 17:36:06 ---------------
