{
	"acmid": "113938.110425",
	"author": [
		"Vivek Raghavan",
		"J. Eric Bracken",
		"Ronald A. Rohrer"
	],
	"booktitle": "Proceedings of the 29th Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/RaghavanBR92",
	"pages": "87-92",
	"publisher": "IEEE Computer Society Press",
	"stemmed": [
		"awe",
		"spice",
		"a",
		"general",
		"tool",
		"for",
		"the",
		"accur",
		"and",
		"effici",
		"simul",
		"of",
		"interconnect",
		"problem"
	],
	"tag": [
		"named",
		"performance",
		"problem",
		"simulation"
	],
	"title": "AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1992
}