// Seed: 2922254136
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    input  wire id_4
);
  wor id_6;
  ;
  assign module_1.id_6 = 0;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd49
) (
    input tri id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input wand _id_5,
    input supply1 id_6,
    input tri0 id_7
);
  tri1 [1  &&  1 : id_5  +  1 'b0 +  -1 'b0] id_9;
  assign #1 id_9 = -1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_0,
      id_7
  );
  logic id_10;
  ;
  assign id_9 = 1;
endmodule
