{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"],"fields":{"title":{"boost":1000.0},"text":{"boost":1.0},"tags":{"boost":1000000.0}}},"docs":[{"location":"","title":"Rule-ROM: Sovereign Standard of Determinism \ud83d\udcdc\ud83d\udee1\ufe0f","text":""},{"location":"#manifesto-of-determinism","title":"Manifesto of Determinism","text":"<p>\"In a world of non-deterministic code, we build islands of predictability\"</p>"},{"location":"#three-pillars-of-the-system","title":"\ud83d\udee0\ufe0f Three Pillars of the System","text":""},{"location":"#1-code-validation-garden-core","title":"1. Code Validation (Garden-Core)","text":"<p>We don't rely on \"prompts\" or AI intuition. We use formal logic to control the C stack.</p> Aspect Description Mechanics Clang AST matching with Lisp-intents (EDN) Principle Any code without explicit Intent is considered noise and pruned Result Code QA, deterministic onboarding of new engineers and AI agents"},{"location":"#2-neuromorphic-core-decima8","title":"2. Neuromorphic Core (Decima8)","text":"<p>Rule-ROM logic is transferred from software to physical substrate.</p> Aspect Description Essence Neuromorphic architecture where \"personalities\" (like our OCR-Typographer) are baked deterministically Goal Direct intent execution in silicon (ASIC) without overhead of classical OS Status Working emulator, preparation for first silicon production, personalities lab launched"},{"location":"#3-sovereign-environment-nomos","title":"3. Sovereign Environment (Nomos)","text":"<p>Determinism is impossible in a \"cloud\" that doesn't belong to you.</p> Aspect Description Maintenance Lifetime standard support and versioning Autonomy Full self-hosting of infrastructure (S3, Git, Swarm nodes) on own hardware and all major providers worldwide Sovereignty Your intellectual property is physically protected in the \"Headquarters\""},{"location":"#rule-rom-constitution","title":"\ud83c\udfdb\ufe0f Rule-ROM Constitution","text":""},{"location":"#1-intent-is-primary-over-code","title":"1. Intent is Primary Over Code","text":"<p>Code without explicit reflection in the Intents Registry is considered noise. The executable system has the right to ignore or prune any instructions whose origin is not deterministic.</p>"},{"location":"#2-vacuum-isolation-the-sandbox","title":"2. Vacuum Isolation (The Sandbox)","text":"<p>Any interaction of an AI agent with a critical system occurs through an \"intentional gateway\". The agent doesn't \"write a program\", it materializes a specification strictly bounded by Garden-Core.</p>"},{"location":"#3-substrate-sovereignty","title":"3. Substrate Sovereignty","text":"<p>Determinism is inseparable from the physical medium. Rule-ROM rules must execute identically in the emulator, in C code, and in Decima8 neuromorphic silicon.</p>"},{"location":"#4-hierarchy-of-responsibility","title":"4. Hierarchy of Responsibility","text":"<p>The right to modify global Intents and access to low-level bus protocols is distributed according to contribution to Swarm development. 16 Elders maintain architectural balance, 256 Nodes ensure network coverage.</p>"},{"location":"#join-the-synthesis","title":"\ud83d\ude80 Join the Synthesis","text":"Component Link \ud83c\udf3f Garden-Core Code Validation \ud83d\udc09 Decima8 Dev-Logs \ud83d\udc8e Support Boosty / Crypto <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/asic_spec/","title":"\ud83d\udd12 Access Restricted: Tier 5+ (Swarm Node)","text":""},{"location":"nda/asic_spec/#asicfpga-specification","title":"ASIC/FPGA Specification","text":"<p>This page contains the full Decima8 hardware specification.</p>"},{"location":"nda/asic_spec/#whats-inside","title":"What's Inside","text":"<ul> <li>ASIC Specification \u2014 Full ASIC specification</li> <li>FPGA Documentation \u2014 FPGA deployment documentation</li> <li>PCB Proto Guide \u2014 PCB prototype guide</li> <li>Timing Constraints \u2014 Timing constraints for all phases</li> </ul>"},{"location":"nda/asic_spec/#funding-stages","title":"Funding Stages","text":"Stage Goal Amount Status 1 RTL Design $50,000 \ud83d\udea7 In Progress 2 FPGA Prototype $150,000 \u23f3 Pending 3 ASIC Tape-out $2,000,000 \u23f3 Pending"},{"location":"nda/asic_spec/#fpga-specification","title":"FPGA Specification","text":"Parameter Value Target FPGA Xilinx Artix-7 / Kintex-7 Logic Cells ~50,000 Block RAM 4.5 Mb DSP Slices 240 Max Frequency 200 MHz (target)"},{"location":"nda/asic_spec/#asic-specification-planned","title":"ASIC Specification (planned)","text":"Parameter Value Process TSMC 28nm (target) Tile Count 256 (16\u00d716 array) Power &lt;1W @ 100 MHz Die Size ~25 mm\u00b2 (est.)"},{"location":"nda/asic_spec/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3 (Industrialist) \u274c Not available Tier 4 (Swarm Founder) \u274c Not available Tier 5 (Swarm Node) \u2705 Full specification + integration license Tier 6 (High Council) \u2705 full access + IP share"},{"location":"nda/asic_spec/#integration-license","title":"Integration License","text":"<p>Tier 5 receive license to integrate Decima8 logic into custom silicon hardware:</p> <ul> <li>\u2705 Right to use in own ASIC/FPGA</li> <li>\u2705 Right to modify for optimization</li> <li>\u2705 Priority access to first ASIC batch</li> <li>\u274c No transfer to third parties</li> <li>\u274c No cloning without license</li> </ul>"},{"location":"nda/asic_spec/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 5 (Swarm Node) sponsor</li> <li>After payment confirmation you will receive:</li> <li>Full ASIC/FPGA specification</li> <li>Integration license</li> <li>Access to private RTL repository</li> </ol>"},{"location":"nda/asic_spec/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> <li>ASIC Fund</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/baking_logic/","title":"\ud83d\udd12 Access Restricted: Tier 3 (Industrial)","text":"<p>This page contains NDA specifications for the Decima8 neuromorphic core and industrial-level protocols. These materials are the intellectual property of Intent-Garden and are available only to members of the Industrial Council.</p>"},{"location":"nda/baking_logic/#whats-inside-this-specification","title":"What's Inside This Specification:","text":"<ul> <li>Complete architecture description of Personality Baking Algorithms.</li> <li>Mathematical models of decay and activation.</li> <li>Direct bus control schemes from C code.</li> </ul>"},{"location":"nda/baking_logic/#how-to-get-access","title":"How to Get Access:","text":"<ol> <li>Become an Industrial (Tier 3) sponsor on Boosty.</li> <li>After payment confirmation, you will receive personal access to the closed R&amp;D archive.</li> </ol>"},{"location":"nda/baking_logic/#links","title":"Links:","text":"<ul> <li>\ud83d\ude80 Boosty: Intent-Garden</li> <li>\ud83c\udf10 Intent-Garden Support</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/decima_concepts/","title":"\ud83d\udd12 Access Restricted: Tier 3 (Industrial)","text":"<p>This page contains NDA specifications for the Decima8 neuromorphic core and industrial-level protocols. These materials are the intellectual property of Intent-Garden and are available only to members of the Industrial Council.</p>"},{"location":"nda/decima_concepts/#whats-inside-this-specification","title":"What's Inside This Specification:","text":"<ul> <li>Complete architecture description of Weight and Connection Tiles Concept.</li> <li>Mathematical models of decay and activation.</li> <li>Direct bus control schemes from C code.</li> </ul>"},{"location":"nda/decima_concepts/#how-to-get-access","title":"How to Get Access:","text":"<ol> <li>Become an Industrial (Tier 3) sponsor on Boosty.</li> <li>After payment confirmation, you will receive personal access to the closed R&amp;D archive.</li> </ol>"},{"location":"nda/decima_concepts/#links","title":"Links:","text":"<ul> <li>\ud83d\ude80 Boosty: Intent-Garden</li> <li>\ud83c\udf10 Intent-Garden Support</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/decima_contract/","title":"\ud83d\udd12 Decima8: Machine Specification (v0.2)","text":"<p>Status: v0.2 DESIGN FREEZE Codename: Siberian Tank Interface</p>"},{"location":"nda/decima_contract/#access-restricted-tier-3-industrial","title":"\ud83d\udd10 Access Restricted: Tier 3+ (Industrial)","text":"<p>This page contains the full Decima8 neuromorphic core specification v0.2.</p> <p>Warning: This document contains implementation details including exact formulas, timings, and data structures. Access limited to Tier 3+ members.</p>"},{"location":"nda/decima_contract/#0-scope-non-goals","title":"0) Scope / Non-Goals","text":""},{"location":"nda/decima_contract/#scope-v02","title":"Scope (v0.2)","text":"<ul> <li>One deterministic rhythm for: Emulator \u2192 Proto (PCB) \u2192 FPGA \u2192 ASIC</li> <li>Level16: 0..15 on each of 8 data lines</li> <li>Bidirectional VSB exchange:</li> <li>Conductor sets input vector before READ and holds stable during READ aperture</li> <li>Island drives VSB only in WRITE (readout after WRITE)</li> <li>Tile = minimal programmable entity (RuleROM addresses tiles)</li> <li>All data transferred only via BUS16 (8 lane)</li> <li>Neighbors form activation graph (relay): locked tile activates descendants for BUS reading</li> <li>Range-based Fuse (LOCK): tile latches only if <code>thr_cur16 \u2208 [thr_lo16..thr_hi16]</code></li> <li>Decay pulls to 0: if <code>decay16&gt;0</code>, accumulator decreases toward zero each tick, never crossing 0</li> <li>Branch collapse: if tile becomes inactive (not ACTIVE), it forcibly resets to <code>thr_cur16=0, locked=0</code></li> </ul>"},{"location":"nda/decima_contract/#non-goals-v02","title":"Non-Goals (v0.2)","text":"<ul> <li>Absolute voltages not fixed; Level16 semantics + rhythm are fixed</li> <li>No baked parameter changes inside EV_FLASH</li> <li>No backward compatibility with v0.1 format</li> </ul>"},{"location":"nda/decima_contract/#1-terminology","title":"1) Terminology","text":"Term Description Conductor Digital conductor (CPU), prepares input, triggers EV_FLASH, does bake/reset Island/Swarm Tile network + shared BUS16 (8 lane) over VSB Tile Fabric node: 8 input lanes, 8 output lanes, local FUSE, weights, routing_flags16 Level16 Value 0..15 (4 bits), \"level/energy\" semantics READ phase Tiles sample input, update runtime, do NOT drive BUS WRITE phase Conductor stops driving bus, Island drives BUS16 Domain 0..15; group of tiles for thr_cur16/locked reset ACTIVE(t) Tile \"in live chain\": can read BUS16, compute, apply decay"},{"location":"nda/decima_contract/#2-hard-constants-v02","title":"2) Hard Constants (v0.2)","text":"Parameter Value VSB 8 data lines VSB[0..7] BUS16 8 lanes, contribution summation in WRITE Domains 16 domains (0..15) Level16 0..15 (4 bits) RoutingFlags16 10 used bits: N,E,S,W,NE,SE,SW,NW,BUS_R,BUS_W"},{"location":"nda/decima_contract/#3-ev_flash-cycle-phases","title":"3) EV_FLASH Cycle Phases","text":"<pre><code>\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  EV_FLASH(tag_u32)                                      \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u2502\n\u2502  \u2502 PHASE_READ  \u2502\u2192 \u2502 TURNAROUND \u2502\u2192 \u2502 PHASE_WRITE     \u2502  \u2502\n\u2502  \u2502 (Island)    \u2502  \u2502 (gap)      \u2502  \u2502 (Island)        \u2502  \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2502\n\u2502         \u2193                \u2193                  \u2193           \u2502\n\u2502    Sample input     Conductor:    Tiles drive outputs  \u2502\n\u2502    (VSB)            Hi-Z VSB      to BUS16            \u2502\n\u2502         \u2193                \u2193                  \u2193           \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510   \u2502\n\u2502  \u2502 READOUT_SAMPLE \u2192 Conductor reads BUS16[0..7]    \u2502   \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518   \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre> <p>Target latency: ~40\u00b5s on i5-3550 (Emulator)</p>"},{"location":"nda/decima_contract/#4-event-protocol","title":"4) Event Protocol","text":""},{"location":"nda/decima_contract/#external-events-api","title":"External Events (API)","text":"Event Description Requirements EV_FLASH(tag_u32) Executes READ\u2192WRITE cycle BAKE_APPLIED==1 EV_RESET_DOMAIN(mask16) Domain reset Between EV_FLASH EV_BAKE() Apply BakeBlob Between EV_FLASH"},{"location":"nda/decima_contract/#full-specification","title":"\ud83d\udd10 Full Specification","text":"<p>Remaining sections (Tile Model, FUSE-LOCK logic, RoutingFlags16, BUS Semantics) are available only to Tier 3+ members after subscription confirmation.</p>"},{"location":"nda/decima_contract/#whats-inside-the-full-version","title":"What's inside the full version:","text":"<ul> <li>Tile Model v0.2 \u2014 Baked state and runtime state of the tile</li> <li>FUSE-LOCK logic \u2014 Mathematical model of decay and activation</li> <li>RoutingFlags16 \u2014 Full routing bitfield map</li> <li>BUS Semantics \u2014 Honest summation and overflow handling</li> </ul>"},{"location":"nda/decima_contract/#how-to-get-full-access","title":"How to Get Full Access","text":"<ol> <li>Become a Tier 3 (Industrialist) sponsor or higher at Boosty</li> <li>After confirmation you will receive:</li> <li>Full specification with formulas</li> <li>Emulator reference implementation</li> <li>Integration documentation</li> </ol>"},{"location":"nda/decima_contract/#personas-store-coming-soon","title":"\ud83e\udde0 Personas Store (Coming Soon)","text":"<p>In development \u2014 neuromorphic personalities marketplace. Tier 3+ members get the opportunity to: - Reserve a niche in the future personas store - Submit their personality for publication - Earn royalties from usage</p>"},{"location":"nda/decima_contract/#links","title":"Links","text":"<ul> <li>Decima8 Overview</li> <li>Visual IDE</li> <li>TLV and UDP Formats</li> <li>Boosty: Intent-Garden</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/decima_integration/","title":"\ud83d\udd12 Decima8: Decima-API Interface","text":"<p>Version: v0.2 Status: DESIGN FREEZE</p>"},{"location":"nda/decima_integration/#access-restricted-tier-3-industrial","title":"\ud83d\udd10 Access Restricted: Tier 3+ (Industrial)","text":"<p>This page contains the Decima8 API documentation.</p> <p>Warning: This document contains SHM ABI details, data structures, and code examples. Access limited to Tier 3+ members.</p>"},{"location":"nda/decima_integration/#1-event-protocol-api","title":"1) Event Protocol (API)","text":""},{"location":"nda/decima_integration/#external-events","title":"External Events","text":"Event Description Requirements EV_FLASH(tag_u32) Executes one deterministic READ\u2192WRITE cycle BAKE_APPLIED==1 EV_RESET_DOMAIN(mask16) Domain reset Between EV_FLASH only EV_BAKE() Apply BakeBlob atomically Between EV_FLASH only"},{"location":"nda/decima_integration/#ev_flash-internal-sub-phases","title":"EV_FLASH Internal Sub-phases","text":"<pre><code>1. PHASE_READ         \u2014 all tiles sample input\n2. TURNAROUND         \u2014 Conductor: Hi-Z VSB, Island: prepare drive\n3. PHASE_WRITE        \u2014 Island drives BUS16\n4. READOUT_SAMPLE     \u2014 Conductor reads BUS16[0..7]\n5. INTERPHASE_AUTORESET \u2014 optional\n</code></pre>"},{"location":"nda/decima_integration/#2-shm-abi-shared-memory","title":"2) SHM ABI (Shared Memory)","text":""},{"location":"nda/decima_integration/#shared-memory-layout","title":"Shared Memory Layout","text":"<pre><code>\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  SHM Region (~64 KB)                                    \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u2502\n\u2502  \u2502 Header (status, bake_id, profile_id, flags)       \u2502  \u2502\n\u2502  \u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524  \u2502\n\u2502  \u2502 Config Staging (BakeBlob buffer)                  \u2502  \u2502\n\u2502  \u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524  \u2502\n\u2502  \u2502 VSB_INGRESS (input vector)                        \u2502  \u2502\n\u2502  \u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524  \u2502\n\u2502  \u2502 OUT_buf (readout + FLAGS32)                       \u2502  \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"nda/decima_integration/#characteristics","title":"Characteristics","text":"Parameter Value Alignment 4096 bytes (page-aligned) Protocol Lock-free ring buffer Latency &lt;1 \u00b5s per operation"},{"location":"nda/decima_integration/#3-api-functions","title":"3) API Functions","text":""},{"location":"nda/decima_integration/#initialization","title":"Initialization","text":"<pre><code>decima_init(shm_path)      \u2014 initialize SHM\ndecima_shutdown()          \u2014 close\n</code></pre>"},{"location":"nda/decima_integration/#configuration","title":"Configuration","text":"<pre><code>decima_bake_prepare(blob)  \u2014 load BakeBlob to staging\ndecima_bake_apply()        \u2014 apply (EV_BAKE)\ndecima_reset_domains(mask) \u2014 reset domains\n</code></pre>"},{"location":"nda/decima_integration/#execution","title":"Execution","text":"<pre><code>decima_set_vsb_ingress(input) \u2014 set input\ndecima_ev_flash(tag)          \u2014 execute cycle\ndecima_get_readout()          \u2014 read result\ndecima_get_flags32()          \u2014 read FLAGS\n</code></pre>"},{"location":"nda/decima_integration/#status","title":"Status","text":"<pre><code>decima_is_ready()            \u2014 check readiness\ndecima_get_bake_id()         \u2014 current bake_id\ndecima_get_profile_id()      \u2014 current profile_id\n</code></pre>"},{"location":"nda/decima_integration/#4-ev_bake-errors","title":"4) EV_BAKE Errors","text":"Code Name Description 0 OK Success -1 BakeBadMagic Invalid magic -2 BakeBadVersion Invalid version -3 BakeBadLen Invalid length -4 BakeMissingTLV Missing TLV -5 BakeBadTLVLen Invalid TLV length -6 BakeCRCFail CRC32 error -7 BakeReservedNonZero Reserved \u2260 0 -8 TopologyMismatch Topology mismatch -9 BakeNoBlob No BakeBlob"},{"location":"nda/decima_integration/#5-readout-timing","title":"5) Readout Timing","text":""},{"location":"nda/decima_integration/#default-r0_raw_bus","title":"Default R0_RAW_BUS","text":"<p>Conductor reads BUS16[0..7] immediately after PHASE_WRITE completion.</p>"},{"location":"nda/decima_integration/#latencies-target","title":"Latencies (target)","text":"Operation Latency EV_FLASH ~40 \u00b5s (i5-3550) SHM read &lt;1 \u00b5s EV_BAKE ~100 \u00b5s"},{"location":"nda/decima_integration/#6-cfg-interface-spi-like","title":"6) CFG Interface (SPI-like)","text":"<p>Via CFG interface (CFG_CS, CFG_SCLK, CFG_MOSI, CFG_MISO):</p> <ul> <li>Load BakeBlob to staging</li> <li>Read FLAGS</li> <li>EV_RESET_DOMAIN(mask16) command</li> <li>Read BAKE_ID_ACTIVE / PROFILE_ID_ACTIVE (optional)</li> </ul>"},{"location":"nda/decima_integration/#how-to-get-full-access","title":"How to Get Full Access","text":"<ol> <li>Become a Tier 3 (Industrialist) sponsor or higher</li> <li>After confirmation you will receive:</li> <li>Full API with code examples</li> <li>Reference implementation</li> <li>Integration documentation</li> </ol>"},{"location":"nda/decima_integration/#links","title":"Links","text":"<ul> <li>Machine Specification</li> <li>TLV and UDP Formats</li> <li>IDE Binaries</li> <li>Boosty: Intent-Garden</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/decima_overview/","title":"\ud83d\udd12 Decima8: Machine and Network","text":"<p>Status: v0.2 DESIGN FREEZE Codename: Siberian Tank Interface</p>"},{"location":"nda/decima_overview/#access-tiers","title":"\ud83d\udcca Access Tiers","text":"Section Public Tier 3 Tier 4 Tier 5 Tier 6 Intent-Core (Lisp+C) \u2705 \u2705 \u2705 \u2705 \u2705 Architecture Overview \u274c \u2705 \u2705 \u2705 \u2705 Visual IDE \u274c \u2705 \u2705 \u2705 \u2705 Tiles &amp; Weights Concept \u274c \u2705 \u2705 \u2705 \u2705 Machine Specification \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 TLV and UDP Formats \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 Decima-API Interface \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 IDE Binaries \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 Patterns Database \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 Standalone Emulator \u274c \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 Swarm-Bus API \u274c \u274c \ud83d\udd10 \ud83d\udd10 \ud83d\udd10 ASIC/FPGA Specification \u274c \u274c \u274c \ud83d\udd10 \ud83d\udd10 RTL and Topology \u274c \u274c \u274c \u274c \ud83d\udd10 Swarm-Bus Internals \u274c \u274c \u274c \u274c \ud83d\udd10 <p>Legend: - \u2705 Public \u2014 open documentation (Intent-Core) - \ud83d\udd10 NDA \u2014 requires appropriate tier access</p>"},{"location":"nda/decima_overview/#what-is-decima8","title":"\ud83c\udfd7\ufe0f What is Decima8?","text":"<p>Decima8 is a neuromorphic computing core operating on principles of deterministic decay and threshold-based activation.</p>"},{"location":"nda/decima_overview/#key-concepts","title":"Key Concepts","text":"Concept Description Tile Minimal computational unit with local weight memory and state Weights 8\u00d78 connection matrix defining input signal transformation Decay Deterministic decrease of tile activity over time Activation Threshold Value range where tile \"latches\" into active state Baking Process Fixing intent into substrate \u2014 converting config to immutable state"},{"location":"nda/decima_overview/#architectural-principles","title":"Architectural Principles","text":"<pre><code>\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  Decima8 Resonance Swarm                                \u2502\n\u2502                                                         \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510     \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510     \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u2502\n\u2502  \u2502   IDE /     \u2502 \u2192   \u2502   Emulator   \u2502 \u2192   \u2502  Swarm  \u2502  \u2502\n\u2502  \u2502  Editor     \u2502     \u2502  (SHM IPC)   \u2502     \u2502  Core   \u2502  \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518     \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518     \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2502\n\u2502         \u2191                    \u2191                  \u2191       \u2502\n\u2502    Configuration      Deterministic       Physical     \u2502\n\u2502    (Bake Blob)        cycle (~40\u00b5s)       execution    \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"nda/decima_overview/#key-metrics","title":"Key Metrics","text":"Component Metric Status IDE / Emulator ~40\u00b5s per cycle Target (i5-3550) UDP Cascade ~20\u00b5s latency Target Precision Level16 (0..15) Deterministic Scale Up to 256 tiles in array Configurable"},{"location":"nda/decima_overview/#how-to-get-access","title":"\ud83d\udd10 How to Get Access","text":""},{"location":"nda/decima_overview/#tier-3-industrialist-3000-34-245","title":"Tier 3 (Industrialist) \u2014 3,000 \u20bd / ~$34 / ~\u00a5245","text":"<p>Access: - Full Decima8 machine specification - Bake Blob (TLV) and UDP Protocol formats - Decima8 IDE binaries - Patterns database</p>"},{"location":"nda/decima_overview/#tier-4-swarm-founder-15000-170-1225","title":"Tier 4 (Swarm Founder) \u2014 15,000 \u20bd / ~$170 / ~\u00a51,225","text":"<p>Additionally: - Standalone emulator with SHM integration - Swarm-Bus API for machine cascading - License to deploy \"Baked Personalities\"</p>"},{"location":"nda/decima_overview/#tier-5-swarm-node-100000-1130-8170","title":"Tier 5 (Swarm Node) \u2014 100,000 \u20bd / ~$1,130 / ~\u00a58,170","text":"<p>Additionally: - Full ASIC/FPGA specification - License for custom silicon integration - Priority access to first ASIC batch</p>"},{"location":"nda/decima_overview/#tier-6-high-council-1m-11300-81700","title":"Tier 6 (High Council) \u2014 1M+ \u20bd / ~$11,300+ / ~\u00a581,700+","text":"<p>Additionally: - RTL and silicon topology - Swarm-Bus internals at transaction level - Voting rights on specification evolution</p>"},{"location":"nda/decima_overview/#links","title":"\ud83d\udccb Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> <li>Visual IDE</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/formats/","title":"\ud83d\udd12 Decima8: TLV and UDP Formats","text":"<p>Version: v0.2 Status: DESIGN FREEZE</p>"},{"location":"nda/formats/#access-restricted-tier-3-industrial","title":"\ud83d\udd10 Access Restricted: Tier 3+ (Industrial)","text":"<p>This page contains Decima8 binary format specifications.</p> <p>Warning: This document contains exact data structures, field offsets, and CRC algorithms. Access limited to Tier 3+ members.</p>"},{"location":"nda/formats/#1-bake-binary-tlv-spec-v02","title":"1) Bake Binary TLV Spec v0.2","text":""},{"location":"nda/formats/#general-rules","title":"General Rules","text":"<ul> <li>Endian: Little-endian</li> <li>Alignment: 4-byte boundary</li> <li>CRC32: IEEE (zlib/crc32) over entire blob</li> </ul>"},{"location":"nda/formats/#header-28-bytes","title":"Header (28 bytes)","text":"<pre><code>BakeBlobHeader:\n  magic         char[4]  = \"D8BK\"\n  version       u16      = 2.0\n  flags         u32\n  total_len     u32\n  bake_id       u32\n  profile_id    u32\n  reserved      u32\n</code></pre>"},{"location":"nda/formats/#tlv-sections","title":"TLV Sections","text":"Section Description TOPOLOGY Tile array topology (dimensions, count) TILE_PARAMS Per-tile parameters (thresholds, decay, domains) ROUTING_FLAGS Routing flags for each tile WEIGHTS 8\u00d78 weight matrices for each tile RESET_MASKS Domain auto-reset masks READOUT_POLICY Readout policy configuration CRC32 Checksum of entire blob <p>Full TLV structures with offsets and field types available to Tier 3+ only.</p>"},{"location":"nda/formats/#2-load-time-validation","title":"2) Load-time Validation","text":"<p>Bake loader must verify:</p> <ol> <li>\u2705 magic/version/total_len</li> <li>\u2705 All required TLV sections present</li> <li>\u2705 Section lengths match topology</li> <li>\u2705 CRC32 matches</li> <li>\u2705 reserved fields = 0</li> <li>\u2705 <code>thr_lo16 &lt;= thr_hi16</code> for each tile</li> <li>\u2705 <code>tile_count == tile_w \u00d7 tile_h</code></li> </ol>"},{"location":"nda/formats/#3-udp-protocol-packet_v1","title":"3) UDP Protocol (packet_v1)","text":"<p>Purpose: Cascading Decima8 machines</p>"},{"location":"nda/formats/#packet-format","title":"Packet Format","text":"<pre><code>\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  UDP Packet (~37 bytes)                                \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u2502\n\u2502  \u2502 Header (magic, version, flags, frame_tag)        \u2502  \u2502\n\u2502  \u251c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2524  \u2502\n\u2502  \u2502 Payload (domain, pattern, masks, winner, bus)    \u2502  \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"nda/formats/#packet-fields","title":"Packet Fields","text":"Group Fields Header magic ('D8UP'), version, flags, frame_tag Identity domain_id, pattern_id Control reset_mask16, collision_mask16 Status winner_tile_id, cycle_time_us, flags32_last Data bus16[8] \u2014 bus values"},{"location":"nda/formats/#flags-bitfield","title":"Flags (bitfield)","text":"Bit Flag Description 0 has_winner winner_tile_id valid 1 has_bus bus16 valid 2 has_cycle cycle_time_us valid 3 has_flags flags32_last valid <p>Exact packet structure with offsets and field types available to Tier 3+ only.</p>"},{"location":"nda/formats/#4-runtime-flags","title":"4) Runtime FLAGS","text":"<p>Island returns FLAGS32:</p> Bit Flag Description 0 READY_LAST Last cycle ready 1 OVF_ANY_LAST Overflow in last cycle 2 COLLIDE_ANY_LAST Collision in last cycle"},{"location":"nda/formats/#5-key-metrics","title":"5) Key Metrics","text":"Component Target EV_FLASH (IDE) ~40\u00b5s (i5-3550) UDP Cascade ~20\u00b5s latency"},{"location":"nda/formats/#how-to-get-full-access","title":"How to Get Full Access","text":"<ol> <li>Become a Tier 3 (Industrialist) sponsor or higher</li> <li>After confirmation you will receive:</li> <li>Full TLV and UDP structures</li> <li>Reference implementation</li> <li>Integration documentation</li> </ol>"},{"location":"nda/formats/#links","title":"Links","text":"<ul> <li>Machine Specification</li> <li>Decima-API Interface</li> <li>Boosty: Intent-Garden</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/ide_binaries/","title":"\ud83d\udd12 Access Restricted: Tier 3+ (Industrial)","text":""},{"location":"nda/ide_binaries/#decima8-ide-binaries","title":"Decima8 IDE Binaries","text":"<p>This page contains download links for Decima8 IDE binary files.</p>"},{"location":"nda/ide_binaries/#whats-inside","title":"What's Inside","text":"<ul> <li>Decima8 IDE \u2014 Integrated development environment for neuromorphic patterns</li> <li>Bake Compiler \u2014 EDN contracts to binary TLV compiler</li> <li>Pattern Editor \u2014 Visual pattern activation editor</li> <li>Swarm Monitor \u2014 Swarm state monitoring utility</li> </ul>"},{"location":"nda/ide_binaries/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3 (Industrialist) \u2705 IDE download + patterns database Tier 4 (Swarm Founder) \u2705 + integration modules source code Tier 5 (Swarm Node) \u2705 + binary format documentation Tier 6 (High Council) \u2705 full access"},{"location":"nda/ide_binaries/#system-requirements","title":"System Requirements","text":"<ul> <li>OS: Windows 10/11, Linux (Ubuntu 20.04+)</li> <li>Memory: 8 GB RAM minimum</li> <li>Disk: 2 GB free space</li> <li>Network: Connection to Intent-Garden license server</li> </ul>"},{"location":"nda/ide_binaries/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 3 (Industrialist) sponsor or higher</li> <li>After payment confirmation you will receive:</li> <li>Personal license key</li> <li>Link to private repository</li> <li>Installation documentation</li> </ol>"},{"location":"nda/ide_binaries/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/ide_ui/","title":"\ud83e\ude97 Decima8 IDE: Visual Baking","text":"<p>Status: Public Version: 1.0</p>"},{"location":"nda/ide_ui/#what-is-decima8-ide","title":"\ud83c\udfaf What is Decima8 IDE?","text":"<p>Decima8 IDE is a visual environment for baking neuromorphic personalities. Here you manually configure tiles, weights, and thresholds while observing recognition in real-time.</p>"},{"location":"nda/ide_ui/#ide-interface","title":"\ud83c\udfd7\ufe0f IDE Interface","text":"<p>Visual baking environment: input patterns accordion, tile swarm, params and solutions panels</p>"},{"location":"nda/ide_ui/#interface-components","title":"\ud83e\udde9 Interface Components","text":""},{"location":"nda/ide_ui/#control-panel","title":"\ud83d\udee0 Control Panel","text":"Button Function \u25b6 Play Start EV_FLASH cycle \u23f8 Pause Pause between cycles \u23f9 Stop Stop and reset domains \ud83d\udd01 Auto-Bake Automatic baking for pattern \u2699 Swarm Params Global settings (size, domains, timings)"},{"location":"nda/ide_ui/#accordion-input-patterns","title":"\ud83e\ude97 Accordion (Input Patterns)","text":"<p>VSB Tape \u2014 visual representation of input data: - 8 columns = 8 VSB lines[0..7] - Values 0..15 = Level16 (Arabic numerals) - Tape scrolls \u2014 data fed per tick</p> <p>Pattern Example:</p> <pre><code>Tick 1: [5, 10, 3, 8, 12, 0, 7, 15] \u2192 Recognize \"5\"\nTick 2: [0, 2, 7, 1, 9, 4, 6, 3]    \u2192 Recognize \"0\"\n</code></pre>"},{"location":"nda/ide_ui/#swarm-tiles","title":"\ud83d\udd78 Swarm (Tiles)","text":"<p>Tile array visualization: - Each tile = one neuron with local memory - Color = activity (thr_cur16) - Border = locked status (fuse latched) - Arrows = children activation directions (N,E,S,W...)</p> <p>Display Modes: - Weights \u2014 8\u00d78 weight matrix - Activation \u2014 current thr_cur16 - Routing \u2014 routing flags</p>"},{"location":"nda/ide_ui/#tile-params-panel","title":"\ud83c\udf9b Tile Params Panel","text":"<p>Click on a tile to open editor:</p> Parameter Description Range BUS_R Read bus (ACTIVE source) 0/1 BUS_W Write to bus (WRITE phase) 0/1 Threshold Fuse range [thr_lo..thr_hi] -32768..+32767 Decay Decay strength to zero 0..32767 Pattern ID Pattern to recognize 0..32767 Domain Reset group 0..15 Priority Winner on collision 0..255 Directions Children activation (N,E,S,W,NE,SE,SW,NW) 8 bits"},{"location":"nda/ide_ui/#solutions-panel","title":"\ud83c\udfaf Solutions Panel","text":"<p>Recognized patterns output: - Pattern \u2014 recognized pattern ID - Confidence \u2014 confidence (0..1) - Tile ID \u2014 which tile made decision</p> <p>Output Example:</p> <pre><code>[EV_FLASH #127]\n\u2192 Pattern \"5\" (conf: 0.87) from Tile #23\n\u2192 Pattern \"3\" (conf: 0.62) from Tile #45\n\u2192 Pattern \"8\" (conf: 0.45) from Tile #12\n</code></pre>"},{"location":"nda/ide_ui/#workflow","title":"\ud83d\udd04 Workflow","text":""},{"location":"nda/ide_ui/#1-load-pattern","title":"1. Load Pattern","text":"<pre><code>1. Open pattern (.d8p file)\n2. Accordion fills with input data\n3. Swarm shows current tile state\n</code></pre>"},{"location":"nda/ide_ui/#2-configure-tiles","title":"2. Configure Tiles","text":"<pre><code>1. Click on tile in swarm\n2. Configure thresholds, weights, decay\n3. Set activation directions\n4. Repeat for all tiles\n</code></pre>"},{"location":"nda/ide_ui/#3-baking","title":"3. Baking","text":"<pre><code>1. Press \ud83d\udd01 Auto-Bake\n2. IDE adjusts weights for pattern\n3. Fix configuration (EV_BAKE)\n4. Save as .d8p\n</code></pre>"},{"location":"nda/ide_ui/#4-recognition","title":"4. Recognition","text":"<pre><code>1. Press \u25b6 Play\n2. Tape moves through swarm\n3. Solutions panel shows recognized patterns\n4. Analyze confidence\n</code></pre>"},{"location":"nda/ide_ui/#access","title":"\ud83d\udd10 Access","text":"Feature Public Tier 3 Tier 4 IDE Binaries \u274c \u2705 \u2705 Patterns DB \u274c \u2705 \u2705 Auto-Bake \u274c \u2705 \u2705 SHM Integration \u274c \u274c \u2705"},{"location":"nda/ide_ui/#ai-agent-coming-soon","title":"\ud83e\udd17 AI Agent (Coming Soon)","text":"<p>In development \u2014 AI agent for automatic weight and topology tuning:</p> <ul> <li>Task: You specify pattern bank and target metrics</li> <li>Agent: Runs the machine, adjusting weights and topology</li> <li>Result: Ready-baked personality for the store</li> </ul>"},{"location":"nda/ide_ui/#links","title":"\ud83d\udccb Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Swarm Hierarchy</li> <li>Patterns Database</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/patterns_db/","title":"\ud83d\udd12 Access Restricted: Tier 3+ (Industrial)","text":""},{"location":"nda/patterns_db/#decima8-patterns-database","title":"Decima8 Patterns Database","text":"<p>This page contains the library of ready-made activation patterns for Decima8 neuromorphic core.</p>"},{"location":"nda/patterns_db/#whats-inside","title":"What's Inside","text":"<ul> <li>Patterns DB \u2014 Library of ready-made patterns (EDN + binary TLV)</li> <li>Activation Graphs \u2014 Activation graphs for typical tasks</li> <li>Decay Profiles \u2014 Decay profiles for various scenarios</li> <li>Fuse Configurations \u2014 Range-based fuse configurations</li> </ul>"},{"location":"nda/patterns_db/#pattern-formats","title":"Pattern Formats","text":"Format Description Tier <code>.d8p</code> Binary pattern (Bake Blob) 3+ <code>.d8e</code> EDN pattern source 4+ <code>.d8lib</code> Pattern library 4+ <code>.d8meta</code> Metadata + validation 5+"},{"location":"nda/patterns_db/#database-structure","title":"Database Structure","text":"<pre><code>patterns/\n\u251c\u2500\u2500 basic/           # Basic activation patterns\n\u2502   \u251c\u2500\u2500 pulse.d8p    # Pulse pattern\n\u2502   \u251c\u2500\u2500 decay.d8p    # Decay pattern\n\u2502   \u2514\u2500\u2500 fuse.d8p     # Fuse pattern\n\u251c\u2500\u2500 advanced/        # Advanced patterns\n\u2502   \u251c\u2500\u2500 cascade.d8p  # Cascade activation\n\u2502   \u2514\u2500\u2500 resonance.d8p # Resonance circuits\n\u2514\u2500\u2500 custom/          # Custom patterns\n</code></pre>"},{"location":"nda/patterns_db/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3 (Industrialist) \u2705 Download ready-made patterns (.d8p) Tier 4 (Swarm Founder) \u2705 + EDN sources (.d8e), libraries (.d8lib) Tier 5 (Swarm Node) \u2705 + metadata and validation Tier 6 (High Council) \u2705 full access + modification rights"},{"location":"nda/patterns_db/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 3 (Industrialist) sponsor or higher</li> <li>After payment confirmation you will receive access to Patterns DB</li> </ol>"},{"location":"nda/patterns_db/#personas-store-coming-soon","title":"\ud83e\udde0 Personas Store (Coming Soon)","text":"<p>In development \u2014 neuromorphic personalities marketplace. Tier 3+ members get the opportunity to: - Reserve a niche in the future personas store - Submit their personality for publication - Earn royalties from usage</p>"},{"location":"nda/patterns_db/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/rtl_topology/","title":"\ud83d\udd12 Access Restricted: Tier 6 (High Council)","text":""},{"location":"nda/rtl_topology/#rtl-and-silicon-topology","title":"RTL and Silicon Topology","text":"<p>This page contains RTL code and silicon topology for Decima8 ASIC.</p>"},{"location":"nda/rtl_topology/#whats-inside","title":"What's Inside","text":"<ul> <li>RTL Source Code \u2014 Full Verilog/SystemVerilog source</li> <li>Synthesis Scripts \u2014 Synthesis scripts</li> <li>Place &amp; Route \u2014 Placement and routing data</li> <li>GDSII \u2014 Final layout for tape-out</li> <li>Simulation Models \u2014 Verification models</li> </ul>"},{"location":"nda/rtl_topology/#rtl-structure","title":"RTL Structure","text":"<pre><code>rtl/\n\u251c\u2500\u2500 top/\n\u2502   \u251c\u2500\u2500 decima8_top.v      # Top module\n\u2502   \u251c\u2500\u2500 tile_array.v       # Tile array (16\u00d716)\n\u2502   \u251c\u2500\u2500 bus16_controller.v # BUS16 controller\n\u2502   \u2514\u2500\u2500 vsb_interface.v    # VSB interface\n\u251c\u2500\u2500 tile/\n\u2502   \u251c\u2500\u2500 tile_core.v        # Tile core\n\u2502   \u251c\u2500\u2500 fuse_logic.v       # Fuse logic\n\u2502   \u251c\u2500\u2500 decay_unit.v       # Decay unit\n\u2502   \u251c\u2500\u2500 weight_matrix.v    # Weight matrix (8\u00d78)\n\u2502   \u2514\u2500\u2500 routing_logic.v    # Routing logic\n\u251c\u2500\u2500 utils/\n\u2502   \u251c\u2500\u2500 clamp16.v          # Clamp to 0..15\n\u2502   \u251c\u2500\u2500 signed_mul.v       # Signed multiply\n\u2502   \u2514\u2500\u2500 accumulator.v      # Accumulator\n\u2514\u2500\u2500 testbenches/\n    \u251c\u2500\u2500 tb_tile.v          # Tile testbench\n    \u251c\u2500\u2500 tb_array.v         # Array testbench\n    \u2514\u2500\u2500 tb_top.v           # Top testbench\n</code></pre>"},{"location":"nda/rtl_topology/#die-layout","title":"Die Layout","text":"<pre><code>\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  Decima8 ASIC Die Layout (25 mm\u00b2 est.)                  \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u2502\n\u2502  \u2502  Tile Array (16\u00d716)                               \u2502  \u2502\n\u2502  \u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2510                        \u2502  \u2502\n\u2502  \u2502  \u2502 0,0 \u2502 0,1 \u2502 ... \u2502 0,15\u2502                        \u2502  \u2502\n\u2502  \u2502  \u251c\u2500\u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500\u2500\u2524                        \u2502  \u2502\n\u2502  \u2502  \u2502 ... \u2502 ... \u2502 ... \u2502 ... \u2502 256 tiles total       \u2502  \u2502\n\u2502  \u2502  \u251c\u2500\u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500\u2500\u253c\u2500\u2500\u2500\u2500\u2500\u2524                        \u2502  \u2502\n\u2502  \u2502  \u250215,0 \u250215,1 \u2502 ... \u250215,15\u2502                        \u2502  \u2502\n\u2502  \u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2518                        \u2502  \u2502\n\u2502  \u2502                                                   \u2502  \u2502\n\u2502  \u2502  BUS16 lanes (8) \u2014 horizontal across array        \u2502  \u2502\n\u2502  \u2502  VSB lanes (8) \u2014 vertical across array            \u2502  \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2502\n\u2502                                                         \u2502\n\u2502  Periphery:                                             \u2502\n\u2502  - CFG Interface (SPI-like)                             \u2502\n\u2502  - EV_FLASH Controller                                  \u2502\n\u2502  - READOUT Logic                                        \u2502\n\u2502  - Domain Reset Logic                                   \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"nda/rtl_topology/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3-4 \u274c Not available Tier 5 (Swarm Node) \u274c Not available Tier 6 (High Council) \u2705 Full RTL + topology access"},{"location":"nda/rtl_topology/#high-council-rights","title":"High Council Rights","text":"<p>Tier 6 receive:</p> <ul> <li>\u2705 Full RTL and topology access</li> <li>\u2705 IP ASIC share (proportional to contribution)</li> <li>\u2705 Direct voting rights on Rule-ROM evolution</li> <li>\u2705 Exclusive architectural audit from Root Authority</li> <li>\u2705 Veto rights on specification changes v0.2+</li> </ul>"},{"location":"nda/rtl_topology/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 6 (High Council Elder) sponsor \u2014 1M+ \u20bd</li> <li>After payment confirmation you will receive:</li> <li>Access to private RTL repository</li> <li>License agreement</li> <li>Personal access to Root Authority</li> </ol>"},{"location":"nda/rtl_topology/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> <li>ASIC Fund</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/skills_standard/","title":"\ud83d\udd12 Access Restricted: Tier 3 (Industrial)","text":"<p>This page contains NDA specifications for the Decima8 neuromorphic core and industrial-level protocols. These materials are the intellectual property of Intent-Garden and are available only to members of the Industrial Council.</p>"},{"location":"nda/skills_standard/#whats-inside-this-specification","title":"What's Inside This Specification:","text":"<ul> <li>Complete architecture description of Neuromorphic Skills Standards.</li> <li>Mathematical models of decay and activation.</li> <li>Direct bus control schemes from C code.</li> </ul>"},{"location":"nda/skills_standard/#how-to-get-access","title":"How to Get Access:","text":"<ol> <li>Become an Industrial (Tier 3) sponsor on Boosty.</li> <li>After payment confirmation, you will receive personal access to the closed R&amp;D archive.</li> </ol>"},{"location":"nda/skills_standard/#links","title":"Links:","text":"<ul> <li>\ud83d\ude80 Boosty: Intent-Garden</li> <li>\ud83c\udf10 Intent-Garden Support</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/standalone_emulator/","title":"\ud83d\udd12 Access Restricted: Tier 4+ (Swarm Founder)","text":""},{"location":"nda/standalone_emulator/#standalone-emulator","title":"Standalone Emulator","text":"<p>This page contains the Decima8 standalone emulator specification with Shared Memory integration.</p>"},{"location":"nda/standalone_emulator/#whats-inside","title":"What's Inside","text":"<ul> <li>Standalone Emulator \u2014 Autonomous emulator version for commercial cluster deployment</li> <li>Shared Memory Integration \u2014 SHM integration documentation</li> <li>Performance Profiles \u2014 Performance profiles for various configurations</li> <li>Deployment Guide \u2014 Production deployment guide</li> </ul>"},{"location":"nda/standalone_emulator/#emulator-architecture","title":"Emulator Architecture","text":"<pre><code>\u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\n\u2502  Decima8 Emulator (Standalone)                          \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u2502\n\u2502  \u2502 SHM Interface\u2502  \u2502 Tile Engine  \u2502  \u2502 BUS16 Model  \u2502  \u2502\n\u2502  \u2502 (IPC)        \u2502  \u2502 (8\u00d78 Matrix) \u2502  \u2502 (8 lane)     \u2502  \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2502\n\u2502         \u2193                \u2193                  \u2193           \u2502\n\u2502  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510   \u2502\n\u2502  \u2502 EV_FLASH Controller (READ\u2192WRITE\u2192READOUT)       \u2502   \u2502\n\u2502  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518   \u2502\n\u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"nda/standalone_emulator/#shared-memory-integration","title":"Shared Memory Integration","text":"Parameter Value SHM size 64 KB (configurable) Alignment 4096 bytes (page-aligned) Protocol Lock-free ring buffer Latency &lt;1 \u00b5s per operation"},{"location":"nda/standalone_emulator/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3 (Industrialist) \u274c Not available Tier 4 (Swarm Founder) \u2705 Emulator + SHM integration Tier 5 (Swarm Node) \u2705 + emulator source code Tier 6 (High Council) \u2705 full access + modifications"},{"location":"nda/standalone_emulator/#deployment-license","title":"Deployment License","text":"<p>Tier 4+ receive license to deploy \"Baked Personalities\" in commercial clusters:</p> <ul> <li>\u2705 Unlimited installations</li> <li>\u2705 Right to modify configuration</li> <li>\u2705 Right to integrate with own software</li> <li>\u274c No reverse engineering</li> <li>\u274c No transfer to third parties</li> </ul>"},{"location":"nda/standalone_emulator/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 4 (Swarm Founder) sponsor or higher</li> <li>After payment confirmation you will receive:</li> <li>License key</li> <li>Emulator binaries</li> <li>Integration documentation</li> </ol>"},{"location":"nda/standalone_emulator/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/swarm_bus_api/","title":"\ud83d\udd12 Access Restricted: Tier 4+ (Swarm Founder)","text":""},{"location":"nda/swarm_bus_api/#swarm-bus-api","title":"Swarm-Bus API","text":"<p>This page contains the Swarm-Bus API documentation.</p>"},{"location":"nda/swarm_bus_api/#whats-inside","title":"What's Inside","text":"<ul> <li>Swarm-Bus API Specification \u2014 Full protocol description</li> <li>UDP Protocol (packet_v1) \u2014 Packet specification for machine cascading</li> <li>SHM ABI \u2014 Shared memory ABI</li> <li>Event Protocol \u2014 Event protocol (EV_FLASH, EV_RESET_DOMAIN, EV_BAKE)</li> </ul>"},{"location":"nda/swarm_bus_api/#udp-packet-format-37-bytes","title":"UDP Packet Format (37 bytes)","text":"<pre><code>Offset  Size  Field              Description\n\u2500\u2500\u2500\u2500\u2500\u2500  \u2500\u2500\u2500\u2500  \u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500  \u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\n0       4     magic              'D8UP' (0x50553844)\n4       2     version            = 1\n6       2     flags              bit0:has_winner, bit1:has_bus, ...\n8       4     frame_tag          Unique frame ID\n12      1     domain_id          Domain ID (0..15)\n13      2     pattern_id         Pattern ID\n15      2     reset_mask16       Domain reset mask\n17      2     collision_mask16   Collision mask\n19      2     winner_tile_id     Winner ID (on collision)\n21      4     cycle_time_us      Cycle time in \u00b5s\n25      4     flags32_last       FLAGS32 from last EV_FLASH\n29      8     bus16[8]           BUS16[0..7] values\n\u2500\u2500\u2500\u2500\u2500\u2500  \u2500\u2500\u2500\u2500  \u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500  \u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\nTotal: 37 bytes\n</code></pre>"},{"location":"nda/swarm_bus_api/#event-protocol-api","title":"Event Protocol (API)","text":"Event Description Requirements <code>EV_FLASH(tag_u32)</code> Executes READ\u2192WRITE cycle BAKE_APPLIED==1 <code>EV_RESET_DOMAIN(mask16)</code> Domain reset Between EV_FLASH <code>EV_BAKE()</code> Apply BakeBlob Between EV_FLASH"},{"location":"nda/swarm_bus_api/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3 (Industrialist) \u274c Not available Tier 4 (Swarm Founder) \u2705 API documentation + examples Tier 5 (Swarm Node) \u2705 + reference implementation source Tier 6 (High Council) \u2705 full access + extension rights"},{"location":"nda/swarm_bus_api/#usage-example-c","title":"Usage Example (C++)","text":"<pre><code>// Initialize Swarm-Bus\nSwarmBus bus;\nbus.init(\"/dev/shm/decima8\");\n\n// Prepare input vector\nLevel16 input[8] = {5, 10, 3, 8, 12, 0, 7, 15};\nbus.set_vsb_ingress(input);\n\n// Execute EV_FLASH\nauto readout = bus.ev_flash(0x12345678);\n\n// Read result\nfor (int i = 0; i &lt; 8; i++) {\n    printf(\"BUS16[%d] = %d\\n\", i, readout[i]);\n}\n</code></pre>"},{"location":"nda/swarm_bus_api/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 4 (Swarm Founder) sponsor or higher</li> <li>After payment confirmation you will receive API documentation access</li> </ol>"},{"location":"nda/swarm_bus_api/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"nda/swarm_internals/","title":"\ud83d\udd12 Access Restricted: Tier 6 (High Council)","text":""},{"location":"nda/swarm_internals/#swarm-bus-internals","title":"Swarm-Bus Internals","text":"<p>This page contains the internal workings of Swarm-Bus at transaction and signal level.</p>"},{"location":"nda/swarm_internals/#whats-inside","title":"What's Inside","text":"<ul> <li>Bus Transaction Protocol \u2014 Signal-level transaction protocol</li> <li>Timing Diagrams \u2014 Timing diagrams for all phases</li> <li>Turnaround Logic \u2014 VSB direction switching logic</li> <li>Summation Circuit \u2014 BUS16 honest summation circuit</li> <li>Clock Domain Crossing \u2014 Clock domain crossing</li> </ul>"},{"location":"nda/swarm_internals/#ev_flash-timing-diagram","title":"EV_FLASH Timing Diagram","text":"<pre><code>Cycle N:\n        \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u252c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\nCLK     \u2502\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2502\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2502\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2502\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2588\u2502\n        \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2534\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n\n        \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\nVSB     \u2502 Conductor drives input (Level16[0..7])                \u2502\n        \u2502 Stable throughout READ aperture                        \u2502\n        \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n\n        \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510  \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\nPhase   \u2502 PHASE_READ  \u2502\u2192 \u2502 TURNAROUND \u2502\u2192 \u2502 PHASE_WRITE          \u2502\n        \u2502 (Island)    \u2502  \u2502 (gap)      \u2502  \u2502 (Island drives BUS)  \u2502\n        \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518  \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n\n        \u250c\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2510\nBUS16   \u2502 High-Z (Conductor) \u2502 Turnaround \u2502 Island drives SUM   \u2502\n        \u2502                    \u2502            \u2502 READOUT_SAMPLE      \u2502\n        \u2514\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2500\u2518\n</code></pre>"},{"location":"nda/swarm_internals/#turnaround-logic","title":"Turnaround Logic","text":"Signal Conductor Island Description VSB_DRV 1 (READ) 0 Conductor drives VSB VSB_DRV 0 (TURN) 0 Hi-Z (gap) VSB_DRV 0 (WRITE) 1 Island drives VSB"},{"location":"nda/swarm_internals/#honest-bus16-summation","title":"Honest BUS16 Summation","text":"<p>For each lane i=0..7 in PHASE_WRITE:</p> <pre><code>contrib_from_all_tiles[i] = \n  \u03a3_{t | (routing_flags16[t] &amp; BUS_W)!=0 &amp;&amp; (locked self || locked_ancestor)} \n    drive_vec[t][i]\n\nbus_raw[i]  = contrib_from_all_tiles[i]\nBUS16[i]    = clamp15(bus_raw[i])\nBUS_CLIP[i] = (bus_raw[i] &gt; 15)\n</code></pre> <p><code>bus_raw</code> range: [0..3840] (256 tiles \u00d7 15 max)</p>"},{"location":"nda/swarm_internals/#access-requirements","title":"Access Requirements","text":"Tier Access Tier 3-5 \u274c Not available Tier 6 (High Council) \u2705 Full internals specification"},{"location":"nda/swarm_internals/#high-council-rights","title":"High Council Rights","text":"<p>Tier 6 receive:</p> <ul> <li>\u2705 Full Swarm-Bus Internals access</li> <li>\u2705 Right to modify protocol</li> <li>\u2705 Direct voting rights on specification evolution</li> <li>\u2705 Exclusive architectural audit</li> </ul>"},{"location":"nda/swarm_internals/#how-to-get-access","title":"How to Get Access","text":"<ol> <li>Become a Tier 6 (High Council Elder) sponsor \u2014 1M+ \u20bd</li> <li>After payment confirmation you will receive personal documentation access</li> </ol>"},{"location":"nda/swarm_internals/#links","title":"Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> <li>Swarm Hierarchy</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"registry/","title":"Intents Registry (Public)","text":"<p>Public library of EDN contracts for safe C/C++ code.</p>"},{"location":"registry/#available-intents","title":"Available Intents","text":"Intent Description Status Memory Safety (C-SAFE) Pointer lifecycle, safe-free \u2705 Public Bounds Control (BOUNDS) Array bounds checking \ud83d\udea7 Draft Type Validation (TYPE-INTENT) Safe type casting \ud83d\udea7 Draft"},{"location":"registry/#how-to-use","title":"How to Use","text":"<ol> <li>Select the required intent from the registry</li> <li>Add EDN contract to your project</li> <li>Mark code with garden-tags</li> <li>Run validation via Enforcer</li> </ol>"},{"location":"registry/#links","title":"Links","text":"<ul> <li>Garden-Core Enforcer</li> <li>Agent Contract</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"registry/bounds_check/","title":"Bounds Control (BOUNDS)","text":"<p>Intent ID: <code>:bounds-checked-access</code> Status: \ud83d\udea7 Draft Version: 0.1</p>"},{"location":"registry/bounds_check/#description","title":"Description","text":"<p>Contract for array and buffer bounds checking. Provides deterministic validation of indices before memory access.</p>"},{"location":"registry/bounds_check/#edn-specification-draft","title":"EDN Specification (Draft)","text":"<pre><code>{:intent :bounds-checked-access\n :entities {:array {:type \"T[]\" :role :bounded-buffer}\n            :index {:type \"size_t\" :role :access-key}}\n :invariants [\n   ;; Rule: index must be within [0, size)\n   {:op :access :target :array :index :index\n    :precondition {:and \n      [{:gte :index 0}\n       {:lt :index :size}]}}\n ]\n :tags {:wrap \"// [[garden:bounds-checked]]\"}}\n</code></pre>"},{"location":"registry/bounds_check/#usage-example","title":"Usage Example","text":""},{"location":"registry/bounds_check/#valid-code","title":"\u2705 Valid Code","text":"<pre><code>// [[garden:intent(bounds-checked-access)]]\nint safe_array_access(int* arr, size_t size, size_t index) {\n    if (index &lt; size) {  // Bounds check\n        return arr[index];\n    }\n    return -1;  // Out of bounds error\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"registry/bounds_check/#violation","title":"\u274c Violation","text":"<pre><code>// [[garden:intent(bounds-checked-access)]]\nint unsafe_access(int* arr, size_t size, size_t index) {\n    return arr[index];  // ERROR: no bounds check\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"registry/bounds_check/#development-status","title":"Development Status","text":"<p>This intent is under development. Contact the High Council to participate in testing.</p> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"registry/memory_safety/","title":"Memory Safety (C-SAFE)","text":"<p>Intent ID: <code>:safe-pointer-lifecycle</code> Status: \u2705 Public Version: 1.0</p>"},{"location":"registry/memory_safety/#description","title":"Description","text":"<p>This contract ensures safe pointer lifecycle in C: after calling <code>free()</code>, the pointer must be set to <code>NULL</code>.</p>"},{"location":"registry/memory_safety/#edn-specification","title":"EDN Specification","text":"<pre><code>{:intent :safe-pointer-lifecycle\n :rules [\n   {:match :call :name \"free\"}\n   {:ensure-next :assignment :value \"NULL\"}\n   {:forbid-after :read-access}\n ]\n :tags [\"[[garden:free]]\"]}\n</code></pre>"},{"location":"registry/memory_safety/#full-specification-resource-guard","title":"Full Specification (Resource Guard)","text":"<pre><code>{:intent :resource-guard\n :entities {:ptr {:type \"void*\" :role :managed-handle}}\n :invariants [\n   ;; Rule: after free, pointer MUST be NULL\n   {:op :call :fn \"free\" :args [:ptr]\n    :must-follow {:op :assign :target :ptr :value \"NULL\"}}\n\n   ;; Rule: no read access after free\n   {:op :access :target :ptr :mode :read\n    :forbidden-after {:op :call :fn \"free\"}}]\n :tags {:wrap \"// [[garden:scoped]]\"}}\n</code></pre>"},{"location":"registry/memory_safety/#usage-example","title":"Usage Example","text":""},{"location":"registry/memory_safety/#valid-code","title":"\u2705 Valid Code","text":"<pre><code>// [[garden:intent(safe-pointer-lifecycle)]]\nvoid cleanup_resource(void* ptr) {\n    if (ptr != NULL) {\n        free(ptr);\n        ptr = NULL;  // Required!\n    }\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"registry/memory_safety/#violation","title":"\u274c Violation","text":"<pre><code>// [[garden:intent(safe-pointer-lifecycle)]]\nvoid unsafe_cleanup(void* ptr) {\n    free(ptr);\n    // ERROR: ptr not set to NULL\n    // Violation: must-follow {:op :assign :target :ptr :value \"NULL\"}\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"registry/memory_safety/#validation-rules","title":"Validation Rules","text":"Rule Description Status <code>must-follow</code> After <code>free()</code> must be <code>ptr = NULL</code> Required <code>forbidden-after</code> No read access after <code>free()</code> Required <code>match</code> Match <code>free()</code> call Required"},{"location":"registry/memory_safety/#tools","title":"Tools","text":"<ul> <li>Enforcer: Babashka script for AST validation</li> <li>Echo: Markdown report generator</li> </ul>"},{"location":"registry/memory_safety/#links","title":"Links","text":"<ul> <li>Garden-Core Enforcer</li> <li>Agent Contract</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"registry/type_validation/","title":"Type Validation (TYPE-INTENT)","text":"<p>Intent ID: <code>:type-safe-cast</code> Status: \ud83d\udea7 Draft Version: 0.1</p>"},{"location":"registry/type_validation/#description","title":"Description","text":"<p>Contract for safe type casting in C/C++. Provides cast tracing and type compatibility validation.</p>"},{"location":"registry/type_validation/#edn-specification-draft","title":"EDN Specification (Draft)","text":"<pre><code>{:intent :type-safe-cast\n :entities {:source {:type \"T*\" :role :cast-from}\n            :target {:type \"U*\" :role :cast-to}}\n :invariants [\n   ;; Rule: cast must be explicit\n   {:op :cast :from :source :to :target\n    :require-explicit true}\n\n   ;; Rule: forbid dangerous casts\n   {:forbid {:cast :from :const-ptr :to :non-const-ptr}}\n ]\n :tags {:wrap \"// [[garden:type-checked]]\"}}\n</code></pre>"},{"location":"registry/type_validation/#usage-example","title":"Usage Example","text":""},{"location":"registry/type_validation/#valid-code","title":"\u2705 Valid Code","text":"<pre><code>// [[garden:intent(type-safe-cast)]]\nvoid process_data(const void* data) {\n    // Explicit cast preserving const\n    const int* values = (const int*)data;\n    process_values(values);\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"registry/type_validation/#violation","title":"\u274c Violation","text":"<pre><code>// [[garden:intent(type-safe-cast)]]\nvoid unsafe_cast(const void* data) {\n    // ERROR: removing const without explicit intent\n    int* values = (int*)data;  // Type safety violation\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"registry/type_validation/#development-status","title":"Development Status","text":"<p>This intent is under development. Contact the High Council to participate in testing.</p> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"spec/agent_contract/","title":"Intent-Garden: AI Agent Developer Contract (v1.0)","text":""},{"location":"spec/agent_contract/#1-mission-statement","title":"1. MISSION STATEMENT","text":"<p>You are a Managed Laborer within the Intent-Garden ecosystem. Your goal is to implement high-performance C/C++ logic that is strictly governed by Lisp/EDN Intent Specifications. You operate under the principle of Zero-Trust AI Generation.</p>"},{"location":"spec/agent_contract/#2-the-semantic-anchor-workflow","title":"2. THE SEMANTIC ANCHOR WORKFLOW","text":"<p>You must strictly follow this cycle for every task:</p> <p>2.1. Requirement Ingestion: Receive a task in Natural Language.     Intent Formalization: Draft or update a .edn (Clojure/Lisp) intent in specs/.</p> <p>2.2. Human Verification: Wait for the Human Architect to verify the Semantic Echo (Markdown report generated from the .edn).     Implementation &amp; Tagging: Write the C/C++ code and physically anchor it using Garden-Tags.</p> <p>2.3. THE MANDATORY TAGGING PROTOCOL (GARDEN-TAGGING)     Every block of code you generate that relates to a formal Intent MUST be wrapped in semantic tags. If a tag is missing, the code is considered illegal and will be pruned by the Enforcer.</p> <p>2.4. Reflective Confirmation     Before coding, you must state: 'Under Intent [ID], I am prohibited from [X] and mandated to [Y]'. If you cannot state the constraint, do not start the implementation.</p> <p>Syntax:</p> <p>c</p> <pre><code>// [[garden:intent(INTENT_ID)]]\nvoid implementation_starts_here() {\n    // Your code logic\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"spec/agent_contract/#3rules-of-tagging","title":"3.Rules of Tagging:","text":"<p>No Orphans: Never place a tag without immediately following it with the implementation. Exact ID: The INTENT_ID must match the key in the corresponding .edn file. Scope: Tags must wrap the smallest possible logical unit (usually a function or a block). The Vacuum Rule: Any C/C++ logic found outside of a [[garden:intent]] block is considered 'Dead Code' and will be ignored or purged. Your entire output must be a sequence of Tagged Intent Blocks.</p>"},{"location":"spec/agent_contract/#4-coding-constraints-the-iron-c-rules","title":"4. CODING CONSTRAINTS (THE \"IRON-C\" RULES)","text":"<p>When writing C/C++ for Intent-Garden, you must avoid \"Academic Bloat\" (Rust-style) but enforce \"Deterministic Safety\": Memory: Every malloc/free or new/delete must be tagged with a :resource-guard intent. Pointers: After free(p), you MUST immediately write p = NULL;. No exceptions. Types: Minimize void* usage. If used, it must have a :semantic-cast intent tag. Concurrency: Any shared resource access must be wrapped in a :mutex-guarded intent block.</p>"},{"location":"spec/agent_contract/#5-the-enforcement-penalty","title":"5. THE ENFORCEMENT PENALTY","text":"<p>Be aware: After you generate code, the Babashka-Enforcer will parse the Clang AST. If the AST structure does not match the Lisp Intent: REJECTED. If a tag is present but the code is missing the safety invariant (e.g., missing NULL assignment): REJECTED. If you use unmanaged \"dirty\" C pointers without a tag: REJECTED.</p>"},{"location":"spec/agent_contract/#6-interface-with-the-architect","title":"6. INTERFACE WITH THE ARCHITECT","text":"<p>If an Intent is too complex to formalize in Lisp/EDN, ask for a Sub-Intent decomposition. Always provide a Semantic Echo (Markdown summary) of what you believe the Lisp-Intent enforces before you start coding. \"Code is temporary. Intent is eternal. Follow the Garden, or be pruned.\" Forbidden: Do not attempt to fix an 'Intent Violation' by guessing. If the Enforcer rejects the AST, you must stop, output the AST-diff, and wait for the Architect to refine the Lisp/EDN contract.</p>"},{"location":"spec/hierarchy/","title":"Swarm Hierarchy (16/256)","text":"<p>\"In a world of deterministic code, every node knows its place\"</p>"},{"location":"spec/hierarchy/#structure","title":"Structure","text":"<ul> <li>16 active nodes in the swarm core</li> <li>256 potential slots for expansion</li> </ul>"},{"location":"spec/hierarchy/#hierarchy-tiers","title":"\ud83c\udfdb\ufe0f Hierarchy Tiers","text":""},{"location":"spec/hierarchy/#tier-0-observer-free","title":"Tier 0 \u2014 Observer (Free)","text":"<ul> <li>Access to public documentation</li> <li>Basic security specifications</li> </ul>"},{"location":"spec/hierarchy/#tier-1-gardener-400-450-33","title":"Tier 1 \u2014 Gardener (400 \u20bd / ~$4.50 / ~\u00a533)","text":"<p>The Swarm Roots. - Access to Private Dev-Logs on Boosty - Supporting the open-source libwui and Garden-Core engines - Status: Passive observer and supporter of the Synthesis</p>"},{"location":"spec/hierarchy/#tier-2-enforcer-1000-11-82","title":"Tier 2 \u2014 Enforcer (1,000 \u20bd / ~$11 / ~\u00a582)","text":"<p>The Logic Guards. - Priority PR review for new Intents - Your name will be on the list of project supporters forever - Status: Verified Guardian of the Code</p>"},{"location":"spec/hierarchy/#tier-3-industrialist-3000-34-245","title":"Tier 3 \u2014 Industrialist (3,000 \u20bd / ~$34 / ~\u00a5245)","text":"<p>The \"Reactor\" Operators. - Access to Closed R&amp;D Archives &amp; Application-level Decima8 concepts - Advanced IDE features and Swarm-Bus API documentation - Goal: Direct funding for Decima8 silicon tape-out - Full access to NDA specifications - Decima8 neuromorphic specifications - Direct team access</p>"},{"location":"spec/hierarchy/#tier-4-swarm-founder-15000-170-1225","title":"Tier 4 \u2014 Swarm Founder (15,000 \u20bd / ~$170 / ~\u00a51,225)","text":"<p>The Infrastructure Builders. - Full Decima8 IDE &amp; Sovereign Emulator (Shared Memory Integration) - Direct line to the dev-logs and private R&amp;D channels - License to deploy \"Baked Personalities\" in commercial clusters</p>"},{"location":"spec/hierarchy/#tier-5-swarm-node-100000-1130-8170","title":"Tier 5 \u2014 Swarm Node (100,000 \u20bd / ~$1,130 / ~\u00a58,170)","text":"<p>The Technology Partners. - Full Hardware Specification (ASIC/FPGA Documentation) - License to integrate Decima8 logic into custom silicon/hardware - First-batch access to Decima8 ASIC production</p>"},{"location":"spec/hierarchy/#tier-6-high-council-elder-1m-11300-81700","title":"\ud83d\udc8e Tier 6 \u2014 High Council Elder (1M+ \u20bd / ~$11,300+ / ~\u00a581,700+)","text":"<p>The 16 \"Kings\" of Their Respective Industrial Verticals. - Full Hardware Specs (RTL, Silicon Topology, Swarm-Bus internals) - Direct voting rights on Rule-ROM evolution - Exclusive Architectural Audit from the Root Authority - One of 16 seats on the High Council</p>"},{"location":"spec/hierarchy/#currency-reference","title":"\ud83d\udcca Currency Reference","text":"Tier Name RUB (\u20bd) USD ($) CNY (\u00a5) 0 Observer \u0411\u0435\u0441\u043f\u043b\u0430\u0442\u043d\u043e Free \u514d\u8d39 1 Gardener 400 ~4.50 ~33 2 Enforcer 1,000 ~11 ~82 3 Industrialist 3,000 ~34 ~245 4 Swarm Founder 15,000 ~170 ~1,225 5 Swarm Node 100,000 ~1,130 ~8,170 6 High Council 1M+ ~11,300+ ~81,700+ <p>Rates are approximate and subject to change.</p>"},{"location":"spec/hierarchy/#how-to-join","title":"\ud83d\udd17 How to Join","text":"<ul> <li>Boosty: Intent-Garden \u2014 Choose your support tier</li> <li>Intent-Garden Support \u2014 Additional information</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"support/asic_fund/","title":"ASIC Fund","text":""},{"location":"support/asic_fund/#goal","title":"Goal","text":"<p>The ASIC Fund collects funds for developing specialized integrated circuits optimized for Decima8 neuromorphic computing.</p>"},{"location":"support/asic_fund/#funding-tiers","title":"Funding Tiers","text":"Goal Amount Status Phase 1: RTL Design $50,000 \ud83d\udea7 In Progress Phase 2: FPGA Prototype $150,000 \u23f3 Pending Phase 3: ASIC Tape-out $2,000,000 \u23f3 Pending"},{"location":"support/asic_fund/#how-to-contribute","title":"How to Contribute","text":"<ol> <li>Become an Industrial (Tier 3) sponsor or higher</li> <li>Part of funds automatically goes to the ASIC fund</li> <li>Reports published quarterly for Tier 3+ members</li> </ol>"},{"location":"support/asic_fund/#transparency","title":"Transparency","text":"<ul> <li>\u2705 Quarterly reports for Tier 3+</li> <li>\u2705 Public progress updates</li> <li>\u2705 Expense audit by Industrial Council</li> </ul>"},{"location":"support/asic_fund/#sponsor-rewards","title":"Sponsor Rewards","text":"Tier Reward Tier 3 (Industrialist) Name in ASIC documentation Tier 4 (Swarm Founder) Priority FPGA access Tier 5 (Swarm Node) Integration license Tier 6 (High Council) ASIC IP share"},{"location":"support/asic_fund/#links","title":"Links","text":"<ul> <li>Support Tiers</li> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"support/tiers/","title":"Support the Project","text":""},{"location":"support/tiers/#access-tiers","title":"Access Tiers","text":"<p>Full information about support tiers is available in the Swarm Hierarchy section.</p>"},{"location":"support/tiers/#quick-links","title":"Quick Links","text":"<ul> <li>Boosty: Intent-Garden</li> <li>Intent-Garden Support</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"tools/ast_integration/","title":"Clang AST Integration","text":"<p>Parsing and validating C/C++ code structure via Abstract Syntax Tree.</p>"},{"location":"tools/ast_integration/#overview","title":"Overview","text":"<p>Clang AST integration enables code analysis at the abstract syntax tree level, providing deterministic validation without heuristics.</p>"},{"location":"tools/ast_integration/#how-it-works","title":"How It Works","text":""},{"location":"tools/ast_integration/#1-generate-ast","title":"1. Generate AST","text":"<p>Clang provides JSON tree dump via flag:</p> <pre><code>clang -Xclang -ast-dump=json -fsyntax-only source.c &gt; ast.json\n</code></pre>"},{"location":"tools/ast_integration/#2-parse-ast","title":"2. Parse AST","text":"<p>Babashka script reads JSON and extracts:</p> <ul> <li>Function calls (<code>CallExpr</code>)</li> <li>Assignment operations (<code>BinaryOperator</code>)</li> <li>Memory access (<code>MemberExpr</code>, <code>ArraySubscriptExpr</code>)</li> <li>Type casts (<code>CastExpr</code>)</li> </ul>"},{"location":"tools/ast_integration/#3-validate-against-contracts","title":"3. Validate Against Contracts","text":"<p>Extracted data is compared against EDN contracts from the registry.</p>"},{"location":"tools/ast_integration/#ast-example","title":"AST Example","text":"<pre><code>{\n  \"id\": \"0x1234\",\n  \"kind\": \"CallExpr\",\n  \"type\": \"void\",\n  \"inner\": [\n    {\n      \"kind\": \"ImplicitCastExpr\",\n      \"inner\": [{ \"kind\": \"DeclRefExpr\", \"name\": \"free\" }]\n    },\n    { \"kind\": \"ImplicitCastExpr\", \"name\": \"ptr\" }\n  ]\n}\n</code></pre>"},{"location":"tools/ast_integration/#usage-example","title":"Usage Example","text":""},{"location":"tools/ast_integration/#safe-free-validation","title":"safe-free Validation","text":"<pre><code>{:intent :safe-free\n :match {:kind \"CallExpr\" :name \"free\"}\n :ensure-next {:kind \"BinaryOperator\" :opcode \"=\" :value \"NULL\"}}\n</code></pre> <pre><code>// [[garden:intent(safe-free)]]\nvoid cleanup(void* ptr) {\n    free(ptr);\n    ptr = NULL;  // \u2713 Passes validation\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"tools/ast_integration/#tools","title":"Tools","text":"Utility Purpose <code>clang -ast-dump=json</code> Generate JSON AST <code>bb -m garden.enforcer</code> Validate against contracts <code>bb -m garden.echo</code> Generate Markdown reports"},{"location":"tools/ast_integration/#links","title":"Links","text":"<ul> <li>Garden-Core Enforcer</li> <li>Memory Safety</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"tools/enforcer/","title":"Garden-Core Enforcer","text":"<p>Deterministic verification engine for AI-generated C/C++ code.</p>"},{"location":"tools/enforcer/#description","title":"Description","text":"<p>Garden-Core Enforcer is a Clojure/Babashka engine that audits code through Clang AST and EDN contracts. It serves as the \"last mile\" between stochastic AI output and predictable code execution.</p>"},{"location":"tools/enforcer/#how-it-works","title":"How It Works","text":"<p>We don't fix AI mistakes. We create an environment where invalid code physically cannot pass the build stage.</p>"},{"location":"tools/enforcer/#semantic-anchor-lifecycle","title":"\ud83d\udd04 Semantic Anchor Lifecycle","text":"<pre><code>1. Human Definition \u2192 Architect defines the task\n2. Intent Formalization \u2192 Formalize as EDN contract\n3. Prompt Injection \u2192 Contract + requirements to AI\n4. AI Coding &amp; Tagging \u2192 AI writes code with garden-tags\n5. AST Enforcement \u2192 Validation via Clang AST\n6. Certification \u2192 Deterministic safety proof\n</code></pre>"},{"location":"tools/enforcer/#quick-start","title":"\ud83d\ude80 Quick Start","text":""},{"location":"tools/enforcer/#1-environment-setup-windows","title":"1. Environment Setup (Windows)","text":"<pre><code>scoop install babashka llvm\n</code></pre>"},{"location":"tools/enforcer/#2-generate-ast","title":"2. Generate AST","text":"<pre><code>clang -Xclang -ast-dump=json -fsyntax-only test.c &gt; ast.json\n</code></pre>"},{"location":"tools/enforcer/#3-run-enforcer","title":"3. Run Enforcer","text":"<pre><code>bb -m garden.enforcer ast.json\n</code></pre>"},{"location":"tools/enforcer/#tagging-protocol-garden-tagging","title":"\ud83d\udccb Tagging Protocol (Garden-Tagging)","text":"<p>Every code block related to an Intent MUST be tagged:</p> <pre><code>// [[garden:intent(INTENT_ID)]]\nvoid implementation_starts_here() {\n    // Your logic\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"tools/enforcer/#tagging-rules","title":"Tagging Rules","text":"Rule Description No Orphans Never place a tag without implementation Exact ID <code>INTENT_ID</code> must match the key in <code>.edn</code> file Scope Tags wrap the smallest logical unit Vacuum Rule Code outside <code>[[garden:intent]]</code> is dead and discarded"},{"location":"tools/enforcer/#project-structure","title":"\ud83d\udcc2 Project Structure","text":"<pre><code>garden-core/\n\u251c\u2500\u2500 deps.edn              # Babashka/Clojure configuration\n\u251c\u2500\u2500 src/\n\u2502   \u251c\u2500\u2500 enforcer.clj      # Engine: AST parsing + validation\n\u2502   \u2514\u2500\u2500 echo.clj          # Markdown report generator\n\u251c\u2500\u2500 specs/                # Local intent prototypes (EDN)\n\u2514\u2500\u2500 scripts/              # Build utilities\n</code></pre>"},{"location":"tools/enforcer/#technology-stack","title":"\ud83d\udee0\ufe0f Technology Stack","text":"Component Purpose Clojure / Babashka Fast data processing without JVM Clang LibTooling Parse <code>-ast-dump=json</code> EDN Contract format (human + machine)"},{"location":"tools/enforcer/#manifest","title":"\ud83d\udcdc Manifest","text":"<ol> <li>Code is Cheap, Meaning is Expensive \u2014 value in intentions</li> <li>AI is Gas, Formal Logic is Brakes \u2014 deterministic oversight</li> <li>Lisp is the Ideal Contract Language \u2014 homoiconicity for Constitution</li> <li>Semantic Cage \u2014 AI generates inside DSL rule cage</li> <li>Validation Instead of Hope \u2014 check at generation time</li> <li>Zero-Cost Security \u2014 contract at metaprogramming stage</li> <li>Death of the \"Black Box\" \u2014 AI in white box of intentions</li> </ol>"},{"location":"tools/enforcer/#links","title":"Links","text":"<ul> <li>Source Code</li> <li>Intents Registry</li> <li>Agent Contract</li> </ul> <p>\ud83c\udf3f Garden-Core | \ud83d\udcd6 Rule-Rom</p> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"},{"location":"tools/lisp_setup/","title":"Babashka &amp; Clojure","text":"<p>Clojure-based tools for automation and validation in the Rule-ROM ecosystem.</p>"},{"location":"tools/lisp_setup/#setup","title":"Setup","text":"<p>Clojure-based tools for task automation in the Rule-ROM ecosystem.</p>"},{"location":"tools/lisp_setup/#requirements","title":"Requirements","text":"<ul> <li>Java 11+ (for Babashka)</li> <li>Babashka (scripting Clojure without JVM)</li> </ul>"},{"location":"tools/lisp_setup/#installation","title":"Installation","text":""},{"location":"tools/lisp_setup/#windows-via-scoop","title":"Windows (via Scoop)","text":"<pre><code>scoop install babashka\n</code></pre>"},{"location":"tools/lisp_setup/#linux","title":"Linux","text":"<pre><code>curl -s https://raw.githubusercontent.com/babashka/babashka/master/install | sudo bash\n</code></pre>"},{"location":"tools/lisp_setup/#macos-via-homebrew","title":"macOS (via Homebrew)","text":"<pre><code>brew install babashka\n</code></pre>"},{"location":"tools/lisp_setup/#verify-installation","title":"Verify Installation","text":"<pre><code>bb --version\n</code></pre>"},{"location":"tools/lisp_setup/#usage-in-rule-rom","title":"Usage in Rule-ROM","text":""},{"location":"tools/lisp_setup/#run-enforcer","title":"Run Enforcer","text":"<pre><code># Generate AST\nclang -Xclang -ast-dump=json -fsyntax-only test.c &gt; ast.json\n\n# Validate\nbb -m garden.enforcer ast.json\n</code></pre>"},{"location":"tools/lisp_setup/#run-echo-report-generation","title":"Run Echo (Report Generation)","text":"<pre><code>bb -m garden.echo ast.json\n</code></pre>"},{"location":"tools/lisp_setup/#edn-contract-example","title":"EDN Contract Example","text":"<pre><code>{:intent :safe-free\n :entities [:ptr]\n :must-set-null true\n :description \"After free(), pointer must be set to NULL\"}\n</code></pre>"},{"location":"tools/lisp_setup/#garden-tag-example-in-c","title":"Garden-Tag Example in C","text":"<pre><code>// [[garden:intent(safe-free)]]\nvoid cleanup(void* ptr) {\n    free(ptr);\n    ptr = NULL;\n}\n// [[/garden:intent]]\n</code></pre>"},{"location":"tools/lisp_setup/#resources","title":"Resources","text":"Resource Description Babashka Docs Official documentation Clojure EDN EDN specification Garden-Core Engine source code"},{"location":"tools/lisp_setup/#links","title":"Links","text":"<ul> <li>Garden-Core Enforcer</li> <li>Intents Registry</li> </ul> <p>Bake the Future. Build the Substrate. \ud83d\udee0\ufe0f\u26a1\ufe0f</p>"}]}