#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000020af5850720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020af580b010 .scope module, "tb" "tb" 3 19;
 .timescale -12 -12;
L_0000020af585f7f0 .functor NOT 1, L_0000020af58b6390, C4<0>, C4<0>, C4<0>;
L_0000020af585fef0 .functor XOR 1, L_0000020af58b55d0, L_0000020af58b6930, C4<0>, C4<0>;
L_0000020af585fb00 .functor XOR 1, L_0000020af585fef0, L_0000020af58b6070, C4<0>, C4<0>;
v0000020af58b5490_0 .net *"_ivl_10", 0 0, L_0000020af58b6070;  1 drivers
v0000020af58b64d0_0 .net *"_ivl_12", 0 0, L_0000020af585fb00;  1 drivers
v0000020af58b6110_0 .net *"_ivl_2", 0 0, L_0000020af58b6750;  1 drivers
v0000020af58b62f0_0 .net *"_ivl_4", 0 0, L_0000020af58b55d0;  1 drivers
v0000020af58b52b0_0 .net *"_ivl_6", 0 0, L_0000020af58b6930;  1 drivers
v0000020af58b5cb0_0 .net *"_ivl_8", 0 0, L_0000020af585fef0;  1 drivers
v0000020af58b6570_0 .var "clk", 0 0;
v0000020af58b5e90_0 .net "in", 7 0, v0000020af584bde0_0;  1 drivers
v0000020af58b5990_0 .net "parity_dut", 0 0, L_0000020af5860200;  1 drivers
v0000020af58b6610_0 .net "parity_ref", 0 0, L_0000020af58b5ad0;  1 drivers
v0000020af58b5210_0 .var/2u "stats1", 159 0;
v0000020af58b57b0_0 .var/2u "strobe", 0 0;
v0000020af58b5530_0 .net "tb_match", 0 0, L_0000020af58b6390;  1 drivers
v0000020af58b66b0_0 .net "tb_mismatch", 0 0, L_0000020af585f7f0;  1 drivers
L_0000020af58b6750 .concat [ 1 0 0 0], L_0000020af58b5ad0;
L_0000020af58b55d0 .concat [ 1 0 0 0], L_0000020af58b5ad0;
L_0000020af58b6930 .concat [ 1 0 0 0], L_0000020af5860200;
L_0000020af58b6070 .concat [ 1 0 0 0], L_0000020af58b5ad0;
L_0000020af58b6390 .cmp/eeq 1, L_0000020af58b6750, L_0000020af585fb00;
S_0000020af580b1a0 .scope module, "good1" "RefModule" 3 58, 4 2 0, S_0000020af580b010;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
v0000020af584b700_0 .net "in", 7 0, v0000020af584bde0_0;  alias, 1 drivers
v0000020af584c060_0 .net "parity", 0 0, L_0000020af58b5ad0;  alias, 1 drivers
L_0000020af58b5ad0 .reduce/xor v0000020af584bde0_0;
S_0000020af5854200 .scope module, "stim1" "stimulus_gen" 3 54, 3 6 0, S_0000020af580b010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
v0000020af584be80_0 .net "clk", 0 0, v0000020af58b6570_0;  1 drivers
v0000020af584bde0_0 .var "in", 7 0;
E_0000020af584d980/0 .event negedge, v0000020af584be80_0;
E_0000020af584d980/1 .event posedge, v0000020af584be80_0;
E_0000020af584d980 .event/or E_0000020af584d980/0, E_0000020af584d980/1;
S_0000020af5854390 .scope module, "top_module1" "TopModule" 3 62, 5 3 0, S_0000020af580b010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 1 "parity";
L_0000020af58600b0 .functor XOR 1, L_0000020af58b5b70, L_0000020af58b61b0, C4<0>, C4<0>;
L_0000020af585ff60 .functor XOR 1, L_0000020af58600b0, L_0000020af58b53f0, C4<0>, C4<0>;
L_0000020af585f8d0 .functor XOR 1, L_0000020af585ff60, L_0000020af58b5c10, C4<0>, C4<0>;
L_0000020af585fcc0 .functor XOR 1, L_0000020af585f8d0, L_0000020af58b5d50, C4<0>, C4<0>;
L_0000020af585ffd0 .functor XOR 1, L_0000020af585fcc0, L_0000020af58b5fd0, C4<0>, C4<0>;
L_0000020af585fe80 .functor XOR 1, L_0000020af585ffd0, L_0000020af58b5df0, C4<0>, C4<0>;
L_0000020af585f9b0 .functor XOR 1, L_0000020af585fe80, L_0000020af58b6c50, C4<0>, C4<0>;
L_0000020af5860200 .functor NOT 1, L_0000020af585f9b0, C4<0>, C4<0>, C4<0>;
v0000020af584b160_0 .net *"_ivl_1", 0 0, L_0000020af58b5b70;  1 drivers
v0000020af584bb60_0 .net *"_ivl_11", 0 0, L_0000020af58b5c10;  1 drivers
v0000020af584b7a0_0 .net *"_ivl_12", 0 0, L_0000020af585f8d0;  1 drivers
v0000020af584b3e0_0 .net *"_ivl_15", 0 0, L_0000020af58b5d50;  1 drivers
v0000020af584b840_0 .net *"_ivl_16", 0 0, L_0000020af585fcc0;  1 drivers
v0000020af584b480_0 .net *"_ivl_19", 0 0, L_0000020af58b5fd0;  1 drivers
v0000020af584bca0_0 .net *"_ivl_20", 0 0, L_0000020af585ffd0;  1 drivers
v0000020af584bf20_0 .net *"_ivl_23", 0 0, L_0000020af58b5df0;  1 drivers
v0000020af584b2a0_0 .net *"_ivl_24", 0 0, L_0000020af585fe80;  1 drivers
v0000020af584b340_0 .net *"_ivl_27", 0 0, L_0000020af58b6c50;  1 drivers
v0000020af584bd40_0 .net *"_ivl_28", 0 0, L_0000020af585f9b0;  1 drivers
v0000020af584b8e0_0 .net *"_ivl_3", 0 0, L_0000020af58b61b0;  1 drivers
v0000020af58b5f30_0 .net *"_ivl_4", 0 0, L_0000020af58600b0;  1 drivers
v0000020af58b50d0_0 .net *"_ivl_7", 0 0, L_0000020af58b53f0;  1 drivers
v0000020af58b5170_0 .net *"_ivl_8", 0 0, L_0000020af585ff60;  1 drivers
v0000020af58b5350_0 .net "in", 7 0, v0000020af584bde0_0;  alias, 1 drivers
v0000020af58b5a30_0 .net "parity", 0 0, L_0000020af5860200;  alias, 1 drivers
L_0000020af58b5b70 .part v0000020af584bde0_0, 7, 1;
L_0000020af58b61b0 .part v0000020af584bde0_0, 6, 1;
L_0000020af58b53f0 .part v0000020af584bde0_0, 5, 1;
L_0000020af58b5c10 .part v0000020af584bde0_0, 4, 1;
L_0000020af58b5d50 .part v0000020af584bde0_0, 3, 1;
L_0000020af58b5fd0 .part v0000020af584bde0_0, 2, 1;
L_0000020af58b5df0 .part v0000020af584bde0_0, 1, 1;
L_0000020af58b6c50 .part v0000020af584bde0_0, 0, 1;
S_0000020af58558d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 68, 3 68 0, S_0000020af580b010;
 .timescale -12 -12;
E_0000020af584d9c0 .event edge, v0000020af58b57b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000020af58b57b0_0;
    %nor/r;
    %assign/vec4 v0000020af58b57b0_0, 0;
    %wait E_0000020af584d9c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000020af5854200;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000020af584d980;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0000020af584bde0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 14 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000020af580b010;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020af58b6570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020af58b57b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0000020af580b010;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0000020af58b6570_0;
    %inv;
    %store/vec4 v0000020af58b6570_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000020af580b010;
T_4 ;
    %vpi_call/w 3 46 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 47 "$dumpvars", 32'sb00000000000000000000000000000001, v0000020af584be80_0, v0000020af58b66b0_0, v0000020af58b5e90_0, v0000020af58b6610_0, v0000020af58b5990_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000020af580b010;
T_5 ;
    %load/vec4 v0000020af58b5210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 77 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "parity", &PV<v0000020af58b5210_0, 64, 32>, &PV<v0000020af58b5210_0, 32, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 78 "$display", "Hint: Output '%s' has no mismatches.", "parity" {0 0 0};
T_5.1 ;
    %vpi_call/w 3 80 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000020af58b5210_0, 128, 32>, &PV<v0000020af58b5210_0, 0, 32> {0 0 0};
    %vpi_call/w 3 81 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 82 "$display", "Mismatches: %1d in %1d samples", &PV<v0000020af58b5210_0, 128, 32>, &PV<v0000020af58b5210_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0000020af580b010;
T_6 ;
    %wait E_0000020af584d980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020af58b5210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020af58b5210_0, 4, 32;
    %load/vec4 v0000020af58b5530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000020af58b5210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 93 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020af58b5210_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020af58b5210_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020af58b5210_0, 4, 32;
T_6.0 ;
    %load/vec4 v0000020af58b6610_0;
    %load/vec4 v0000020af58b6610_0;
    %load/vec4 v0000020af58b5990_0;
    %xor;
    %load/vec4 v0000020af58b6610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0000020af58b5210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 97 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020af58b5210_0, 4, 32;
T_6.6 ;
    %load/vec4 v0000020af58b5210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020af58b5210_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020af580b010;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 105 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 106 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob025_reduction_test.sv";
    "dataset_code-complete-iccad2023/Prob025_reduction_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob025_reduction/Prob025_reduction_sample01.sv";
