// Seed: 414084089
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  wire id_7;
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1
    , id_14,
    input tri0 id_2,
    output wire id_3,
    input tri id_4,
    output wire id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    output supply0 id_10,
    input supply0 id_11,
    input supply1 id_12
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_9,
      id_9
  );
endmodule
