

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_rGnfqc
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LDfrJR"
Running: cat _ptx_LDfrJR | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_724CgJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_724CgJ --output-file  /dev/null 2> _ptx_LDfrJRinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LDfrJR _ptx2_724CgJ _ptx_LDfrJRinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 7680 (ipc=15.4) sim_rate=590 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:44:21 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 24961 (ipc=25.0) sim_rate=1560 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:44:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1532,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1533,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1538,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1539,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1544,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1545,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1555,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1556,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1557,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1558,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1561,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1562,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1568,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1569,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1574,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1575,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1580,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1581,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1586,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1587,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1592,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1593,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1598,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1599,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1605,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1606,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1608,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1609,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(28,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2197,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2198,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2202,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2203,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2208,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2209,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2220,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2222,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2223,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2226,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2227,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2233,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2234,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2239,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2240,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2246,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2257,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2258,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2261,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2262,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2267,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2268,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2269,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2270,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2270,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2271,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2273,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2274,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 126394 (ipc=50.6) sim_rate=7434 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:44:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2861,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2862,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2867,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2868,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2873,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2874,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2883,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2884,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2886,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2887,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2890,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2891,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2898,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2899,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2904,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2905,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2908,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2909,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2922,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2923,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2926,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2927,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2933,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2933,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2934,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2934,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2934,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2935,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2936,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2937,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(49,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3526,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3527,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3536,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3537,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3548,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3549,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3550,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3551,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3551,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3552,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3555,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3556,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3561,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3562,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3568,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3569,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3586,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3587,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3590,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3591,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3598,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3599,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3601,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3602,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3606,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3607,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3616,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3617,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4190,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4191,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4195,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4196,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4201,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4202,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (4211,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(4212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4214,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4214,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(4215,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4215,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4220,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4221,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4226,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4227,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4233,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4234,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4251,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4252,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(69,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4261,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4262,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4264,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4265,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4266,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4270,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(4271,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4280,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4855,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4856,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4860,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4864,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4865,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4879,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(4880,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4880,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4881,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4885,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4886,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4889,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4890,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4898,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4899,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4914,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4915,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4926,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4927,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4929,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4930,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4930,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4931,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4937,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4938,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4945,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4946,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 341138 (ipc=68.2) sim_rate=18952 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(92,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5520,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5521,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5527,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5528,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5531,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5532,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5539,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5540,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5543,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5544,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5545,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5546,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5554,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5555,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5561,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5562,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5580,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5581,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5589,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5590,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5593,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5594,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5595,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5596,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5609,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5610,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5610,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5611,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5834,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6175,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6176,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6185,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6186,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6188,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6189,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6196,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6197,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6204,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6205,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6210,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6210,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6211,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6211,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6218,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6218,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6219,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6219,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6226,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6227,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6245,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6246,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6254,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6255,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6258,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6259,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6260,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6261,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6275,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6276,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(119,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6843,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6844,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6850,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6851,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6854,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6855,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6861,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6862,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6868,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6869,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6875,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6876,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(6876,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6883,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6884,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6889,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6890,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6893,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6894,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6910,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6911,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6923,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6924,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6925,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6926,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6936,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6937,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 502784 (ipc=71.8) sim_rate=26462 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7020,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7021,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7453,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7454,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7511,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7512,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7514,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7515,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7526,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7527,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7533,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7534,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7539,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7539,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7540,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(7540,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7554,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7555,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7559,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7560,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7572,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7573,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7575,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7576,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7580,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7581,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7586,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7587,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7589,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7590,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7601,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7602,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(154,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8106,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8107,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8118,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8170,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8171,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8179,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8180,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8189,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(8190,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8198,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8199,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8204,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8204,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8205,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8205,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8220,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8221,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8225,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8226,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8235,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8236,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8254,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8255,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8264,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8265,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8773,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8774,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8783,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8784,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8835,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(8836,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8843,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8844,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8854,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8855,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8860,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8861,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8868,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8868,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(178,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8885,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8890,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8918,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8947,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8963,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9439,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9448,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 697710 (ipc=73.4) sim_rate=34885 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9500,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9508,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9518,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9524,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9525,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9532,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9532,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9549,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9556,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9566,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9582,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9611,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9630,0), 4 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(200,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10105,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10111,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10163,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10171,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10182,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10188,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10189,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10190,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10196,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10196,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10211,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10224,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10235,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10246,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10275,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10469,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10753,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10775,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10824,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10835,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10846,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10853,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10854,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10860,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10861,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10875,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10889,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10910,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10928,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10939,0), 2 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(225,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11402,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11439,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11443,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11499,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11510,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11517,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11524,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11525,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11539,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (11574,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11603,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11748,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 898718 (ipc=74.9) sim_rate=42796 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12065,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12161,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12174,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12187,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12189,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12267,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12301,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12733,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12825,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13299,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15312,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15772,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16148,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 16764
gpu_sim_insn = 920436
gpu_ipc =      54.9055
gpu_tot_sim_cycle = 16764
gpu_tot_sim_insn = 920436
gpu_tot_ipc =      54.9055
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=43830

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19997
	L1I_total_cache_misses = 555
	L1I_total_cache_miss_rate = 0.0278
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 226, Miss = 82, Miss_rate = 0.363, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 322, Miss = 128, Miss_rate = 0.398, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[7]: Access = 252, Miss = 95, Miss_rate = 0.377, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[8]: Access = 200, Miss = 71, Miss_rate = 0.355, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[9]: Access = 260, Miss = 97, Miss_rate = 0.373, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[10]: Access = 236, Miss = 91, Miss_rate = 0.386, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 236, Miss = 90, Miss_rate = 0.381, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[13]: Access = 174, Miss = 58, Miss_rate = 0.333, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2874
	L1D_total_cache_misses = 954
	L1D_total_cache_miss_rate = 0.3319
	L1D_total_cache_pending_hits = 1448
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 4323
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0139
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 669
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4263
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 285
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 555
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1078272
gpgpu_n_tot_w_icount = 33696
gpgpu_n_stall_shd_mem = 12
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 669
gpgpu_n_mem_write_global = 307
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 66063
gpgpu_n_store_insn = 311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131306
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:259	W0_Idle:43797	W0_Scoreboard:330380	W1:2879	W2:97	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5352 {8:669,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12280 {40:307,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 90984 {136:669,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2456 {8:307,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 23 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 229 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 16763 
mrq_lat_table:772 	2 	36 	24 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1026 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	666 	18 	0 	0 	0 	0 	0 	2 	11 	53 	238 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         4         2         0         0         0         0         1         2        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         1         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         1         0         6         0         0         1         0         0         0 
dram[3]:         1         0         1         0         0         0         0         0         2         1        21        23         0         6         0         0 
dram[4]:         0         0         0         0         1         0         0         0         0         0        14        13         0         0         4         0 
dram[5]:         0         2         1         1         0         0         0         1         0         0        22         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1503         0      5816     11185         0     11022         0     14679     11929      6943     12518      8766      3397      6499      5465      8897 
dram[1]:      1144     12872     11791     14152         0      9360         0     12260      7055     15553      6646       869      2365      7106      6807      3862 
dram[2]:         0     10444      6600      2978         0     12519         0     10377         0      7778       910       878      5515      1468      7216     10397 
dram[3]:      6909      8824      8641      4996         0      4597      8146     13072     10032     14057      6453     11348      4210      7060     10447      5052 
dram[4]:      9760      3785     15197     11585     12046      5394      5388         0     15754     11991      5045      6615      5818      4494      7653      9829 
dram[5]:      7847      4977      8207      5974      5800     13913      9234      8615     11424     12172     10759       897      5403      6672      5471      7666 
average row accesses per activate:
dram[0]:  2.000000      -nan  2.500000  1.666667      -nan  4.000000      -nan  2.000000  2.500000  1.666667 11.000000 12.000000 26.000000 24.000000  4.000000  7.000000 
dram[1]:  2.000000  2.000000  2.000000  2.000000      -nan  6.000000      -nan  1.333333  2.000000  2.000000 11.000000 22.000000 27.000000 26.000000  5.000000  7.000000 
dram[2]:      -nan  6.000000  2.000000  8.000000      -nan  1.500000      -nan  2.500000      -nan  3.000000 20.000000 22.000000 11.500000 23.000000  4.000000  3.000000 
dram[3]:  1.500000  2.000000  3.500000  4.000000      -nan  2.000000  6.000000  6.000000  2.750000  1.500000 11.000000  8.333333 27.000000  7.333333  5.000000  6.000000 
dram[4]:  6.000000  4.000000  2.000000  4.000000  1.500000  4.000000  2.000000      -nan  2.000000  2.000000  3.857143  6.500000 23.000000 25.000000  3.333333  3.000000 
dram[5]:  1.000000  3.666667  1.333333  1.000000  2.000000  2.000000  2.000000  1.500000  8.000000  1.000000  8.333333 22.000000 26.000000 22.000000  4.000000  6.000000 
average row locality = 839/137 = 6.124088
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         0         3         3         0         2         0         1         3         3        21        23        23        24         4         7 
dram[1]:         2         1         1         1         0         3         0         3         4         1        21        22        27        24         5         7 
dram[2]:         0         3         1         4         0         2         0         3         0         5        20        22        23        22         4         3 
dram[3]:         2         1         4         2         0         1         3         3         7         2        21        24        24        22         5         6 
dram[4]:         3         2         1         2         2         2         1         0         1         1        26        24        23        24        10         3 
dram[5]:         1         6         3         2         1         1         1         2         4         1        24        22        23        22         4         6 
total reads: 732
min_bank_accesses = 0!
chip skew: 127/112 = 1.13
number of total write accesses:
dram[0]:         2         0         2         2         0         2         0         1         2         2         1         1         3         0         0         0 
dram[1]:         0         1         1         1         0         3         0         1         2         1         1         0         0         2         0         0 
dram[2]:         0         3         1         4         0         1         0         2         0         4         0         0         0         1         0         0 
dram[3]:         1         1         3         2         0         1         3         3         4         1         1         1         3         0         0         0 
dram[4]:         3         2         1         2         1         2         1         0         1         1         1         2         0         1         0         0 
dram[5]:         0         5         1         0         1         1         1         1         4         0         1         0         3         0         0         0 
total reads: 107
min_bank_accesses = 0!
chip skew: 24/13 = 1.85
average mf latency per bank:
dram[0]:        583    none         155       160    none         126    none         126       156       186       273       284       287       276       261       260
dram[1]:          0       128       125       126    none         124    none         201       175       126       279       284       285       280       261       422
dram[2]:     none         125       126       142    none         176    none         155    none         174       273       278       302       284       332       262
dram[3]:        178       126       146       160    none         197       148       124       180       176       279       300       277       273       289       354
dram[4]:        123       125       126       124       176       195       197    none         125       125       740       251       271       288       362       262
dram[5]:        268       139       203       273       126       125       126       176       123       268       271       284       271       291       263       307
maximum mf latency per bank:
dram[0]:        278         0       277       280         0       254         0       252       273       277       269       268       259       268       268       268
dram[1]:          0       256       251       252         0       252         0       277       277       252       268       268       268       268       268       268
dram[2]:          0       260       252       252         0       268         0       268         0       277       270       268       277       259       268       269
dram[3]:        268       252       268       252         0       252       252       252       282       268       277       277       276       277       269       268
dram[4]:        251       252       252       251       268       252       251         0       251       251       277       277       276       268       277       270
dram[5]:        268       277       277       279       252       251       252       268       252       268       277       268       259       268       276       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22128 n_nop=21829 n_act=24 n_pre=11 n_req=141 n_rd=246 n_write=18 bw_util=0.02386
n_activity=2523 dram_eff=0.2093
bk0: 12a 21999i bk1: 0a 22126i bk2: 6a 22064i bk3: 6a 22025i bk4: 0a 22125i bk5: 4a 22078i bk6: 0a 22128i bk7: 2a 22109i bk8: 6a 22062i bk9: 6a 22041i bk10: 42a 21984i bk11: 46a 21985i bk12: 46a 21988i bk13: 48a 22019i bk14: 8a 22102i bk15: 14a 22089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0080893
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22128 n_nop=21847 n_act=19 n_pre=5 n_req=135 n_rd=244 n_write=13 bw_util=0.02323
n_activity=2330 dram_eff=0.2206
bk0: 4a 22106i bk1: 2a 22099i bk2: 2a 22103i bk3: 2a 22103i bk4: 0a 22126i bk5: 6a 22073i bk6: 0a 22129i bk7: 6a 22051i bk8: 8a 22035i bk9: 2a 22105i bk10: 42a 22000i bk11: 44a 22027i bk12: 54a 22002i bk13: 48a 21980i bk14: 10a 22093i bk15: 14a 22086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00465474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80236400, atomic=0 1 entries : 0x7f07b0113510 :  mf: uid= 31441, sid07:w45, part=2, addr=0x80236400, load , size=32, unknown  status = IN_PARTITION_DRAM (16760), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22128 n_nop=21866 n_act=17 n_pre=5 n_req=128 n_rd=224 n_write=16 bw_util=0.02169
n_activity=2150 dram_eff=0.2233
bk0: 0a 22125i bk1: 6a 22071i bk2: 2a 22105i bk3: 8a 22057i bk4: 0a 22130i bk5: 4a 22080i bk6: 0a 22131i bk7: 6a 22067i bk8: 0a 22130i bk9: 10a 22011i bk10: 40a 22018i bk11: 44a 22022i bk12: 46a 21997i bk13: 44a 22018i bk14: 8a 22095i bk15: 6a 22100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00469993
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22128 n_nop=21813 n_act=26 n_pre=11 n_req=151 n_rd=254 n_write=24 bw_util=0.02513
n_activity=2646 dram_eff=0.2101
bk0: 4a 22073i bk1: 2a 22100i bk2: 8a 22043i bk3: 4a 22073i bk4: 0a 22127i bk5: 2a 22092i bk6: 6a 22078i bk7: 6a 22063i bk8: 14a 21983i bk9: 4a 22078i bk10: 42a 21994i bk11: 48a 21958i bk12: 48a 21959i bk13: 44a 21979i bk14: 10a 22093i bk15: 12a 22089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00718547
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22128 n_nop=21821 n_act=27 n_pre=12 n_req=143 n_rd=250 n_write=18 bw_util=0.02422
n_activity=2601 dram_eff=0.2061
bk0: 6a 22070i bk1: 4a 22085i bk2: 2a 22101i bk3: 4a 22090i bk4: 4a 22078i bk5: 4a 22091i bk6: 2a 22093i bk7: 0a 22133i bk8: 2a 22114i bk9: 2a 22114i bk10: 52a 21864i bk11: 48a 21930i bk12: 46a 22010i bk13: 48a 22006i bk14: 20a 22022i bk15: 6a 22096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00569414
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=22128 n_nop=21832 n_act=24 n_pre=8 n_req=141 n_rd=246 n_write=18 bw_util=0.02386
n_activity=2552 dram_eff=0.2069
bk0: 2a 22112i bk1: 12a 22001i bk2: 6a 22040i bk3: 4a 22079i bk4: 2a 22103i bk5: 2a 22104i bk6: 2a 22105i bk7: 4a 22077i bk8: 8a 22062i bk9: 2a 22112i bk10: 48a 21965i bk11: 44a 22025i bk12: 46a 21995i bk13: 44a 22027i bk14: 8a 22094i bk15: 12a 22091i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00560376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 110, Miss = 60, Miss_rate = 0.545, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 73, Miss = 63, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 91, Miss = 60, Miss_rate = 0.659, Pending_hits = 3, Reservation_fails = 108
L2_cache_bank[3]: Access = 81, Miss = 62, Miss_rate = 0.765, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 59, Miss = 48, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 83, Miss = 66, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 78, Miss = 61, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 171, Miss = 67, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 69, Miss = 58, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 73, Miss = 61, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 73, Miss = 62, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1037
L2_total_cache_misses = 732
L2_total_cache_miss_rate = 0.7059
L2_total_cache_pending_hits = 10
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=3927
icnt_total_pkts_simt_to_mem=1344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.9026
	minimum = 6
	maximum = 34
Network latency average = 7.78303
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.24379
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00458213
	minimum = 0.00220711 (at node 2)
	maximum = 0.0102004 (at node 23)
Accepted packet rate average = 0.00458213
	minimum = 0.00220711 (at node 2)
	maximum = 0.0102004 (at node 23)
Injected flit rate average = 0.0116453
	minimum = 0.00220711 (at node 2)
	maximum = 0.0257695 (at node 15)
Accepted flit rate average= 0.0116453
	minimum = 0.00417561 (at node 19)
	maximum = 0.0255906 (at node 6)
Injected packet length average = 2.54147
Accepted packet length average = 2.54147
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.9026 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 7.78303 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.24379 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00458213 (1 samples)
	minimum = 0.00220711 (1 samples)
	maximum = 0.0102004 (1 samples)
Accepted packet rate average = 0.00458213 (1 samples)
	minimum = 0.00220711 (1 samples)
	maximum = 0.0102004 (1 samples)
Injected flit rate average = 0.0116453 (1 samples)
	minimum = 0.00220711 (1 samples)
	maximum = 0.0257695 (1 samples)
Accepted flit rate average = 0.0116453 (1 samples)
	minimum = 0.00417561 (1 samples)
	maximum = 0.0255906 (1 samples)
Injected packet size average = 2.54147 (1 samples)
Accepted packet size average = 2.54147 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 43830 (inst/sec)
gpgpu_simulation_rate = 798 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16764)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,16764)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,16764)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,16764)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,16764)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,16764)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,16764)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(12,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (204,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (204,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (204,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (204,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (204,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (204,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(205,16764)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(205,16764)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(205,16764)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(205,16764)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(205,16764)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(205,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (356,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (356,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (356,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (356,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (356,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(357,16764)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(357,16764)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(357,16764)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(357,16764)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(357,16764)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(40,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (499,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(500,16764)
GPGPU-Sim uArch: cycles simulated: 17264  inst.: 1052173 (ipc=263.5) sim_rate=47826 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:30 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (508,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (508,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (508,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (508,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(509,16764)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(509,16764)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(509,16764)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(509,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (572,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(573,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (575,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(576,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (579,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (579,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(580,16764)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(580,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (655,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(656,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (660,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (660,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(661,16764)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(661,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (722,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(723,16764)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(37,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (809,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(810,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (812,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(813,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (878,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(879,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (879,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (879,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(880,16764)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(880,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (880,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(881,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (885,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(886,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (955,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(956,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (959,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(960,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (964,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(965,16764)
GPGPU-Sim uArch: cycles simulated: 17764  inst.: 1168501 (ipc=248.1) sim_rate=50804 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1023,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1024,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1031,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1032,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1107,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1108,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1175,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1176,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1178,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1178,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1179,16764)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1179,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1182,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1183,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1255,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1256,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1257,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1258,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1322,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1323,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1396,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1397,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1410,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1411,16764)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1482,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1483,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1488,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1489,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1553,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1554,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1555,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1556,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1712,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1713,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1784,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1785,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1787,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1788,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1832,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1833,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1854,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1855,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1905,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1906,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2012,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2013,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2137,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2138,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2163,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2164,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2313,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2314,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2344,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2345,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2461,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2462,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2498,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2499,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2667,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2668,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2762,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2763,16764)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(154,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2781,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(2782,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3046,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3047,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3057,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3058,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3068,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3069,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3230,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3231,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3358,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3359,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3380,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3381,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3444,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3445,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3496,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3497,16764)
GPGPU-Sim uArch: cycles simulated: 20264  inst.: 1343446 (ipc=120.9) sim_rate=55976 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:32 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3648,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(3649,16764)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3754,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3755,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3973,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3974,16764)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4050,16764), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4051,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4188,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4189,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4210,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4211,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4261,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4262,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4372,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4373,16764)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4547,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4548,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4626,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4627,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4645,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4646,16764)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(92,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4759,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4760,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4964,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4965,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4966,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4967,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5036,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5037,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5147,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5148,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5272,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5273,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5348,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5349,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5356,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5357,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5380,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5381,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5393,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5394,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5451,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5452,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5487,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5488,16764)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5529,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5530,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5562,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5563,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5576,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5577,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5705,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5706,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5720,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5721,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5777,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5778,16764)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5815,16764), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5816,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5841,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5842,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5842,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5843,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5900,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5901,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5940,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5941,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5956,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5957,16764)
GPGPU-Sim uArch: cycles simulated: 22764  inst.: 1465834 (ipc=90.9) sim_rate=58633 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:33 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6174,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6175,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6194,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6195,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6253,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6254,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6268,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6269,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6521,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6522,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6736,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6737,16764)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(143,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6985,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6986,16764)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7003,16764), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7004,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7008,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7009,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (7237,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(7238,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7408,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7409,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7459,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7460,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7503,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7504,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7542,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7543,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7725,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7726,16764)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7752,16764), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7753,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7894,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7895,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7959,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7960,16764)
GPGPU-Sim uArch: cycles simulated: 24764  inst.: 1532959 (ipc=76.6) sim_rate=58959 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8027,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8028,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8468,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(8469,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8488,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8489,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8664,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8665,16764)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8715,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8716,16764)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8742,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8743,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8971,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8972,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9001,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9002,16764)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9133,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9134,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9163,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9164,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9182,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9183,16764)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9282,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9283,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9412,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9413,16764)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(149,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9580,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9581,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9740,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9741,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9766,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9767,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9784,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9785,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9916,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9917,16764)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9991,16764), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9992,16764)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10414,16764), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(10415,16764)
GPGPU-Sim uArch: cycles simulated: 27264  inst.: 1606161 (ipc=65.3) sim_rate=59487 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10556,16764), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10557,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10976,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10977,16764)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10984,16764), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10985,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11037,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11038,16764)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (11610,16764), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(11611,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11645,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11646,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11734,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11735,16764)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11751,16764), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11752,16764)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12038,16764), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12039,16764)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12463,16764), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12464,16764)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12557,16764), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12558,16764)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12759,16764), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12760,16764)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12939,16764), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12940,16764)
GPGPU-Sim uArch: cycles simulated: 29764  inst.: 1666238 (ipc=57.4) sim_rate=59508 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13038,16764), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13039,16764)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13043,16764), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13044,16764)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13177,16764), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13178,16764)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13402,16764), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13403,16764)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(183,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13638,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13638,16764), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13639,16764)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13639,16764)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13733,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13737,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14801,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14825,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14931,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14954,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15219,16764), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32264  inst.: 1722804 (ipc=51.8) sim_rate=59407 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16162,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16235,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16277,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (16409,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16774,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17001,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17640,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18168,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18347,16764), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35264  inst.: 1771692 (ipc=46.0) sim_rate=59056 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18590,16764), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(217,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18895,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19085,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19161,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19823,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20086,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20091,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (20229,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20315,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20403,16764), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20577,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21132,16764), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 38264  inst.: 1816125 (ipc=41.7) sim_rate=58584 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:39 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21645,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22002,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22017,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22144,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22164,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22260,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22867,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23010,16764), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23452,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (23536,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23580,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23603,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23709,16764), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 41264  inst.: 1846573 (ipc=37.8) sim_rate=57705 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:40 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24540,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25248,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25936,16764), 2 CTAs running
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(227,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26216,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27331,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27418,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27599,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27695,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27976,16764), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 44764  inst.: 1887682 (ipc=34.5) sim_rate=57202 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28350,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28515,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29060,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29270,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29275,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29294,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30470,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30474,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30567,16764), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30850,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31682,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31937,16764), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 48764  inst.: 1923919 (ipc=31.4) sim_rate=56585 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32127,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32143,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32513,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32748,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33217,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33317,16764), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34098,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34784,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (35222,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 52764  inst.: 1955027 (ipc=28.7) sim_rate=55857 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36093,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36140,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36190,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36348,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(248,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37384,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38340,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39783,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39852,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40044,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40229,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 58264  inst.: 1984578 (ipc=25.6) sim_rate=55127 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42320,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (43124,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43250,16764), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (44423,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44825,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45324,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46164,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47116,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (50786,16764), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 50787
gpu_sim_insn = 1074173
gpu_ipc =      21.1506
gpu_tot_sim_cycle = 67551
gpu_tot_sim_insn = 1994609
gpu_tot_ipc =      29.5275
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 210
gpu_total_sim_rate=55405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 100189
	L1I_total_cache_misses = 571
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 3750, Miss = 1960, Miss_rate = 0.523, Pending_hits = 121, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2592, Miss = 1311, Miss_rate = 0.506, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2346, Miss = 1180, Miss_rate = 0.503, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3890, Miss = 2038, Miss_rate = 0.524, Pending_hits = 142, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2668, Miss = 1345, Miss_rate = 0.504, Pending_hits = 111, Reservation_fails = 0
	L1D_cache_core[5]: Access = 3853, Miss = 2050, Miss_rate = 0.532, Pending_hits = 112, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2386, Miss = 1195, Miss_rate = 0.501, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3376, Miss = 1735, Miss_rate = 0.514, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2674, Miss = 1368, Miss_rate = 0.512, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2830, Miss = 1459, Miss_rate = 0.516, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2479, Miss = 1252, Miss_rate = 0.505, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2800, Miss = 1420, Miss_rate = 0.507, Pending_hits = 130, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4290, Miss = 2288, Miss_rate = 0.533, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2144, Miss = 1089, Miss_rate = 0.508, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2192, Miss = 1090, Miss_rate = 0.497, Pending_hits = 111, Reservation_fails = 0
	L1D_total_cache_accesses = 44270
	L1D_total_cache_misses = 22780
	L1D_total_cache_miss_rate = 0.5146
	L1D_total_cache_pending_hits = 1653
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 17351
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19181
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1653
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8475
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17291
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14305
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99618
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 571
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 277, 288, 327, 514, 344, 458, 316, 400, 316, 305, 576, 260, 333, 305, 581, 531, 372, 372, 344, 204, 316, 445, 277, 75, 75, 189, 273, 75, 217, 413, 75, 245, 301, 852, 75, 228, 245, 318, 75, 544, 301, 189, 273, 75, 189, 357, 329, 
gpgpu_n_tot_thrd_icount = 5819360
gpgpu_n_tot_w_icount = 181855
gpgpu_n_stall_shd_mem = 7062
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8475
gpgpu_n_mem_write_global = 14961
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159779
gpgpu_n_store_insn = 16861
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274798
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7062
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1523	W0_Idle:295333	W0_Scoreboard:1148933	W1:88930	W2:21688	W3:6171	W4:2114	W5:1147	W6:365	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67800 {8:8475,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 598632 {40:14959,136:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152600 {136:8475,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 119688 {8:14961,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 54 
maxdqlatency = 0 
maxmflatency = 315 
averagemflatency = 166 
max_icnt2mem_latency = 49 
max_icnt2sh_latency = 67550 
mrq_lat_table:5246 	80 	122 	661 	295 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19986 	3465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22639 	846 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6794 	1655 	41 	0 	0 	0 	0 	2 	11 	53 	238 	5124 	9512 	21 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	130 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        24        16         6        13        12        10        14        37        34        20        22        26        30        17        12 
dram[1]:        39        25        12        10        20        12        14        16        14        36        20        22        27        26        10        20 
dram[2]:        16        16        10         8        14        18        32        12        12        16        20        22        22        24        16        29 
dram[3]:        12        10        10        12        12        14        14        10        31        10        21        23        28        15        10        13 
dram[4]:        20        18        24        18        10        18        20        10        10        10        14        13        23        27        13        17 
dram[5]:        26        14        10        16        14         8        14        20        14        26        22        22        26        25        15        14 
maximum service time to same row:
dram[0]:      5636     15753      6156     11185     10772     11022      6225     14679     12379      8741     12518      8766      4743      6499      5465      8897 
dram[1]:     16819     12872     11791     14152     11697      9360      5814     12260      7055     15553     10105      9938      3481     14103      8067      4107 
dram[2]:     12041     10444      7445      7475      4898     12519      9870     10377      5239      7778      5491     13547      5515      4778     10361     10397 
dram[3]:      9466      8824      8641     14005      9322      7222      8146     13072     10032     14057     11887     12722     11853      7060     10447      6620 
dram[4]:      9760      8236     15197     11585     12046      5785      5388      4372     15754     11991      6244      8958      6071      4494     18975      9881 
dram[5]:     15946      5497      8207      8309      5800     13913      9234      8615     11424     12172     10759      6409      7792      6672      5471      7666 
average row accesses per activate:
dram[0]:  3.750000  5.384615  3.473684  2.419355  2.892857  3.280000  2.925926  3.148148  4.300000  3.809524  3.111111  3.333333  4.333333  9.250000  4.400000  3.142857 
dram[1]:  6.090909  4.055555  3.578947  2.777778  3.304348  3.454545  3.375000  2.838710  3.035714  3.954545  5.500000  3.800000  6.833333  6.333333  4.200000  3.416667 
dram[2]:  7.100000  3.375000  3.500000  3.000000  3.608696  2.920000  3.650000  3.583333  2.964286  3.166667  2.850000  3.235294  3.214286  4.777778  6.833333  4.750000 
dram[3]:  2.961539  3.285714  3.333333  2.956522  2.800000  3.521739  2.485714  3.291667  4.166667  2.555556  3.722222  4.000000  4.444445  2.812500  2.800000  4.444445 
dram[4]:  4.615385  3.142857  3.631579  2.846154  2.814815  3.037037  2.514286  2.656250  2.571429  2.781250  2.625000  3.250000  2.857143  3.636364  3.700000  4.625000 
dram[5]:  3.650000  3.409091  2.785714  4.111111  3.269231  2.633333  2.741935  3.384615  3.269231  2.911765  2.850000  3.733333  5.857143  3.909091  3.000000  3.666667 
average row locality = 6429/1924 = 3.341476
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        39        39        47        50        51        50        54        54        51        45        51        49        37        44        44 
dram[1]:        39        41        39        46        48        45        51        56        55        55        43        46        41        36        42        41 
dram[2]:        40        49        47        51        51        46        45        53        54        47        46        46        45        42        41        38 
dram[3]:        49        42        49        41        43        50        57        49        67        62        53        43        37        45        42        40 
dram[4]:        34        40        41        46        47        49        58        54        60        61        54        42        40        39        37        37 
dram[5]:        43        47        52        43        53        48        54        56        55        70        48        47        38        43        45        44 
total reads: 4509
bank skew: 70/34 = 2.06
chip skew: 786/724 = 1.09
number of total write accesses:
dram[0]:        30        31        27        28        31        31        29        31        32        29        11         9         3         0         0         0 
dram[1]:        28        32        29        29        28        31        30        32        30        32        12        11         0         2         0         0 
dram[2]:        31        32        30        30        32        27        28        33        29        29        11         9         0         1         0         0 
dram[3]:        28        27        31        27        27        31        30        30        33        30        14         9         3         0         0         0 
dram[4]:        26        26        28        28        29        33        30        31        30        28         9        10         0         1         0         0 
dram[5]:        30        28        26        31        32        31        31        32        30        29         9         9         3         0         0         0 
total reads: 1920
min_bank_accesses = 0!
chip skew: 326/309 = 1.06
average mf latency per bank:
dram[0]:        288       246       275       264       262       275       272       260       284       291       770       806      1396      1920      1416      1370
dram[1]:        234       250       250       230       252       247       244       278       288       313       861       878      1801      1790      1371      1444
dram[2]:        266       265       258       257       256       246       290       278       288       303       803       844      1545      1566      1326      1432
dram[3]:        251       255       290       243       241       264       278       293       299       284       662       931      1701      1410      1358      1480
dram[4]:        245       260       270       254       233       258       273       281       268       301      9263       817      1587      1507      1733      1681
dram[5]:        247       269       275       218       300       245       274       278       296       294       815       937      1625      1563      1435      1465
maximum mf latency per bank:
dram[0]:        282       282       287       299       304       291       284       293       284       291       309       288       290       280       289       282
dram[1]:        293       305       289       293       297       299       286       291       296       288       295       288       296       288       279       288
dram[2]:        282       286       297       293       293       290       291       298       291       289       289       283       287       283       287       282
dram[3]:        289       294       291       302       296       312       303       300       300       298       289       294       282       289       282       291
dram[4]:        284       286       293       289       288       289       298       290       293       309       291       286       292       287       312       299
dram[5]:        287       306       293       293       288       304       315       293       291       289       290       283       287       285       288       296

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89166 n_nop=86746 n_act=307 n_pre=291 n_req=1072 n_rd=1500 n_write=322 bw_util=0.04087
n_activity=20584 dram_eff=0.177
bk0: 90a 88195i bk1: 78a 88342i bk2: 78a 88273i bk3: 94a 87906i bk4: 100a 87832i bk5: 102a 87926i bk6: 100a 87952i bk7: 108a 87852i bk8: 108a 88022i bk9: 102a 88033i bk10: 90a 88371i bk11: 102a 88350i bk12: 98a 88598i bk13: 74a 88911i bk14: 88a 88741i bk15: 88a 88623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0391293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89166 n_nop=86839 n_act=284 n_pre=268 n_req=1050 n_rd=1448 n_write=327 bw_util=0.03981
n_activity=19627 dram_eff=0.1809
bk0: 78a 88435i bk1: 82a 88182i bk2: 78a 88198i bk3: 92a 87992i bk4: 96a 88059i bk5: 90a 88070i bk6: 102a 87990i bk7: 112a 87799i bk8: 110a 87857i bk9: 110a 87958i bk10: 86a 88560i bk11: 92a 88472i bk12: 82a 88810i bk13: 72a 88827i bk14: 84a 88778i bk15: 82a 88759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0362694
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89166 n_nop=86776 n_act=301 n_pre=285 n_req=1063 n_rd=1482 n_write=322 bw_util=0.04046
n_activity=19727 dram_eff=0.1829
bk0: 80a 88451i bk1: 98a 88035i bk2: 94a 88107i bk3: 102a 87923i bk4: 102a 87963i bk5: 92a 88046i bk6: 90a 88119i bk7: 106a 87902i bk8: 108a 87845i bk9: 94a 87922i bk10: 92a 88284i bk11: 92a 88392i bk12: 90a 88580i bk13: 84a 88766i bk14: 82a 88834i bk15: 76a 88816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0378171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89166 n_nop=86642 n_act=341 n_pre=325 n_req=1089 n_rd=1538 n_write=320 bw_util=0.04168
n_activity=21209 dram_eff=0.1752
bk0: 98a 88033i bk1: 84a 88138i bk2: 98a 88039i bk3: 82a 88102i bk4: 86a 88068i bk5: 100a 87980i bk6: 114a 87727i bk7: 98a 87909i bk8: 134a 87865i bk9: 124a 87647i bk10: 106a 88242i bk11: 86a 88539i bk12: 74a 88729i bk13: 90a 88580i bk14: 84a 88634i bk15: 80a 88767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0419442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89166 n_nop=86695 n_act=350 n_pre=334 n_req=1048 n_rd=1478 n_write=309 bw_util=0.04008
n_activity=21078 dram_eff=0.1696
bk0: 68a 88448i bk1: 80a 88190i bk2: 82a 88252i bk3: 92a 88066i bk4: 94a 88033i bk5: 98a 87895i bk6: 116a 87633i bk7: 108a 87800i bk8: 120a 87706i bk9: 122a 87727i bk10: 108a 88206i bk11: 84a 88478i bk12: 80a 88587i bk13: 78a 88705i bk14: 74a 88763i bk15: 74a 88814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0460377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89166 n_nop=86607 n_act=341 n_pre=325 n_req=1107 n_rd=1572 n_write=321 bw_util=0.04246
n_activity=21567 dram_eff=0.1755
bk0: 86a 88139i bk1: 94a 88174i bk2: 104a 87965i bk3: 86a 88118i bk4: 106a 88007i bk5: 96a 87857i bk6: 108a 87795i bk7: 112a 87836i bk8: 110a 87916i bk9: 140a 87625i bk10: 96a 88327i bk11: 94a 88459i bk12: 76a 88799i bk13: 86a 88737i bk14: 90a 88612i bk15: 88a 88679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0398695

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1692, Miss = 376, Miss_rate = 0.222, Pending_hits = 11, Reservation_fails = 223
L2_cache_bank[1]: Access = 1674, Miss = 374, Miss_rate = 0.223, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1650, Miss = 358, Miss_rate = 0.217, Pending_hits = 5, Reservation_fails = 108
L2_cache_bank[3]: Access = 1666, Miss = 366, Miss_rate = 0.220, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[4]: Access = 1611, Miss = 369, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1608, Miss = 372, Miss_rate = 0.231, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1638, Miss = 397, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1610, Miss = 372, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 5356, Miss = 371, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1591, Miss = 368, Miss_rate = 0.231, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 1706, Miss = 388, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1709, Miss = 398, Miss_rate = 0.233, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 23511
L2_total_cache_misses = 4509
L2_total_cache_miss_rate = 0.1918
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 331
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5863
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2603
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1901
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 224
L2_cache_data_port_util = 0.045
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=57681
icnt_total_pkts_simt_to_mem=38478
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.11776
	minimum = 6
	maximum = 52
Network latency average = 7.92436
	minimum = 6
	maximum = 52
Slowest packet = 46331
Flit latency average = 7.12633
	minimum = 6
	maximum = 48
Slowest flit = 94846
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0327789
	minimum = 0.0209109 (at node 13)
	maximum = 0.102093 (at node 23)
Accepted packet rate average = 0.0327789
	minimum = 0.0209109 (at node 13)
	maximum = 0.102093 (at node 23)
Injected flit rate average = 0.0662812
	minimum = 0.0342804 (at node 13)
	maximum = 0.152578 (at node 23)
Accepted flit rate average= 0.0662812
	minimum = 0.0468427 (at node 24)
	maximum = 0.191565 (at node 23)
Injected packet length average = 2.02207
Accepted packet length average = 2.02207
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.01018 (2 samples)
	minimum = 6 (2 samples)
	maximum = 43 (2 samples)
Network latency average = 7.85369 (2 samples)
	minimum = 6 (2 samples)
	maximum = 43 (2 samples)
Flit latency average = 6.68506 (2 samples)
	minimum = 6 (2 samples)
	maximum = 41 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0186805 (2 samples)
	minimum = 0.011559 (2 samples)
	maximum = 0.0561467 (2 samples)
Accepted packet rate average = 0.0186805 (2 samples)
	minimum = 0.011559 (2 samples)
	maximum = 0.0561467 (2 samples)
Injected flit rate average = 0.0389633 (2 samples)
	minimum = 0.0182438 (2 samples)
	maximum = 0.089174 (2 samples)
Accepted flit rate average = 0.0389633 (2 samples)
	minimum = 0.0255092 (2 samples)
	maximum = 0.108578 (2 samples)
Injected packet size average = 2.08577 (2 samples)
Accepted packet size average = 2.08577 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State
