;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	DJN -1, @-20
	SUB -207, <-120
	SUB -207, <-120
	CMP -51, <-10
	JMN @12, #200
	JMN @12, #200
	SUB 12, 12
	ADD 210, 61
	SUB 12, 12
	DJN <9, @-20
	DJN -1, @-20
	SUB #121, <106
	SUB #121, <106
	JMP -30, 9
	SLT 215, 60
	MOV -51, <-10
	SUB <-30, 9
	SPL 0, <402
	SUB <-30, 9
	SUB @121, 103
	SLT @0, @2
	SUB #72, @200
	ADD 210, 61
	DJN -1, @-20
	DJN -1, @-20
	SLT @0, @2
	SPL 0, <402
	SLT <681, <-1
	SUB 12, 12
	DAT #0, <2
	SUB 12, 12
	ADD 30, 9
	MOV #0, -33
	ADD 210, 30
	SLT @0, @2
	SLT @0, @2
	SUB #72, @200
	SLT @0, @2
	SUB @121, 103
	SPL 0, <402
	CMP -207, <-120
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-120
	MOV -1, <-20
