{
    "test_results": "VCD info: dumpfile wave.vcd opened for output.\nHint: Your reset should be synchronous, but doesn't appear to be.\ndataset_spec-to-rtl/Prob111_fsm2s_test.sv:72: $finish called at 1206 (1ps)\nHint: Output 'out' has 21 mismatches. First mismatch occurred at time 75.\nHint: Total mismatched samples is 21 out of 241 samples\n\nSimulation finished at 1206 ps\nMismatches: 21 in 241 samples\n"
}