# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 3.10.0-1160.62.1.el7.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-12-23 22:40:35 IST
# hostname  : vlsi-ria85.vlsidomain
# pid       : 20346
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:44535' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AAAAznicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSliAmItBl6GAoYghnyELyNNh0ANCfSA7HS6aypDMUMJQDBQ1ZIhnCGAIZ/AF0oYMBkD1PEDdSQyJQPlkhgwgXwJDjR5YLgdsHwA0hBYj' '-proj' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_10/sessionLogs/session_0' '-init' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_10/.tmp/.initCmds.tcl' '1_PWM_10.tcl' '-hidden' '/users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_10/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/1_PWM_10/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../1_PWM_10.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../1_PWM_10.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../1_PWM_10.sv(37): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../1_PWM_10.sv(1): compiling module 'PWM_TOP'
[WARN (VERI-1209)] ../1_PWM_10.sv(15): expression size 32 truncated to fit in target size 19
[INFO (VERI-8005)] ../1_PWM_10.sv(1): Unintentional sequential element inferred for pulse_red read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_10.sv(1): Unintentional sequential element inferred for lb_pulse read before write using blocking assignment
[INFO (VERI-8005)] ../1_PWM_10.sv(1): Unintentional sequential element inferred for ub_pulse read before write using blocking assignment
INFO (ISW003): Top module name is "PWM_TOP".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (IOBS001): ../1_PWM_10.sv(33): Liveness property has safety component.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
PWM_TOP
[<embedded>] % reset -none
INFO (IPM031): Clearing proof results of all properties.
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 22 design flops, 0 of 0 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
0: Starting reduce
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
0: Finished reduce in 0s
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "PWM_TOP.p1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.05 s]
0.0.N: Proof Simplification Iteration 3	[0.05 s]
0.0.N: Proof Simplification Iteration 4	[0.05 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "PWM_TOP.p1:safety_in_liveness_assert1" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.05 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 20435@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.Hp: Proofgrid shell started at 20437@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.L: Proofgrid shell started at 20527@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.B: Proofgrid shell started at 20529@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.Oh: Proofgrid shell started at 20526@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Ignoring liveness properties
0.0.L: All properties either determined or skipped. [0.00 s]
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.L: Exited with Success (@ 0.04 s)
0.0.L: Completed, Restart ignored.
0.0.N: Trace Attempt  1	[0.04 s]
0.0.Bm: Proofgrid shell started at 20523@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.Oh: Exited with Success (@ 0.05 s)
0.0.Oh: Completed, Restart ignored.
0.0.Ht: Proofgrid shell started at 20517@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.AM: Proofgrid shell started at 20536@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  4	[0.05 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Trace Attempt  5	[0.05 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Ignoring liveness properties
0.0.Bm: Last scan. Per property time limit: 0s
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.Mpcustom4: Proofgrid shell started at 20525@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.AM: Trace Attempt  1	[0.02 s]
0.0.AM: Trace Attempt  2	[0.02 s]
0.0.AM: Trace Attempt  3	[0.02 s]
0.0.AM: Trace Attempt  4	[0.02 s]
0.0.AM: Trace Attempt  5	[0.02 s]
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Ignoring liveness properties
0.0.Mpcustom4: All properties either determined or skipped. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.08 s)
0.0.Mpcustom4: Completed, Restart ignored.
0.0.AM: Trace Attempt  1	[0.07 s]
0.0.AM: Trace Attempt  2	[0.07 s]
0.0.AM: Trace Attempt  3	[0.07 s]
0.0.AM: Trace Attempt  4	[0.07 s]
0.0.AM: Trace Attempt  5	[0.07 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  4	[0.20 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.N: Trace Attempt  1	[0.35 s]
0.0.N: Trace Attempt  2	[0.35 s]
0.0.N: Trace Attempt  3	[0.35 s]
0.0.N: Trace Attempt  4	[0.36 s]
0.0.N: Trace Attempt  5	[0.36 s]
0.0.AM: Trace Attempt  1	[0.38 s]
0.0.AM: Trace Attempt  2	[0.38 s]
0.0.AM: Trace Attempt  3	[0.38 s]
0.0.AM: Trace Attempt  4	[0.38 s]
0.0.AM: Trace Attempt  5	[0.39 s]
0.0.N: Trace Attempt  1	[0.53 s]
0.0.N: Trace Attempt  2	[0.53 s]
0.0.N: Trace Attempt  3	[0.53 s]
0.0.N: Trace Attempt  4	[0.53 s]
0.0.N: Trace Attempt  5	[0.54 s]
0.0.N: Trace Attempt  1	[0.71 s]
0.0.N: Trace Attempt  2	[0.71 s]
0.0.N: Trace Attempt  3	[0.71 s]
0.0.N: Trace Attempt  4	[0.71 s]
0.0.N: Trace Attempt  5	[0.72 s]
0.0.N: Trace Attempt  1	[0.87 s]
0.0.N: Trace Attempt  2	[0.87 s]
0.0.N: Trace Attempt  3	[0.87 s]
0.0.N: Trace Attempt  4	[0.88 s]
0.0.N: Trace Attempt  5	[0.88 s]
0.0.N: Trace Attempt  1	[1.22 s]
0.0.N: Trace Attempt  2	[1.22 s]
0.0.N: Trace Attempt  3	[1.22 s]
0.0.N: Trace Attempt  4	[1.22 s]
0.0.N: Trace Attempt  5	[1.23 s]
0.0.AM: Trace Attempt  1	[2.22 s]
0.0.AM: Trace Attempt  2	[2.22 s]
0.0.AM: Trace Attempt  3	[2.23 s]
0.0.AM: Trace Attempt  4	[2.23 s]
0.0.AM: Trace Attempt  5	[2.24 s]
0.0.N: Trace Attempt  1	[3.73 s]
0.0.N: Trace Attempt  2	[3.73 s]
0.0.N: Trace Attempt  3	[3.73 s]
0.0.N: Trace Attempt  4	[3.73 s]
0.0.N: Trace Attempt  5	[3.74 s]
0.0.Hp: Trace Attempt 136	[4.00 s]
0.0.B: Trace Attempt 138	[4.03 s]
0.0.Ht: Trace Attempt 140	[4.08 s]
0.0.Bm: Trace Attempt 139	[4.11 s]
0.0.AM: Trace Attempt 63	[6.30 s]
0.0.N: Trace Attempt  1	[6.43 s]
0.0.N: Trace Attempt  2	[6.43 s]
0.0.N: Trace Attempt  3	[6.43 s]
0.0.N: Trace Attempt  4	[6.44 s]
0.0.N: Trace Attempt  5	[6.44 s]
0.0.Hp: Trace Attempt 164	[8.03 s]
0.0.B: Trace Attempt 167	[8.12 s]
0.0.Bm: Trace Attempt 168	[8.20 s]
0.0.Ht: Trace Attempt 169	[8.45 s]
0.0.N: Trace Attempt  1	[8.99 s]
0.0.N: Trace Attempt  2	[8.99 s]
0.0.N: Trace Attempt  3	[8.99 s]
0.0.N: Trace Attempt  4	[9.00 s]
0.0.N: Trace Attempt  5	[9.00 s]
0.0.AM: Trace Attempt 76	[10.47 s]
0.0.N: Trace Attempt  1	[11.62 s]
0.0.N: Trace Attempt  2	[11.62 s]
0.0.N: Trace Attempt  3	[11.62 s]
0.0.N: Trace Attempt  4	[11.62 s]
0.0.N: Trace Attempt  5	[11.63 s]
0.0.B: Trace Attempt 190	[12.17 s]
0.0.Hp: Trace Attempt 186	[12.21 s]
0.0.Bm: Trace Attempt 191	[12.23 s]
0.0.Ht: Trace Attempt 193	[12.54 s]
0.0.N: Trace Attempt  1	[14.30 s]
0.0.N: Trace Attempt  2	[14.30 s]
0.0.N: Trace Attempt  3	[14.30 s]
0.0.N: Trace Attempt  4	[14.31 s]
0.0.N: Trace Attempt  5	[14.31 s]
0.0.AM: Trace Attempt 82	[15.04 s]
0.0.Hp: Trace Attempt 204	[16.23 s]
0.0.B: Trace Attempt 205	[16.20 s]
0.0.Bm: Trace Attempt 206	[16.41 s]
0.0.Ht: Trace Attempt 209	[16.73 s]
0.0.N: Trace Attempt  1	[17.25 s]
0.0.N: Trace Attempt  2	[17.25 s]
0.0.N: Trace Attempt  3	[17.25 s]
0.0.N: Trace Attempt  4	[17.25 s]
0.0.N: Trace Attempt  5	[17.26 s]
0.0.N: Trace Attempt  1	[19.97 s]
0.0.N: Trace Attempt  2	[19.97 s]
0.0.N: Trace Attempt  3	[19.97 s]
0.0.N: Trace Attempt  4	[19.98 s]
0.0.N: Trace Attempt  5	[19.98 s]
0.0.Hp: Trace Attempt 219	[20.44 s]
0.0.B: Trace Attempt 218	[20.42 s]
0.0.AM: Trace Attempt 86	[20.43 s]
0.0.Bm: Trace Attempt 219	[20.59 s]
0.0.Ht: Trace Attempt 225	[20.78 s]
0.0.N: Trace Attempt  1	[23.04 s]
0.0.N: Trace Attempt  2	[23.04 s]
0.0.N: Trace Attempt  3	[23.04 s]
0.0.N: Trace Attempt  4	[23.05 s]
0.0.N: Trace Attempt  5	[23.05 s]
0.0.AM: Trace Attempt 69	[24.45 s]
0.0.Hp: Trace Attempt 232	[24.55 s]
0.0.B: Trace Attempt 230	[24.55 s]
0.0.Bm: Trace Attempt 231	[24.79 s]
0.0.Ht: Trace Attempt 237	[25.05 s]
0.0.N: Trace Attempt  1	[26.20 s]
0.0.N: Trace Attempt  2	[26.20 s]
0.0.N: Trace Attempt  3	[26.20 s]
0.0.N: Trace Attempt  4	[26.20 s]
0.0.N: Trace Attempt  5	[26.21 s]
0.0.AM: Trace Attempt 124	[28.47 s]
0.0.Hp: Trace Attempt 242	[28.70 s]
0.0.B: Trace Attempt 241	[28.77 s]
0.0.Bm: Trace Attempt 242	[28.91 s]
0.0.Ht: Trace Attempt 250	[29.29 s]
0.0.N: Trace Attempt  1	[29.50 s]
0.0.N: Trace Attempt  2	[29.50 s]
0.0.N: Trace Attempt  3	[29.50 s]
0.0.N: Trace Attempt  4	[29.51 s]
0.0.N: Trace Attempt  5	[29.51 s]
0.0.AM: Trace Attempt  1	[30.34 s]
0.0.AM: Trace Attempt  2	[30.34 s]
0.0.AM: Trace Attempt  3	[30.34 s]
0.0.AM: Trace Attempt  4	[30.35 s]
0.0.AM: Trace Attempt  5	[30.36 s]
0.0.Hp: Trace Attempt 255	[32.75 s]
0.0.N: Trace Attempt  1	[32.77 s]
0.0.N: Trace Attempt  2	[32.77 s]
0.0.N: Trace Attempt  3	[32.77 s]
0.0.N: Trace Attempt  4	[32.78 s]
0.0.N: Trace Attempt  5	[32.78 s]
0.0.B: Trace Attempt 253	[32.97 s]
0.0.Bm: Trace Attempt 254	[33.07 s]
0.0.Ht: Trace Attempt 260	[33.59 s]
0.0.AM: Trace Attempt 60	[34.49 s]
0.0.B: Trace Attempt 261	[37.13 s]
0.0.Hp: Trace Attempt 263	[37.18 s]
0.0.Bm: Trace Attempt 262	[37.42 s]
0.0.Ht: Trace Attempt 267	[37.79 s]
0.0.N: Trace Attempt 66	[38.19 s]
0.0.N: Trace Attempt  1	[38.37 s]
0.0.N: Trace Attempt  2	[38.38 s]
0.0.N: Trace Attempt  3	[38.38 s]
0.0.N: Trace Attempt  4	[38.38 s]
0.0.N: Trace Attempt  5	[38.39 s]
0.0.AM: Trace Attempt 78	[38.70 s]
0.0.Hp: Trace Attempt 269	[41.46 s]
0.0.Bm: Trace Attempt 269	[41.46 s]
0.0.B: Trace Attempt 269	[41.60 s]
0.0.Ht: Trace Attempt 274	[41.94 s]
0.0.N: Trace Attempt 68	[42.47 s]
0.0.AM: Trace Attempt 86	[42.73 s]
0.0.Hp: Trace Attempt 276	[45.55 s]
0.0.Bm: Trace Attempt 276	[45.72 s]
0.0.B: Trace Attempt 276	[45.91 s]
0.0.Ht: Trace Attempt 282	[46.01 s]
0.0.N: Trace Attempt 79	[46.71 s]
0.0.AM: Trace Attempt 94	[46.78 s]
0.0.Bm: Trace Attempt 283	[49.74 s]
0.0.Hp: Trace Attempt 284	[49.92 s]
0.0.B: Trace Attempt 283	[49.98 s]
0.0.Ht: Trace Attempt 289	[50.48 s]
0.0.AM: Trace Attempt 113	[51.10 s]
0.0.N: Trace Attempt 87	[51.36 s]
0.0.Bm: Trace Attempt 290	[53.83 s]
0.0.Hp: Trace Attempt 290	[53.98 s]
0.0.B: Trace Attempt 290	[54.12 s]
0.0.Ht: Trace Attempt 295	[54.59 s]
0.0.AM: Trace Attempt 122	[55.15 s]
0.0.B: Trace Attempt 295	[58.13 s]
0.0.Bm: Trace Attempt 296	[58.37 s]
0.0.Ht: Trace Attempt 301	[58.67 s]
0.0.Hp: Trace Attempt 296	[58.82 s]
0.0.AM: Trace Attempt 132	[59.60 s]
0.0.B: Trace Attempt 300	[62.23 s]
0.0.Bm: Trace Attempt 301	[62.40 s]
0.0.Ht: Trace Attempt 308	[62.95 s]
0.0.N: Trace Attempt 90	[63.09 s]
0.0.Hp: Trace Attempt 303	[63.22 s]
0.0.N: Trace Attempt  1	[63.37 s]
0.0.N: Trace Attempt  2	[63.38 s]
0.0.N: Trace Attempt  3	[63.38 s]
0.0.N: Trace Attempt  4	[63.38 s]
0.0.N: Trace Attempt  5	[63.39 s]
0.0.AM: Trace Attempt 139	[63.64 s]
0.0.Bm: Trace Attempt 307	[66.61 s]
0.0.B: Trace Attempt 307	[66.99 s]
0.0.N: Trace Attempt 68	[67.51 s]
0.0.Ht: Trace Attempt 314	[67.64 s]
0.0.Hp: Trace Attempt 310	[67.82 s]
0.0.AM: Trace Attempt 144	[68.21 s]
0.0.Bm: Trace Attempt 314	[71.40 s]
0.0.N: Trace Attempt 79	[71.81 s]
0.0.B: Trace Attempt 314	[71.78 s]
0.0.Ht: Trace Attempt 320	[71.95 s]
0.0.Hp: Trace Attempt 315	[72.04 s]
0.0.AM: Trace Attempt 148	[72.70 s]
0.0.Bm: Trace Attempt 320	[75.48 s]
0.0.N: Trace Attempt 86	[75.83 s]
0.0.B: Trace Attempt 320	[75.90 s]
0.0.Ht: Trace Attempt 325	[75.99 s]
0.0.Hp: Trace Attempt 320	[76.08 s]
0.0.AM: Trace Attempt 152	[77.64 s]
0.0.Bm: Trace Attempt 325	[79.79 s]
0.0.Ht: Trace Attempt 331	[80.22 s]
0.0.B: Trace Attempt 325	[80.27 s]
0.0.Hp: Trace Attempt 325	[80.35 s]
0.0.AM: Trace Attempt 154	[82.92 s]
0.0.Bm: Trace Attempt 329	[83.97 s]
0.0.B: Trace Attempt 329	[84.41 s]
0.0.Ht: Trace Attempt 337	[84.45 s]
0.0.Hp: Trace Attempt 331	[84.72 s]
0.0.N: Trace Attempt 91	[85.58 s]
0.0.N: Trace Attempt  1	[85.87 s]
0.0.N: Trace Attempt  2	[85.87 s]
0.0.N: Trace Attempt  3	[85.87 s]
0.0.N: Trace Attempt  4	[85.88 s]
0.0.N: Trace Attempt  5	[85.89 s]
0.0.AM: Trace Attempt 157	[87.89 s]
0.0.Bm: Trace Attempt 334	[88.36 s]
0.0.B: Trace Attempt 334	[88.76 s]
0.0.Hp: Trace Attempt 337	[88.98 s]
0.0.Ht: Trace Attempt 342	[89.44 s]
0.0.N: Trace Attempt 68	[89.90 s]
0.0.AM: Trace Attempt 160	[92.05 s]
0.0.Bm: Trace Attempt 338	[92.88 s]
0.0.B: Trace Attempt 338	[93.23 s]
0.0.Ht: Trace Attempt 348	[93.62 s]
0.0.N: Trace Attempt 79	[94.14 s]
0.0.Hp: Trace Attempt 342	[94.39 s]
0.0.AM: Trace Attempt 161	[96.72 s]
0.0.Bm: Trace Attempt 342	[97.68 s]
0.0.B: Trace Attempt 342	[97.79 s]
0.0.Ht: Trace Attempt 352	[97.81 s]
0.0.N: Trace Attempt 86	[98.14 s]
0.0.Hp: Trace Attempt 348	[98.97 s]
0.0.Bm: Trace Attempt 346	[102.00 s]
0.0.B: Trace Attempt 346	[102.05 s]
0.0.Ht: Trace Attempt 357	[102.07 s]
0.0.AM: Trace Attempt 164	[102.44 s]
0.0.Hp: Trace Attempt 352	[103.40 s]
0.0.Ht: Trace Attempt 362	[106.28 s]
0.0.B: Trace Attempt 350	[106.45 s]
0.0.Bm: Trace Attempt 350	[106.45 s]
0.0.Hp: Trace Attempt 357	[107.90 s]
0.0.N: Trace Attempt 92	[108.25 s]
0.0.N: Trace Attempt  1	[108.56 s]
0.0.N: Trace Attempt  2	[108.56 s]
0.0.N: Trace Attempt  3	[108.56 s]
0.0.N: Trace Attempt  4	[108.57 s]
0.0.N: Trace Attempt  5	[108.58 s]
0.0.AM: Trace Attempt 167	[108.55 s]
0.0.Ht: Trace Attempt 367	[110.63 s]
0.0.B: Trace Attempt 355	[111.13 s]
0.0.Bm: Trace Attempt 355	[111.19 s]
0.0.Hp: Trace Attempt 362	[112.15 s]
0.0.N: Trace Attempt 68	[112.58 s]
0.0.AM: Trace Attempt 169	[113.87 s]
0.0.B: Trace Attempt 360	[115.80 s]
0.0.Bm: Trace Attempt 360	[115.89 s]
0.0.Ht: Trace Attempt 372	[116.19 s]
0.0.Hp: Trace Attempt 367	[116.71 s]
0.0.N: Trace Attempt 79	[116.79 s]
0.0.AM: Trace Attempt 172	[119.86 s]
0.0.B: Trace Attempt 365	[120.53 s]
0.0.Bm: Trace Attempt 365	[120.60 s]
0.0.Ht: Trace Attempt 378	[120.84 s]
0.0.N: Trace Attempt 87	[121.43 s]
0.0.Hp: Trace Attempt 372	[122.84 s]
0.0.B: Trace Attempt 369	[124.66 s]
0.0.Bm: Trace Attempt 369	[124.69 s]
0.0.Ht: Trace Attempt 382	[125.79 s]
0.0.Hp: Trace Attempt 377	[127.32 s]
0.0.AM: Trace Attempt 175	[127.72 s]
0.0.B: Trace Attempt 372	[128.91 s]
0.0.Bm: Trace Attempt 372	[128.90 s]
0.0.Ht: Trace Attempt 386	[130.19 s]
0.0.N: Trace Attempt 93	[131.33 s]
0.0.N: Trace Attempt  1	[131.62 s]
0.0.N: Trace Attempt  2	[131.62 s]
0.0.N: Trace Attempt  3	[131.62 s]
0.0.N: Trace Attempt  4	[131.63 s]
0.0.N: Trace Attempt  5	[131.64 s]
0.0.AM: Trace Attempt 176	[131.77 s]
0.0.Hp: Trace Attempt 381	[131.99 s]
0.0.Bm: Trace Attempt 377	[134.14 s]
0.0.B: Trace Attempt 377	[134.19 s]
0.0.Ht: Trace Attempt 390	[134.45 s]
0.0.N: Trace Attempt 69	[135.80 s]
0.0.Hp: Trace Attempt 385	[136.40 s]
0.0.AM: Trace Attempt 178	[138.52 s]
0.0.Bm: Trace Attempt 381	[138.58 s]
0.0.Ht: Trace Attempt 394	[138.60 s]
0.0.B: Trace Attempt 381	[138.65 s]
0.0.N: Trace Attempt 79	[139.82 s]
0.0.Hp: Trace Attempt 389	[140.54 s]
0.0.Ht: Trace Attempt 398	[142.94 s]
0.0.Bm: Trace Attempt 385	[143.70 s]
0.0.B: Trace Attempt 385	[143.77 s]
0.0.AM: Trace Attempt 179	[143.80 s]
0.0.N: Trace Attempt 87	[144.48 s]
0.0.Hp: Trace Attempt 393	[144.82 s]
0.0.Bm: Trace Attempt 388	[148.50 s]
0.0.B: Trace Attempt 388	[148.61 s]
0.0.Ht: Trace Attempt 402	[149.21 s]
0.0.Hp: Trace Attempt 397	[149.52 s]
0.0.AM: Trace Attempt 180	[152.48 s]
0.0.Bm: Trace Attempt 390	[152.74 s]
0.0.B: Trace Attempt 390	[152.88 s]
0.0.Ht: Trace Attempt 407	[154.05 s]
0.0.N: Trace Attempt 94	[154.57 s]
0.0.Hp: Trace Attempt 401	[154.64 s]
0.0.N: Trace Attempt  1	[154.85 s]
0.0.N: Trace Attempt  2	[154.85 s]
0.0.N: Trace Attempt  3	[154.85 s]
0.0.N: Trace Attempt  4	[154.85 s]
0.0.N: Trace Attempt  5	[154.86 s]
0.0.B: Trace Attempt 393	[157.82 s]
0.0.Bm: Trace Attempt 393	[157.87 s]
0.0.AM: Trace Attempt 181	[157.94 s]
0.0.Ht: Trace Attempt 410	[158.34 s]
0.0.N: Trace Attempt 68	[158.89 s]
0.0.Hp: Trace Attempt 404	[159.08 s]
0.0.Ht: Trace Attempt 413	[162.67 s]
0.0.B: Trace Attempt 396	[162.94 s]
0.0.N: Trace Attempt 79	[163.09 s]
0.0.Bm: Trace Attempt 396	[163.08 s]
0.0.Hp: Trace Attempt 408	[163.36 s]
0.0.AM: Trace Attempt 182	[164.16 s]
0.0.N: Trace Attempt 87	[167.72 s]
0.0.Ht: Trace Attempt 417	[167.98 s]
0.0.Hp: Trace Attempt 411	[168.09 s]
0.0.B: Trace Attempt 399	[168.39 s]
0.0.Bm: Trace Attempt 399	[168.59 s]
0.0.Ht: Trace Attempt 421	[172.61 s]
0.0.Hp: Trace Attempt 414	[172.93 s]
0.0.AM: Trace Attempt 183	[173.74 s]
0.0.B: Trace Attempt 402	[173.82 s]
0.0.Bm: Trace Attempt 402	[173.96 s]
0.0.Hp: Trace Attempt 417	[177.08 s]
0.0.Ht: Trace Attempt 425	[177.64 s]
0.0.AM: Trace Attempt 184	[177.85 s]
0.0.N: Trace Attempt 95	[178.58 s]
0.0.N: Trace Attempt  1	[178.88 s]
0.0.N: Trace Attempt  2	[178.88 s]
0.0.N: Trace Attempt  3	[178.88 s]
0.0.N: Trace Attempt  4	[178.89 s]
0.0.N: Trace Attempt  5	[178.89 s]
0.0.B: Trace Attempt 405	[179.10 s]
0.0.Bm: Trace Attempt 405	[179.21 s]
0.0.N: Trace Attempt 49	[180.96 s]
0.0.N: Stopped processing property "PWM_TOP.p1"	[180.96 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 94	[0.00 s]
0.0.Tri: Proofgrid shell started at 20969@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.D: Proofgrid shell started at 20987@vlsi-ria85(local) jg_20346_vlsi-ria85_1
0.0.Tri:    0.11" ---- Launching abstraction thread ----
0.0.D: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.D: Last scan. Per property time limit: 0s
0.0.D: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.D: Trace Attempt  1	[0.00 s]
0.0.D: Trace Attempt  2	[0.00 s]
0.0.D: Trace Attempt  3	[0.00 s]
0.0.D: Trace Attempt  5	[0.00 s]
0.0.Tri:    0.15" ---- Launching multi-phase simplification thread ----
0.0.AM: Stopped processing property "PWM_TOP.p1"	[181.32 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "PWM_TOP.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.01 s]
0.0.AMcustom3: Trace Attempt  2	[0.01 s]
0.0.AMcustom3: Trace Attempt  3	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.03 s]
0.0.AMcustom3: Trace Attempt  2	[0.03 s]
0.0.AMcustom3: Trace Attempt  3	[0.03 s]
0.0.AMcustom3: Trace Attempt  4	[0.03 s]
0.0.AMcustom3: Trace Attempt  5	[0.04 s]
0.0.Tri:    0.27" ---- Launching liveness simplification thread ----
0.0.AMcustom3: Trace Attempt  1	[0.09 s]
0.0.AMcustom3: Trace Attempt  2	[0.09 s]
0.0.AMcustom3: Trace Attempt  3	[0.09 s]
0.0.AMcustom3: Trace Attempt  4	[0.10 s]
0.0.AMcustom3: Trace Attempt  5	[0.10 s]
0.0.Hp: Trace Attempt 421	[181.71 s]
0.0.AMcustom3: Trace Attempt  1	[0.47 s]
0.0.AMcustom3: Trace Attempt  2	[0.47 s]
0.0.AMcustom3: Trace Attempt  3	[0.47 s]
0.0.AMcustom3: Trace Attempt  4	[0.48 s]
0.0.AMcustom3: Trace Attempt  5	[0.48 s]
0.0.Tri:    1.05" Simplification phase 1 complete
0.0.B: Stopped processing property "PWM_TOP.p1"	[182.27 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.D: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.31 s]
0.0.Tri: A proof was found: No trace exists. [1.20 s]
INFO (IPF057): 0.0.Tri: The property "PWM_TOP.p1" was proven in 1.20 s.
0.0.Bcustom2: Interrupted. [0.00 s]
0.0.AMcustom3: Trace Attempt 28	[0.87 s]
0.0.AMcustom3: Stopped processing property "PWM_TOP.p1"	[0.92 s].
0.0.AMcustom3: All properties determined. [0.92 s]
0.0.Bcustom2: Exited with Success (@ 182.31 s)
0: ProofGrid usable level: 0
0.0.D: Trace Attempt 23	[0.48 s]
0.0.D: Stopped processing property "PWM_TOP.p1"	[1.03 s].
0.0.D: All properties determined. [1.02 s]
0.0.AMcustom3: Exited with Success (@ 182.31 s)
0.0.D: Exited with Success (@ 182.31 s)
0.0.Ncustom1: Stopped processing property "PWM_TOP.p1"	[1.35 s].
0.0.Ncustom1: All properties determined. [1.35 s]
0.0.Ncustom1: Exited with Success (@ 182.32 s)
0.0.Bm: All properties determined. [182.32 s]
0.0.Bm: Exited with Success (@ 182.38 s)
0.0.Hp: All properties determined. [182.40 s]
0.0.Ht: Trace Attempt 428	[181.29 s]
0.0.Ht: All properties determined. [182.38 s]
0.0.Ht: Exited with Success (@ 182.45 s)
0.0.Hp: Exited with Success (@ 182.46 s)
0.0.Tri: Stopped processing property "PWM_TOP.p1"	[1.40 s].
0.0.Tri: All properties determined. [1.40 s]
0.0.Tri: Exited with Success (@ 182.51 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.93 %)
--------------------------------------------------------------
     engines started                               :    14
     engine jobs started                           :    11

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.31        0.00       99.98 %
     Ht        0.06      182.25        0.00       99.97 %
     Bm        0.05      182.25        0.00       99.97 %
    Mpcustom4        0.08        0.00        0.00        0.95 %
     Oh        0.04        0.00        0.00        8.94 %
      L        0.03        0.00        0.00       10.29 %
    Ncustom1        0.03      182.30        0.00       99.98 %
    Bcustom2        0.03      180.93        0.00       99.98 %
    AMcustom3        0.05      181.83        0.00       99.97 %
    Tri        0.11        1.21        0.00       91.39 %
      D        0.20        1.02        0.00       83.57 %
    all        0.07       99.47        0.00       99.93 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.72     1094.12        0.00

    Data read    : 1.33 MiB
    Data written : 4.44 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 2
                  - proven                    : 2 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % exit -force
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.171 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
