<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: lime::FPGA Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Classes</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d5/d6c/namespacelime.html">lime</a></li><li class="navelem"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="../../df/d86/classlime_1_1FPGA-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">lime::FPGA Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for lime::FPGA:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../d3/d9c/classlime_1_1FPGA__inherit__graph.svg" width="342" height="522"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<div class="dynheader">
Collaboration diagram for lime::FPGA:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../da/d3c/classlime_1_1FPGA__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6b7ea8599689900811091f5a5a25ac44"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44">FPGA</a> ()</td></tr>
<tr class="separator:a6b7ea8599689900811091f5a5a25ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a3ebf6b032b292b0746bfb58b741b16"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a4a3ebf6b032b292b0746bfb58b741b16">~FPGA</a> ()</td></tr>
<tr class="separator:a4a3ebf6b032b292b0746bfb58b741b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a291f8d4f877e92f83c305465b7daf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a68a291f8d4f877e92f83c305465b7daf">SetConnection</a> (<a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *conn)</td></tr>
<tr class="separator:a68a291f8d4f877e92f83c305465b7daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c06faccfb5265ccad9fdb387baa4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a201c06faccfb5265ccad9fdb387baa4d">GetConnection</a> () const </td></tr>
<tr class="separator:a201c06faccfb5265ccad9fdb387baa4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04cb35a54c7eef0aacc9a1a019c4cfd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ad04cb35a54c7eef0aacc9a1a019c4cfd">StartStreaming</a> ()</td></tr>
<tr class="separator:ad04cb35a54c7eef0aacc9a1a019c4cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acecc385c80d18f662c4ad5575c932456"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acecc385c80d18f662c4ad5575c932456">StopStreaming</a> ()</td></tr>
<tr class="separator:acecc385c80d18f662c4ad5575c932456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692bdb4efdacfd7cefcaf58ebe9ec3ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a692bdb4efdacfd7cefcaf58ebe9ec3ba">ResetTimestamp</a> ()</td></tr>
<tr class="separator:a692bdb4efdacfd7cefcaf58ebe9ec3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5222f70ee503928de003a2810ddcc5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#aca5222f70ee503928de003a2810ddcc5">UploadWFM</a> (const <a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> *const *<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>, uint8_t <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>, size_t <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>, <a class="el" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a> <a class="el" href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> epIndex)</td></tr>
<tr class="separator:aca5222f70ee503928de003a2810ddcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdb47b68575d5e7d5e9fafe6574f3f47"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acdb47b68575d5e7d5e9fafe6574f3f47">SetInterfaceFreq</a> (double f_Tx_Hz, double f_Rx_Hz, double txPhase, double rxPhase, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> ch=0)</td></tr>
<tr class="memdesc:acdb47b68575d5e7d5e9fafe6574f3f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency.  <a href="#acdb47b68575d5e7d5e9fafe6574f3f47">More...</a><br /></td></tr>
<tr class="separator:acdb47b68575d5e7d5e9fafe6574f3f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2f6a2577174abb7f137d525e963eeb8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ad2f6a2577174abb7f137d525e963eeb8">SetInterfaceFreq</a> (double f_Tx_Hz, double f_Rx_Hz, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> ch=0)</td></tr>
<tr class="memdesc:ad2f6a2577174abb7f137d525e963eeb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency.  <a href="#ad2f6a2577174abb7f137d525e963eeb8">More...</a><br /></td></tr>
<tr class="separator:ad2f6a2577174abb7f137d525e963eeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364e9ef0225dfd09a180c622e2f01e37"><td class="memItemLeft" align="right" valign="top">double&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a364e9ef0225dfd09a180c622e2f01e37">DetectRefClk</a> (double fx3Clk=100e6)</td></tr>
<tr class="separator:a364e9ef0225dfd09a180c622e2f01e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:acbaf6c2d519b04e7e2409c58c3f26555"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#acbaf6c2d519b04e7e2409c58c3f26555">FPGAPacketPayload2Samples</a> (const uint8_t *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> bufLen, bool mimo, bool compressed, <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> **<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>)</td></tr>
<tr class="memdesc:acbaf6c2d519b04e7e2409c58c3f26555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parses <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> packet payload into samples.  <a href="#acbaf6c2d519b04e7e2409c58c3f26555">More...</a><br /></td></tr>
<tr class="separator:acbaf6c2d519b04e7e2409c58c3f26555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa382cea798f7648047f13c18a4fc965"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#aaa382cea798f7648047f13c18a4fc965">Samples2FPGAPacketPayload</a> (const <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> *const *<a class="el" href="../../d7/d92/rx__2ch_8m.html#a2fb40cd30885c423c71ec49523b86546">samples</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> samplesCount, bool mimo, bool compressed, uint8_t *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>)</td></tr>
<tr class="separator:aaa382cea798f7648047f13c18a4fc965"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:af8856c51c4459b540d1884e6373f0d56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a> (uint8_t pllIndex, double inputFreq, <a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a> *outputs, uint8_t clockCount)</td></tr>
<tr class="memdesc:af8856c51c4459b540d1884e6373f0d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures board <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> clocks.  <a href="#af8856c51c4459b540d1884e6373f0d56">More...</a><br /></td></tr>
<tr class="separator:af8856c51c4459b540d1884e6373f0d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ff9b848c90ef45d6788d0f1537a973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#ab3ff9b848c90ef45d6788d0f1537a973">SetDirectClocking</a> (<a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> clockIndex)</td></tr>
<tr class="separator:ab3ff9b848c90ef45d6788d0f1537a973"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a3f122b89459378fcf8e6808d2db6a5cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a></td></tr>
<tr class="separator:a3f122b89459378fcf8e6808d2db6a5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a673cc284c3b570e85ab0d5d5e16ca347"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a673cc284c3b570e85ab0d5d5e16ca347">ReadRawStreamData</a> (char *<a class="el" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, unsigned <a class="el" href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> epIndex, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> <a class="el" href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a>)</td></tr>
<tr class="separator:a673cc284c3b570e85ab0d5d5e16ca347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129bcde3c599a5adeaa5a24a998201ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcf/classlime_1_1FPGA.html#a129bcde3c599a5adeaa5a24a998201ef">SetPllClock</a> (<a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> clockIndex, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> nSteps, bool waitLock, uint16_t &amp;reg23val)</td></tr>
<tr class="separator:a129bcde3c599a5adeaa5a24a998201ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00017">17</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6b7ea8599689900811091f5a5a25ac44"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">lime::FPGA::FPGA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00021">21</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a3ebf6b032b292b0746bfb58b741b16"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual lime::FPGA::~FPGA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00022">22</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">chCount</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">format</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">sample_count</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">samples</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a364e9ef0225dfd09a180c622e2f01e37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">double lime::FPGA::DetectRefClk </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>fx3Clk</em> = <code>100e6</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00805">805</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dd/da4/Logger_8h_source.html#l00110">lime::debug()</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, and <a class="el" href="../../dd/da4/Logger_8h_source.html#l00102">lime::info()</a>.</p>

<p>Referenced by <a class="el" href="../../d7/d36/LmsGeneric_8cpp_source.html#l00013">lime::LMS7_Generic::LMS7_Generic()</a>, and <a class="el" href="../../dd/d51/LimeSDR__mini_8cpp_source.html#l00016">lime::LMS7_LimeSDR_mini::LMS7_LimeSDR_mini()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_cgraph.svg" width="100%" height="404"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a364e9ef0225dfd09a180c622e2f01e37_icgraph.svg" width="428" height="118"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="acbaf6c2d519b04e7e2409c58c3f26555"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::FPGAPacketPayload2Samples </td>
          <td>(</td>
          <td class="paramtype">const uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>bufLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>mimo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>compressed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> **&#160;</td>
          <td class="paramname"><em>samples</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Parses <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> packet payload into samples. </p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00427">427</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00018">lime::complex16_t::i</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, and <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00019">lime::complex16_t::q</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00780">lime::Streamer::ReceivePacketsLoop()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_acbaf6c2d519b04e7e2409c58c3f26555_icgraph.svg" width="100%" height="427"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="a201c06faccfb5265ccad9fdb387baa4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> * lime::FPGA::GetConnection </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00039">39</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00156">lime::Streamer::Streamer()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a201c06faccfb5265ccad9fdb387baa4d_icgraph.svg" width="412" height="38"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="a673cc284c3b570e85ab0d5d5e16ca347"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::ReadRawStreamData </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>epIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>timeout_ms</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#aaad1bc75afbc99d7e579f98cbab3bb3b">lime::FPGA_Mini</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00791">791</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a692bdb4efdacfd7cefcaf58ebe9ec3ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::ResetTimestamp </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00066">66</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d9/df5/Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00022">lime::SMPL_NR_CLR</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00233">lime::Streamer::GetHardwareTimestamp()</a>, and <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00520">lime::Streamer::UpdateThreads()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_cgraph.svg" width="496" height="38"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a692bdb4efdacfd7cefcaf58ebe9ec3ba_icgraph.svg" width="100%" height="427"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="aaa382cea798f7648047f13c18a4fc965"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::Samples2FPGAPacketPayload </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a> *const *&#160;</td>
          <td class="paramname"><em>samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>samplesCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>mimo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>compressed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00476">476</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00018">lime::complex16_t::i</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00019">lime::complex16_t::q</a>, and <a class="el" href="../../d6/dd8/tx_8m_source.html#l00008">src</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00637">lime::Streamer::TransmitPacketsLoop()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_aaa382cea798f7648047f13c18a4fc965_icgraph.svg" width="100%" height="427"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="a68a291f8d4f877e92f83c305465b7daf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> lime::FPGA::SetConnection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a> *&#160;</td>
          <td class="paramname"><em>conn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00034">34</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>Referenced by <a class="el" href="../../d7/d36/LmsGeneric_8cpp_source.html#l00013">lime::LMS7_Generic::LMS7_Generic()</a>, <a class="el" href="../../dd/d51/LimeSDR__mini_8cpp_source.html#l00016">lime::LMS7_LimeSDR_mini::LMS7_LimeSDR_mini()</a>, and <a class="el" href="../../df/d5c/qLimeSDR_8cpp_source.html#l00013">lime::LMS7_qLimeSDR::LMS7_qLimeSDR()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a68a291f8d4f877e92f83c305465b7daf_icgraph.svg" width="434" height="183"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab3ff9b848c90ef45d6788d0f1537a973"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetDirectClocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>clockIndex</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00405">405</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d9/df5/Logger_8cpp_source.html#l00048">lime::ReportError()</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_cgraph.svg" width="502" height="38"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_ab3ff9b848c90ef45d6788d0f1537a973_icgraph.svg" width="100%" height="366"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="acdb47b68575d5e7d5e9fafe6574f3f47"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetInterfaceFreq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Tx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Rx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>txPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>rxPhase</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>ch</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency. </p>

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#a5eda45a2c1e1d622b75a2a6aea63e797">lime::FPGA_Mini</a>, and <a class="el" href="../../d9/d58/classlime_1_1FPGA__Q.html#a9c91f2ff024e4df1d48fbca0b9fc9b22">lime::FPGA_Q</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00603">603</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00812">val</a>.</p>

<p>Referenced by <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l01644">lime::LMS7_Device::LoadConfig()</a>, <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l00638">lime::LMS7_Device::SetFPGAInterfaceFreq()</a>, <a class="el" href="../../dd/d51/LimeSDR__mini_8cpp_source.html#l00205">lime::LMS7_LimeSDR_mini::SetRate()</a>, <a class="el" href="../../df/d5c/qLimeSDR_8cpp_source.html#l00045">lime::LMS7_qLimeSDR::SetRate()</a>, and <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l01594">lime::LMS7_Device::Synchronize()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_acdb47b68575d5e7d5e9fafe6574f3f47_icgraph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad2f6a2577174abb7f137d525e963eeb8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetInterfaceFreq </td>
          <td>(</td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Tx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>f_Rx_Hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>ch</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> PLLs to LimeLight interface frequency. </p>

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#accf287398ba048ad7dd74a9e2ce15ae6">lime::FPGA_Mini</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00644">644</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">lime::FPGA::FPGA_PLL_clock::findPhase</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00812">val</a>.</p>

</div>
</div>
<a class="anchor" id="a129bcde3c599a5adeaa5a24a998201ef"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetPllClock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>clockIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>nSteps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>waitLock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t &amp;&#160;</td>
          <td class="paramname"><em>reg23val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00091">91</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00029">lime::PHCFG_MODE</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00028">lime::PHCFG_UPDN</a>, <a class="el" href="../../d9/df5/Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00016">t1</a>, and <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00017">t2</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_a129bcde3c599a5adeaa5a24a998201ef_cgraph.svg" width="464" height="38"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="af8856c51c4459b540d1884e6373f0d56"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::SetPllFrequency </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>pllIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>inputFreq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a> *&#160;</td>
          <td class="paramname"><em>clocks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>clockCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures board <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> clocks. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">serPort</td><td>communications port </td></tr>
    <tr><td class="paramname">pllIndex</td><td>index of <a class="el" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a> pll </td></tr>
    <tr><td class="paramname">clocks</td><td>list of clocks to configure </td></tr>
    <tr><td class="paramname">clocksCount</td><td>number of clocks to configure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0-success, other-failure </dd></dl>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">144</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00738">coef</a>, <a class="el" href="../../dd/da4/Logger_8h_source.html#l00110">lime::debug()</a>, <a class="el" href="../../d4/d20/basicRX_8cpp_source.html#l00018">error()</a>, <a class="el" href="../../dd/da4/Logger_8h_source.html#l00086">lime::error()</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00043">lime::FPGA::FPGA_PLL_clock::findPhase</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00647">freq</a>, <a class="el" href="../../d8/df2/LMSBoards_8h_source.html#l00064">lime::GetDeviceName()</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00041">lime::FPGA::FPGA_PLL_clock::index</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l00340">index</a>, <a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int()</a>, <a class="el" href="../../d8/df2/LMSBoards_8h_source.html#l00028">lime::LMS_DEV_LIMESDR_QPCIE</a>, <a class="el" href="../../d8/df2/LMSBoards_8h_source.html#l00012">lime::LMS_DEV_UNKNOWN</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00039">lime::FPGA::FPGA_PLL_clock::outFrequency</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00040">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00029">lime::PHCFG_MODE</a>, <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00028">lime::PHCFG_UPDN</a>, <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00044">lime::FPGA::FPGA_PLL_clock::rd_actualFrequency</a>, <a class="el" href="../../d9/df5/Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00016">t1</a>, and <a class="el" href="../../d4/d8f/pll__sweep_8cpp_source.html#l00017">t2</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00016">lime::FPGA_Mini::SetInterfaceFreq()</a>, and <a class="el" href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00016">lime::FPGA_Q::SetInterfaceFreq()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_cgraph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_af8856c51c4459b540d1884e6373f0d56_icgraph.svg" width="100%" height="404"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad04cb35a54c7eef0aacc9a1a019c4cfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::StartStreaming </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00044">44</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00017">lime::RX_EN</a>, and <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00281">lime::Streamer::AlignRxTSP()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00348">lime::Streamer::GetPhaseOffset()</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">lime::FPGA_Mini::ReadRawStreamData()</a>, and <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00520">lime::Streamer::UpdateThreads()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_ad04cb35a54c7eef0aacc9a1a019c4cfd_icgraph.svg" width="100%" height="524"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="acecc385c80d18f662c4ad5575c932456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::StopStreaming </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00055">55</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01178">status</a>, and <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00018">lime::TX_EN</a>.</p>

<p>Referenced by <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00458">lime::Streamer::AlignQuadrature()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00385">lime::Streamer::AlignRxRF()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00281">lime::Streamer::AlignRxTSP()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00233">lime::Streamer::GetHardwareTimestamp()</a>, <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00348">lime::Streamer::GetPhaseOffset()</a>, <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">lime::FPGA_Mini::ReadRawStreamData()</a>, and <a class="el" href="../../d3/d01/Streamer_8cpp_source.html#l00520">lime::Streamer::UpdateThreads()</a>.</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_acecc385c80d18f662c4ad5575c932456_icgraph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<a class="anchor" id="aca5222f70ee503928de003a2810ddcc5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a> lime::FPGA::UploadWFM </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../db/d82/wglew_8h.html#aeea6e3dfae3acf232096f57d2d57f084">void</a> *const *&#160;</td>
          <td class="paramname"><em>samples</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>chCount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>sample_count</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a>&#160;</td>
          <td class="paramname"><em>format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d82/wglew_8h.html#a500a82aecba06f4550f6849b8099ca21">int</a>&#160;</td>
          <td class="paramname"><em>epIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="../../d5/ddc/classlime_1_1FPGA__Mini.html#ac8037a854bd8b1e011d2bffa35f9c5dd">lime::FPGA_Mini</a>.</p>

<p>Definition at line <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html#l00510">510</a> of file <a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a>.</p>

<p>References <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01204">chCount</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00012">lime::FPGA_DataPacket::counter</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00013">lime::FPGA_DataPacket::data</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00018">lime::complex16_t::i</a>, <a class="el" href="../../d1/df4/rx_8m_source.html#l00020">i</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00019">lime::complex16_t::q</a>, <a class="el" href="../../d9/df5/Logger_8cpp_source.html#l00048">lime::ReportError()</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00011">lime::FPGA_DataPacket::reserved</a>, <a class="el" href="../../d5/d07/LimeSuite_8h_source.html#l01167">sample_count</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00022">lime::samples12InPkt</a>, <a class="el" href="../../d4/dbd/dataTypes_8h_source.html#l00023">lime::samples16InPkt</a>, <a class="el" href="../../d6/dd8/tx_8m_source.html#l00008">src</a>, and <a class="el" href="../../dd/da4/Logger_8h_source.html#l00094">lime::warning()</a>.</p>

<p>Referenced by <a class="el" href="../../d4/d65/lms7__device_8cpp_source.html#l01759">lime::LMS7_Device::UploadWFM()</a>.</p>

<p><div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_cgraph.svg" width="470" height="88"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</p>

<p><div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="../../db/dcf/classlime_1_1FPGA_aca5222f70ee503928de003a2810ddcc5_icgraph.svg" width="100%" height="378"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a3f122b89459378fcf8e6808d2db6a5cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* lime::FPGA::connection</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/dda/FPGA__common_8h_source.html#l00056">56</a> of file <a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a>.</p>

<p>Referenced by <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00161">lime::FPGA_Mini::ReadRawStreamData()</a>, and <a class="el" href="../../df/db8/FPGA__Mini_8cpp_source.html#l00057">lime::FPGA_Mini::SetInterfaceFreq()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../dc/dda/FPGA__common_8h_source.html">FPGA_common.h</a></li>
<li>/home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/<a class="el" href="../../dc/dc0/FPGA__common_8cpp_source.html">FPGA_common.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 19 2018 16:22:39 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
