Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot led_sim_behav --prj D:/Xilinx_workspace/led_lights/led_lights.sim/sim_1/behav/led_sim.prj work.led_sim work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/S_74LS138.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/ctc.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/clock_div.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx_workspace/led_lights/led_lights.srcs/sources_1/new/led_lights.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "D:/Xilinx_workspace/led_lights/led_lights.srcs/sim_1/new/led_sim.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.clock_div
Compiling module work.S_74LS138
Compiling module work.ctc
Compiling module work.led_lights
Compiling module work.led_sim
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot led_sim_behav
