// Seed: 921029790
module module_0;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output wand id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    output wire id_13,
    input wire id_14
);
  wire id_16;
  xor (id_0, id_10, id_11, id_14, id_16, id_4, id_5, id_7, id_9);
  module_0();
endmodule
module module_2 (
    input  tri1 id_0
    , id_6,
    output tri  id_1,
    output tri1 id_2,
    output wire id_3,
    output wor  id_4
);
  initial begin
    assume (1);
  end
  module_0();
endmodule
