-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Fri Jan 13 11:35:08 2017
-- Host        : txjs-130 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               e:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/ip/multiplier_35_1dsp_ip/multiplier_35_1dsp_ip_funcsim.vhdl
-- Design      : multiplier_35_1dsp_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045fbg676-3
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Kh/c/Bx5vhgRq6FzA0RUy8fBP9x+O9snut3nB5atWY3VT2CReReSRVGPo05fccgWVXcrJ9lfEi+A
ZcvaaqgfYNxtr5ZAWDNJ9/63/k/Md64E8kNxAhw54qiLrFMj0QHSHjHa/S2fLfyxu2ymrY9gHCZS
Egk0+gujmJLqDvAKro7twQMqDjO+LYpJ1Lh5RZhtpntUH8bV/hmK7riyFBlZ/m2afeOFuKZjYec8
S76ignPt9G5Yur3aayqvacy1p8qghMe1YWuprgOYH2pablY0n/l3lkHM9AXMDp640ssVYKMPdPSv
VJe88OWFUf0c7V4tYhpilZ57brvwE80Wv/2D9w==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gY/eMw+lM7o+tBl4OfR53T7vd3gxaKnaI4E/lWSr3cp5Nyr7Dbo7Wgs8b4CH1ek8ZCehw78vShKi
AebMt9gShfklA5m8oCZJhlLOiNtHNlV4uiAyO8+PEzPECoI911gQBri2IJ3ImJbWc/NTXMegdXbJ
BTTMhi8KSPgqCfGq6ojnIblYyRfVU4lc8M2QIobEBWY2uPE+4g8KbKfu+cb/wSwMhJDBb05fXCSb
OE3zbBarlQuDaDjF0WNfTu0ehiO1IjXCieAH0WFw6FgGZ5fcO/jPXy/awAsE2m3NccxLQkfcvapu
XF/dDwkt8x/6RIil+FokoTpfEVotAJr0JUNp4g==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6032)
`protect data_block
e6/vAXz8sMbooD42eYzRPhVgdeUNXbjyeaVbWjvrkpAgKzQIPr921a8IIapUExVBr5M/M0Cx1iTK
xaSF6QvH8Rzb7/mVegEIM70OxnY4KMSSjRMva76hK+ipKZYihjn4djrWASg1BU+gbq6dG3FJOPP3
XBJFka5siThsEY5LS+Zvds1+nM4PvbOntsG74f9fUq1ZiWi1fQq4t7S8eVnNJV84ynrVy3XLVpdp
DaKZrn2x3RjpBCKZwCJwxriE8sJzttopggLpAiX2Z2BDXYLwyscXnXe6PK5jxdXIJpuq42iO/Nqq
IpmKHfqD/mBWvwquPo54JS81/NAoncl4/eIsiMyKNp3DiHbw6x9Ql+uEsVYZwiwBvsUKGycI7ull
cZW5k3AxqMN+G3YkYL3gmc1wTJvlWfAVDi5JVfTjlKn2gFRAE/G33A0Af57zCrq6wITqo1/wtOaQ
W1WMOP4iui6vtLtOAoOX/dVb09V3OHKWydONjkSFuqPpTGClt4Anstind+W3xvKulERlGtfbgxFY
i1AYgOTsnhV+/5ZgqoRuqQj50lgHFV5V5Hv1IjGkHatDY2o6sFTqas2d2Hxzg1pMxfOmIYqndsGB
mW7tv+AjBI3W/W1Z/nrV+Suo3lS1wvK/Y0cwRIHK/RcOh2o+LL3LL3ZLUa0hY4JCb9qO89Lxwnv0
+Dh8ujen6ZvO6gVcNalPo13fRedEZS1MLKF8YMuqkwWsilsuBQZLyrMXFfPXjHx5XzoPrdJqtvW4
9wwdUNqkJG6n+frLJ+kZ8gF/uUUgBkhQNrS6AIlkeAFPY/87ryIerKaCZHLv4tuJbRa7FIDX3wqQ
M3DxuYqcMC4Y8FdC5VbMyZvp/9va29uKJISg3+6YWQgen5T+j4eqAujFKQ5+29mMYzT9sMcgzIOZ
zaIkWKFX/MBFp+cpcKpJquN68w7LHK5sNI9k7gJJ4sH9wvUJOaU0IdK78+hpUQ8p0IpwrSLh9mkh
DeZi4h/+LVMxIYKQOy3SSsdvoNEhq8vTNp//nOrToCOyKskuDXrqNowBqAOVnQigdpQpwsVra8GH
bBqDEbWfZKgpT6lEVvh5o/u4rE6wteVTJRL1VOxH5slB3ERnVQqw9LrgFjzxJ40IEIJJgY/ThLlt
krsxaRNBhfcUJ/ON5ILYCeLj3e4hsZUf5DnjUowwUUE6Db37wuClZ7tLOSCVJYgEWGcMkPFx3ZKq
S8BvQ8q8CfvE7gs1hn5tTEiNf0tUxZkEfxxwmSDa/zBnEYCsaxPfzdbvQSZ82iVHnY5H8L7IA3OB
vjW0PZU/m/Gm0cgnjr59ZZ6z8y9HotqBMQfCLOH6tHWqdgWrR8szkK5QHnA4T11ntYHGGUZZ8t1A
MERZgRT9izGLbZKDtqQHS7yNi6pZXZ1de22rdqWcLQADRyev6yB0wfYtMG0J1zApb4VW1G3kW2n9
hCLqEbjFd7/SqyZpmk9IwQA6acLotsvc85XIY5rm98ImoRHretNZH0KxFnuksAojpQCqgN6cBadY
jRt5FiQksTHV6VKZPOQO1E3uSwibsyXztbIeXcZI+jdjXDZPJlBwGTfo+xpd9MTfCRsIknYq75RJ
F2b2jQF9NE5uioSPlRScML4kTyiXi71mP1kekO0b61RmYJRrXvanheAXvZipSbKa+OBLHQ/HHEAz
DHN1+4XJtsyX97YefNF/BmOwXNioXzuAQcyVuhCAwixZfSYGZcOBJSZMoqDWJkGp7CveZA369lHm
C3cz58hTrKHCYXTtuZL1369IioBf4INmRY2jPMZRRKqrDtVNfDkRYtVuoIrvelsrkOfDx962ZSlX
+AHcr2U39S62kqSDxa7IAMj6BfwfhnsnHuEEpw4QTTJnNP5M8/JDZt+A9gDPJobDG0NRgiDblHIY
puwIn9pheofpghzEgMqdXPXahZmv14/ru7z8nN/ZxydyLxcasuGy/+aD/fnui78BmSWCIrzp0hrT
3dy/SCK/TB9itwSo8M8JaVYnLeGYQ2Z1Uq2tiw/oypdD/IyIkoVx9McR0R85Y9ZGeb1h4ePQ0s3W
CD702Vca4sD2giGW4cmFYqMdzeZx1SnvZTs0Jn+lmjd1JmlMZeu7ozpdQ4raUPR6NXaHFO+cbJnS
F08tMufqOrRK/YfI2IY2tpK1l6Q7lJ6Eba++lVurR2xg8aok89CMM/qrtZ3n6Nv646zF6vlLHmHJ
ifnHYT+L4BxvP0tP36hs3uzGfctbbeEbgDtsGr0MqHoUz91aBogYg9AJpPp1L/ulcaEKB2HKMcWA
lGndUB6bk2BhPrn6C7oiQyGoug6ftsxAAwbERvVhje08tHuzmU75yRqGVWZh0qZ/s1kaHFSQUny9
t2ZUgDA0WzcERZbIGRt3skiPcs0r945I6yubmUY2Fp1fd4Cy7R6I+zedbZyidNnIIJ1JLI7o5O6G
hqpdLoyh/dHBYft3I+VncxqwG3I5JxmoG3Sbw4P450CZcKOwWYCJIhO0nGUU7AjSMw24BZ5Jo0qC
3DaOAHTQcCLoAYVqwXHhKJBZ6zuGiNJ0VIs3FMgcL3UY1hyMBw+DdSuGR5Nv758HoLqQKNWursFg
sTe0dvUVlTeMAw5blZs/nNfihF/V+ikYbNyqgOr9JTKIBtcghG51R+i9bJmMlv7RHAQPYH6kuRLB
cqrfbiveB/6be1XcUEdoCAfck+eekkkUwCYy7ucDq612QIV3fAp1b1mat8DvCDdOUd5sl+q3PcS4
DaBmM19o7qH4K/+slk+yClT5ULx5KkCbgmX26hUtQ4yoTTNIicEOtimX3q+rASrW2w1Jz6GX/Ywr
GcA/QrTOI+4J0TC2kewGkz3REAlW8Jiz6hBVQ+sXKqJ2n9Bkapfeo/ATnR35OA7zQkSczkrLZgDe
PolJI5UG/HGFJgBzNbuNX5cG7/JNZVHyOXOOYytLVySTN6v+O2yObuGHbFTQLCO7AZbzp3+gPdYp
P85DsqXQoaFaXT4mrLQJM7dvNplEQ2NqJW+xPE/r4cZ5utKakKpk0TvYeiUDuLV9PKRkGks/DMBV
Nqcqo9EG8T7mVQArAn0HJe4+V3QrVlbOoTk9axXibp+rs6o5VOlkl7FMlIpCjXGnqpcmgaJvAFbn
zsM4vcVsxgia4RUuulQNxK70ulBTfmEwX65/K5azNApnoTjpLyDqHw6cQ/RGXOhgmDx+zKyo8Dbb
LY5bzbT8HpK/Jt2huuEdxcrPTuPeNGRXWuJHYqOmAhWL6Qs1y58b7yMnNDRs3qdKdO8AhRYJ0J1d
b2yxJY3Bk5h0ONnXx0VBpGC3xT2z6WzXrCQOrpV1TLVwOWSuY4A/G+Ps7O7jN7zXhcmCTy/kfP4/
tBxurZw4Mef5pnwz4M0FJI32RZaD9gjlf/Zx565jseFlWuBAse+SrPwFH/DF1AdL8zHRGyZyL0pI
xxKGQCXIL1zYwjT1EcSsQ6UvLVwgs85XGlV3Q+6ObAVc6LBbOgEYIwZRZBVC3uHif/LST9LchgcP
EC0HQelHIqKbIrVnpuY6xjXXVpc4kQS+tKixr7r/HfOCcQaiJ0AN3hFgIIHhgfk0wwAjQiynyNBb
FJJbJMLkCL+5bC7G3LiIu9MIM0wiUpBp3mHUEJ6av2HQ6OCYqtJACc9/Ni9+rJxaPytV31QXJXin
Uee0NZGCucNT8HDEmjHK0k1ZC77BCumGzcQBvfRqzdaWLhL7F8dZPjKaDOuP32uN+6IXCFzZdvmd
CC+efdDC5tgrAyyGQ6PO8dJ5K1ZEfhuSe+XXabVz/79hxf+JZTiVCQDrOO+Z9n1YvRkeLIsAP4y1
80ZQGzQzsc7PYVc0HlV5Zpa63OYHUF0WUXKUyxTVGCouQQAUqKlG5EViR3xidCCHWHSnmgUeE0Qw
OXIVc1bzhmw9KTVbB+atMEz2+m30KFK30D3XMPGnX5396rtG8wqqxbxbbSVSTA8UN2qEKC+homWr
JLQ2yDNzgO6JqikTABBpUMkil0yeVgGH4i13TYPg55IaGPjlB+SInL9z37p5kuN83CUgNvy02c10
sjcldWN1bbLjBpeFYb7UGD+6FASrwTdZVZt7WXteMqWT1SXl4/25TfbuoT8ohqSE8+FzccsHW3eA
7104bMRyqAkqXHctuNOG+4CYbXwG2JtcVgRAwZUFQ/okv7a/CgEL45GYc5MdOt7GYJfYlL4qXRTO
SI6MOZrun/o7XTUlqiQj4XUuteLUWKu5mQJ7RQqM3p+260bi3KlBMdyaogKfUzKkoP/qoaETq2h+
TXTd9F5WcpufyWESsiVfqWp+XETnqQyQj1VfXJf/swPIUYNSiupXSrtXxLAEjc33iZIsAT1MUF4l
MFb+tITL8EGs7ERyRf6MZciLmrTZYpnkw+l79eLG3SqquKNCYYn4GegqvZ1NYVlzEJfWwxErve0J
xor+nkYdD9dsGhJ0s2pibvOLmbFYgxn06dLYFwTo3VkXIr78DgrTclOrhIq1mwkAEzfpD0pxY72y
1ilQ+9EVWFj6eb8ctpDXjJFEkTOk0Cl1qR368Ic8bjuEu79EGbpaPkrh12EJjDtm4z4dLkgb2oqK
pGYVX9faYK+fmTD3texaSENWErICnF03OGVOF41MTcb4TXD8mcAL41du185Qr9m35FQPzQLhfRWE
dQkOnCRNw/OghaVzpjTLyMPVo822X8AaVI/kk21D+8wj/d++k0bd57NvPUMwd+G9jcbl3a9AtRl6
i+N4cWI+K/D271pwvt/Lpk2jG0XV6BZ1YkmMVcl/WroDawS5OAWW+BNB1MMd469939Xa/ZmuGuZf
H0gC03qSkeHwlCH35KQjlwHXO53kG6ihaVFaM31QHW5W3IqT/p4GsICAHtmvYS3ywE9Y5fwUQWpp
y5Xjn0uPzvR+zBWuDjZnm88zNz/nni9DySOM/QhbuOyrAnMoGARtkG88SLqVzS+cc9Vcwt8d3lGf
tKA5aZVyL0gzKkvo/9a8rKTKORZYG0HPcVNPfu2KpHDBY0V9GJjcXfX0SrDf3sZTbwVGXQF2mAfq
0sK8Tkjh8bLmRe+pElHylqGO8DTH3J6l2GFuE+O+MviTTxj05k2JhybVp9HhIOppfJ7yKz9iU5ky
FGXyO58Y5XPhd2l5BBZwRS44IIAm3LF6f30KyxH049fWxGpSatwMdSSvSIJUw9gVPd1ttnrBed4P
YKGCUh+6+iG2UgIZ+INZCI5sCcP3Ztn/Sjzf/UzXuTd3mTO9Cih3Oy8xslS8acYFW+WZm4PVpsNd
y8FgoDMDbNIoBGQzRK5E6bjDVtIJxVaMhTiv2tj5YWt9SX6sNfoniJfxK4jnBuvC/EJUYynQitnd
YiEB1bdlJZfztlopX61Ai/7TxCSGcRznrfnpo6MA7E6O0QBk6nSK5zvx2t3qCB8IQvZYYRRfA87m
ZzbaSbfXB/oOhO/L9gAWbW+Lw22s4g8tBZG95f5fAbkutYOowoSbjm+OvBYb2I5i9hx6Yj3iayTH
w0v5OVBuhzuRDonRG8Jqza5OEdBkZMnViYTKatd3lEgpRS9r2JdnP37yk7zTjJ+cp1PaaVm5GH4d
51vtjYsDgKg7fVkgqju9je6IMwQ9uxsI0FLDlYvMm/leLeBlP7DLu0e7uJL4EkjE0B7A8SaFmh0K
xifBdXYNphjnUsdZlYceT3YHqu3P7bRxUWpvlsiy8WaJcUVejk7hDXPvgX7MI4tuZbD6COeoCpIo
jJbyzR9faiRiJg4S1TDjTx+kSYx/71vwRzvBvnyy1QcLohpKkqfHW5xs47MG9GJ4bTj4jqPlFOl2
8R70kt9RCmyucvVdbgcRkdz2ooilPUnxkLqt+R4pWO0QEmp2Ro0eYpfYA5BukkF4c77lIu2h0uPe
e2l+T/HUwCXiHzH29KO0VE/g69SiNgmpGusSnPcoonk6wbeNPEwGBq8D4nVYss79M5QRok2YESvC
UkOhwie1Um6PGRKp/rGiaCKgzBmOBpA5g4c3nltV4U5xlziG1cbqnVFzr3aufUJadQTBIi3iPndP
EaTa0DzJiu8SZfxtjsT7FJNsTUKwQIxOX/7be05Q+K1nnsHSHOQ1e4tGfwCSwfaFwwAE3wcfBWIh
8IP39j2EoECATriOqVXj8716+YJfVdg59Fe4AKqF6lKF3mL+Z0rOS8ZMf29z50ZkM46VQ3d7a2RP
2+vVDcYhwNfUeqbG+93F/KEDm3iziM6CRWrqqNF+bQktz24wuQUjSynCuKrZSizZT49PSuPPm7sr
Ak3tz1Zp3lDz72sIl3oPbk1/wu6LtxBa+fLfMfdq9fOxNeFhnyoY3lhbq1QYM1OaGTYHslYymtwi
6e+mVh6KP2EsocwRrVM/Qcpdqe1ugKovMjoXcbNfMWsjvRxsZcSn+NUGl0YLlBMBD7csy01mtp1X
HS1NffOiTVvCCHuR22bs87hWM0GyQKUAkUIkQt2LOJYOflhyUgHgZaO0II6IXNlPdUmSP2U9yETe
Q2Pb09/dFL0lLqlz+CAsFJfdkYz9WNKTB0dJ/SDYAsebFs/zgnYI66wl02ghTtX2sp+yCD+JEKxW
Z7Le+LfCW/0FdCK6+IY7PgjxYR0PgEJI6DUwkBt7a3ct2lMVyVe1aWGuJsSGMEuXxTV71dxwPCkn
ANOt7bVQRqvXtvk57EjnEL/W1BgBb/cr2oX5XfwuJho3rYLvWE3V/xe10kQnnDrRdF5U8G2/6Ull
sglshXrqst1vWX3utnI7oXCnA3Sf4O+beSaCxCh1Csd4EL9fXf9YoXNhHzKl4aJQSK+EnChhq67R
u8NjFSVaXnHPtSFb1LrNl7Bk2TNwmybcsR0lMc/nuaoIyE7p5afTtetb34B0Z1xUqyZ4z13PNjPO
q3eQAquYMcwFYdcvSPGSkjeAX8h74dQ9lcGOVPXCNMANtVkCqGUT0pJj0b4cEEgvDdKlxfLKAuT/
lo253x75lUBNMJ1XyTtTFBHdbfA78HQ/rXxDk1cKq0NOw28NTIqNb7m/83F0SetSZW0SbVJ6b0Km
NF+LqyjKNl1l9u4rdoC9zzqkdpvM6qB3UnvVDzSIhSNo5ig7+9hL2nO+cxS+t8oZV6x6BlvQhPSJ
2d3NvxDd0/+tnJMToV0N4nlI1ImmslxX1RAkdB8XDIGVeO405uD5wZd2cXtXPMaOiLHWLaBdwOjN
k36k5NxhNzy4tBajc9LH05INntWImqyT8iTr/0/YtzhGNsMOmRordL+LKKE6b6qLNA24+gG8u/JL
MY+ErgVeu6OkX2Fx1Okpf6ywdvr/4O5iNMHfosM1D5i6SNbUN3N43KxwshLWZwgbjhBUpPJec0sX
CC7GJ+0E80m6SvbaL3zLhpWiqeo+PQUJmey/3FTQbIujyfE7FXLABRBDIBZI6B86YlQHkbkEaBqF
VBok7sV40o8DQ9a3FVtjWtg6USt9WxOGkOwMri9XOqqnKjlhR8/U22Egfg0z3PIjkSdrDryuCcrO
Az7q82c0yJKmSNAdG5464MgWg2cf5gRMMf5AEkpMDqiBHG0zvMiYxPLN6X95oGEMYE61qIykBjuY
etpCkTvSLK4DO0DRVAP/Sow/YOYFQ1FEdz0ShjSg4xFFnKHQz5JmcJq0fcDLHD5Hd4HdsdWgwZvH
px1/MH/pF7HMfQLGMiUDwWqidxhvf8DD66YpBvjXgs6rCeZJ6/BYTP+WDMWy7019HbrkhWJdFmIN
uplmJfdOY0hDp1YASgt22HJRN7weBf8s4Gc/CfnJ+VoajIQP5XobTd8DWJrw4UyO07g1tIz/KRJd
Q09iNKd4S/Vr62nwH9oAy++wXzDFSr5eLaI5svFQ46kGA8beuswRWXJx8lwhZ6w2ReeHiqGNkXIy
1ugfL686EO/eCmhMhboD+8qu7ikwcicEt6uUWEA1TMEXbiHr8cP/qLgO7BfwyNlXf2Ux0+26Exyi
4hBSDWMv9HCNl8Ekli+WLNy3DYrap535+8OZ9OpYWSGPNmM763PR35dReiTbQgWTm+91Lh8Euvg8
+unX8Hr6KeEI7vS3LLVz4E2PXwL3DlvkKY9cVXJ/GAV5yNv1eXe6BXsHRu/hERE=
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
TYC2a98Y1yysY91l546ob+IXQg6fiMRAm6syn2FqZ8C4J00TJH9s9pBK99lKAlmxD58wDHg2XKOB
4+D4sI/OnA==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
IYo4LY638jReFPtBZA8oIrfMNP47X7knj8vR4HmvueYKSZWAAwFtiSPbhdiHrQdj/Jr2MVzYEcfd
vRsRxe3v7ynxxUMH5timX7mlzx07A/AyIO+uhqGDAbSyVKFJ3Gken+AeMGyZtQm6kssqDVNq8+FO
qY6FIJeeOJAkf6HKLQ4=


`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
fCKxKqpijP/7rpIjfkXBt9viSVW6GhZmaQb8SCQ2AOAPWdxNwyVH+kSJghpmUfV3WyKheuuDbIua
PCbiAqbP4Q1WffU+QdbKAV1MD11yHylQagVgeUsl1HbG1U2WlOD/Yfj48ksMn+llZDhZ2W8YLK6x
awmnT/y8PZrICy2D9+0a7TpZScZ+8g8rmgNvFJdoTmUW1rYs4TG5y6IkW6i7e7EWh6lY1/xXJVvc
suiWg5Gywy9NNWPJVgvTTj+QlsXTKD7aniyg/Wf5EByN0lEizV5utPNRLxORI1T5AH2PLQxwTnAb
CpRxZb+Ymkw3M4mCSn+rnWWQQBJNZ40mqgAs2Q==


`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
CdJL3sB+6k2qfKx5AIlvhCqnCiYX0XkkBTKRNyzFcWV1F9+uS+QEiM7C+8DTOsm+fS98iciviKiK
3d0IwMUKnQnjT9PPYtCdkpcD/XLOFsBAPIYR9jt+ubCrOFBXRAViIZf3mMIeydWehrRxX0z9azPn
met3gl41ccDQOhZacM4=


`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Joy/Zu48hyfOuMcFFUFc9UX77pQ/evKtrfBnlX022U+1AY594DoKNkUlYrXk7xS6/ZR6OI3xkmlo
PoXSY7UY5SpLjztMrPQkKdQJcwNonE05xLJDWTeI3ydFZw73Pma4oypwaIleDBnnXtiw0KxzaXr9
X1OrDRrFCkO3cKBy9567w6E1Bj4tKgcZkLaT74LaC43otaBprzCmC3qfMzgptdOb8ZpoXa1Ndito
Z96ueEadkxFzAj/pubMwLGv/ZVI2s/THLgYf1NRowC9HKXaFngSCso+vhsMW7j1PDrwBFAQopepK
auZlkKb6gBUD1HQXwwpr5R0j4cXE6xCTecFqIg==


`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-PREC-RSA", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
Kh/c/Bx5vhgRq6FzA0RUy8fBP9x+O9snut3nB5atWY3VT2CReReSRVGPo05fccgWVXcrJ9lfEi+A
ZcvaaqgfYNxtr5ZAWDNJ9/63/k/Md64E8kNxAhw54qiLrFMj0QHSHjHa/S2fLfyxu2ymrY9gHCZS
Egk0+gujmJLqDvAKro7twQMqDjO+LYpJ1Lh5RZhtpntUH8bV/hmK7riyFBlZ/m2afeOFuKZjYec8
S76ignPt9G5Yur3aayqvacy1p8qghMe1YWuprgOYH2pablY0n/l3lkHM9AXMDp640ssVYKMPdPSv
VJe88OWFUf0c7V4tYhpilZ57brvwE80Wv/2D9w==


`protect key_keyowner = "Synplicity", key_keyname= "SYNP05_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
gY/eMw+lM7o+tBl4OfR53T7vd3gxaKnaI4E/lWSr3cp5Nyr7Dbo7Wgs8b4CH1ek8ZCehw78vShKi
AebMt9gShfklA5m8oCZJhlLOiNtHNlV4uiAyO8+PEzPECoI911gQBri2IJ3ImJbWc/NTXMegdXbJ
BTTMhi8KSPgqCfGq6ojnIblYyRfVU4lc8M2QIobEBWY2uPE+4g8KbKfu+cb/wSwMhJDBb05fXCSb
OE3zbBarlQuDaDjF0WNfTu0ehiO1IjXCieAH0WFw6FgGZ5fcO/jPXy/awAsE2m3NccxLQkfcvapu
XF/dDwkt8x/6RIil+FokoTpfEVotAJr0JUNp4g==


`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 11456)
`protect data_block
e6/vAXz8sMbooD42eYzRPhVgdeUNXbjyeaVbWjvrkpAgKzQIPr921a8IIapUExVBr5M/M0Cx1iTK
xaSF6QvH8Rzb7/mVegEIM70OxnY4KMSSjRMva76hK+ipKZYihjn4djrWASg1BU+gbq6dG3FJOPP3
XBJFka5siThsEY5LS+ZhSMUGmBJSX28vni8PjCcoouZu3lBcZaauug41j4ORalxJiBIW/uxqbs2+
EmoT5GGVl0oBW7GZYIgeDuotCkCfvVVvVEKOS3+dKaTwLuw9Aqx2RkiO24DSYALQVe2ZzzbHwPw+
plH0xcs3fX6ch6pPvflSMWr9CpG+gna9mWQfp5G+PjqfVvkUv48iYHpHLuZpEN07TZhaxdhPyXom
qGGbEJd8Y4k+W2qmJwJ9xmVXOIYPzfMu8Y3DN9p/CUbOBNv5bt+iRpn1vN7uRTBlmKWOXzfGaFfe
qneDCHbnrafYJdgJfxUp+Ys7Yfo7VrGN1GiPnCR6OzZZL/CjYgR5LeAd5UPnRBSWdDBVvA7pPUJB
RYJlhqMcyzYReIXLjQFXVhOXBhtZDMFVEaJ5tuNW57zl/vxTMCHl2Wjtd+i1HkxMsjGubTWHfj3r
6ec92wHlTaM/uKvmmNiKFIZYuTDr1i+fnKzh0YljDSRYtaIx+mEldVnDpizlo6Wi4fMry/oY6Z6d
nd25OygmCurotPRto2i8bNLlGRWNeu7rh9O9uNL3Aq82Dc5mLCH8OE/azSZdf1MWO0NYz2tt8RwJ
Skan7UdH+jZfSHYSE2lA5MQLdTEYzEM+fHAj+1y9J8Tp+0cZjcDfw61CPajj586Y/B0Ikh2VYv07
QF1d61to+qNpuV0I1NuI89GoydCGMaHSyzLdRbNBERTK3JJKQsjeFEsICsIHSnyLmNZ8BKtTVN1d
bO6RMpqClwEu5g9Hye9FVCAnDE6HdXcAZeHK5JlXypNidM1f6lM7hvy1N68E2TA6VTCbRpi5hLBY
mqDSDts+RigZKW/MQAt9Go+hCJ5Pkd4QqGulmk6RHXrLuqKNo0kEBdTOMhkDlUpLFwSUYZz97a/d
qgSvosnxsIMHF5xf75w0C/EnBDhwOqf5Y9ztKOFF1ddgwqUprSpNDGEoJxS9tFTJ22KrrlXHDR8D
RhX8YU4RRhwt3HbVjZNTwityB2Y0O3Jx9zE7oT0vBMNgxWcRa9nUTk1oGkpYFjddbrS4QgIT5Ckr
P1E61vo7F+19QCm+ox2U7/11au8eguC4joUkIXdG5oLXNuv3wXh/BNpWFxfqqSmkZYyln0x2Gky8
256t+zD0pyHilEPeOPSGtU1uxNT4neEg0RXvLgCAvDlVXZ86awnuYj0U47ZEKSmpj2uaLKPNwrQc
C1tRKlFk+tOUWphOAWGMB/G6dURAMP+x/HGfcAfAjIfiuAT5phbtZ8JM0PfFZVTnxBzbErPKpPR7
R2Fzc4WrQoxbQjpC2tmvXZZq7F5RqNeO8NEtgJ1TTvvaSh449K5vIdXt7VNbgHxDdVd1xAvpyi9M
rGuq78NqMRnhI9vkKOzr7YXYfRr6RISRWwI+a0Q1H/h4l8ujo3QS3EHQM4H5ZnCV63Zk6L3X8meA
Me0YfTLzLWY/ioytn9wetOiDCpp141VrLtDbARCOsxfC8DeRkOgF7EZ2ISUdJZNhvXZYCVDBfEYE
XxFz0NNNDrR6R1Qd8nEEAn497JmgB/DU86rR5iJwWRYYX/jtWxS3KZBglClsF/BroY2kzKX5Y5DT
idbRXLOUDaTc0vxlx6l+KFEegB0CPR1ChmvGoPCSHBxHFi+3YtXRUutfu2h03hqiZZGCAYyjFwrG
kqiUFiPIx25hfohYHs/eqHo4ia8SoEhuXvBsD7UbfkuCL8unejh0fYyGsBadragONWtTonGgP63V
e7l8mhQfmBOrM7jTGO3vAfhr+3QoEfoNtgj3ky8AuzQCl4nwvPGgjEWuZOjzrI3Co4lU2Ny6ey8C
Xw6gUGR8f5oLXeyn+FRL0qRapH5K2JSePESigaj0kzjM8lGVA3z4H1ZTudg91uxGgmDnTNtqXtlN
r8PBeUSueH7DxPSGjXDr0CY+otMW5yp/GMGhn8/1P7pcCq7utmHhQn7GNvmiRNJ5SeRsst0TJSOv
zOLvI87RXRGXxI635q5tFIsPUAmBlvBjkXKLguWwHbXhSHoxk4inaBAzs21ehU+EG8PyXhS63G4v
a4xWV+wqKygfQ9V3kaZsRdm7i1xBBaLEIuHcwSk/RhEXL85mdcUJqqT5Q/GTrxTbRUCunmKYC5Ef
760f+PgDpv4HD5CVkutt0FimT1BiCz6dpCRHqVp5ZOAjTl4MndXvlxa9o6r+MJWgf5HL/nzry3tK
aQWIJgQ7h/kcXfrqIpEMLOe4Ks4AQNakYGgsMg6f2p8Aq86kloNeyi6G8Ge4HSemT3zOV8QirlpE
Opy2RN+oKwUSvtFPaaLuYYalDbq7MVqlmOhZRCrukO9MXgi/Y5v58imYJaCjqeHodPS28SGna3yo
6lAXc6KodfeyYr8aVYYZb1wUa1LwVwvj+9LSW3frZPpjlUnpy8q4XN9rk0g4lF4VMCZ5I/fuC+hl
baDDsEDiqbWhz1Y/jm+V5Z/PYa7vTuO+c3zwmjZOP7aEZRCc8ip/LaAS0Q5EOmDEcUBKSQunKmtv
IUbr7/eheWU5XyQI9m/bWeZ1S4Ohc+YwE0kJiQxT+wpzPKewqQqiFnwRZdBGKHnKDow/tddc6xCB
mi0367ylq3KndSx5ZTRWOLQeS/LKmKmVhH1Qz/djQIInH46qMU4yAcK1sYLXkf7YCYvfrbistSFO
VIxhSZYzj2g1oWduvRDorOO8YmkPHlPVopPn4KFDGS5HQ/b3CVI50h/U/t8C5sCLc66AuJ4dJAWI
LHkrkIcpNOW6DamsjpCWapg4NVjwKSj/YRiyFPG5f1ZRYmqas7imzQN8bsygRuakOppU3F9rOlCZ
o5334a5GAPULasJsNsR1a5zkev3a2WXOChwaVJjwxrcrtGd/gtOh/kP7wahR8IS9OiDXW9c5rxoX
4oJne5ALQ4SLucB1LNLxmIaIQz0xDnwJ1WAI7krvIrZb2jE5JTu6i1rVesIOfsBU6ir7kdjw0F7z
NCxGbsfR1xxsS8AouCaumg3Nag71r0WCNNONd9m1W4WuVEGA5L/LKz+eoo92ir6Y8AvejW9GkGoe
7MHBeYpKowZ/fgHVrto1/sHOeuKmtmM4NeWiz5kr4Zjjbq4/0JRebopZFW0mxGcIwpNiBSfN48oT
7NdDhp2Ow8E2h7D9XR5LGdoNvdGwxoFHrQ9L2KE1eQjRECF3Re2DU6Sj6e66irpqJa+wDrw4dkG7
P+gp89msKHkPWMRfr2G8UN43IMGCzM8BZQQ1msDTwBq7FrviiGaxZiIk6f554VEeeEJM1SvVji/y
JG6E2FEPj84CclBi2Ne1zHRW94KuoApAPokwIkVaLaw0dMphkWgTKZe2lmx8VYul8/Z+wGLgXKua
UelEeS7NR7N//znzw5F8NQctL4/CY51NyH2VILcAC4s8p9Tij/THQohA/7HTMA+K74iJIsJV7jLM
/zZ4waBCBm4/l3oPhMMIsDMjWaw62NVDZCybQQsQH0AxwDhcBx7cOYn5+w66yCswv+1jgehDcnZ/
UMqAHffc/IefLCELNfoxE9/LsOlity+1yozg2K5LEIco0AjYFAZK+rm2MvBR+5hETgGFfJ5Ayx5+
kEvMCA4tYMZsJxvJS4x3Z1tEmJFl02oN/+029ujvU+uE7nBQSMF8tjy71+v7Cz6V/8krUuvcSkHV
oycI5H1ED0wQb9t5ZDW9RjH8RuYT+yMD7Ca0wbD2V+2smeSTzgET5am/XIgt7Wy6Rj/KDTfS7lmm
ve0r3zQe0MarIHJrG37FpYvunKNU5c1dIIJ/cFkriibCTChbAClcS0W6kRFEhdb4b8cqSuRgt9aH
Tkd4qKaTxTFmnRf5rwFx5UpF3MywJf3mXp/VW1o6prV1XygWIHnGr1UanrHbBUwiCk73IV2mm1BI
jDEtbiR33NVvshxlHg6Xekt63cQWNj7fL8/HmmvqwdEWEP4HjuQBjQX5ajiQtM+EbqHrck+8WUvc
XmyzvnblhqkgidtTkIhFu9HBCSoneQSWkNsrj/ieh2evnIwfqplEB4FQNdnbeEPrICeSHfOo+jFP
t+8Gvgzf4mJSfJ0xLoEEi0SpIVcjEByvO0iAUHmOMPtEVQgk0PvkOfcwVVz65oJjrRXx2i6qWvIo
ZF3cv12nuS25eK/Vd5M7Wgw+kGFzRSGIph4MpSOFGiyHiGmzv4X9E+29SJJVNGfqIhv6UJwiiU0r
XM+AF/G+MAgKyHATj7z1VfhbyUlQKVNynKzC5CQGglRiXiMDyH9E0RiWb6PkbAh15LvELkZ4oq3O
iuzXG0JvEG96QEhS8Iq8uHOMLxbfQ5daGCaGUqOmMh/fAjCxNwpLgVHmYd3piM6C0JtMEyHI47xj
WGFuX1CCxQ+kdZ3qoy263p6/H4bF6adSCrexFJ556faC+e1xf4cGgDlyVPu3JjtgmRy+9XlD+vrS
cT673/idbGMdv6mH5L8egVBp2t5yrmH9gjYvqtzqVAHOeCUeguL7kH1Dg0u/Ns+lUkWkZ3bYwcHE
UGc16guU4odnFs94b5ANPEN/s3JEs6JfR6S2U7oN30SdGhymx7pPIizJ0Pyz6MH+6QPvq6EYRcam
bwTDX4h6tDCQf2wg2bBhbMpM5w6UsQn7jyFy9EZERYZ/CaYzR+RLVC5aueAFbkuUxzEIFRtZjggo
bdIBcththAdDhRQfFtWdZojWhTCmPVVlCXPxRq+9HmZvaQ5kunUs5QKnEra5PYv3FItWVNEyEgsv
AqB2laOWQoGkTshtryCBxoMhKECPtj2Oe/VgZzIU9eIUFO6DKFsfUSUirryUivHEZCqR4qRmNShy
gEdaP/WTh+c7gntC4mKX0n1hhWoiv9+k26A53Xr0RLZT6QBpkhUvj191zoGwgdmPiZitGJWb9u9R
oB2wNr6mTLkuupsqRxqld3iod82o/yn8+pEU189L+mMpvs8Db58qSJx8SQG8AZ1ZfAz9Rz7zijcr
KW6vbApEaZ6i+OZZ9TA8FRjS19GLxFcRMu7+bRK5kiFtfWScpjSEf2w3mhusEXMUp0Bs2DFYHuyA
2uhzqcnlDxb6JKLY9OsG1xOsX7THDMdJgPVGnpeXHxiYFMedbyN7OpZy3GZHnCoxbfk2ZuSQIaJo
80HauxnVGziuUcRbFdizN5t6FwSjTebyJRt1S8RyE6RiLx3vb9la2x1Q7FOzsNzEF7ODs8ixdYBw
P4GbQcE9WJkqidGi7gS7GyUSvkDuuoO3sBEYtWADY646sblXwC7T8az3D43fShkwPnuEVvzUNAie
OMRfzHuutwaQkXHC2F9wzVNTzJS9EzwMFXCIeZVCgOkT0a2LjDzTpHEk5geUJnXD+GJa03ZSaRCC
8jnAwDB6srYiGUEljxWLQiAjfJjHeMuyTHAKIUcPq1f89de29CYrelp9VVx80Uox4t8YhK4HlXBl
NK/KV7/GK93NKaboLxoVom7Y0blqlfy92gEcuow11Y3N6BBY51xzozU7X/03u/2+l3cKXp7nJ40U
srfC0uwqzjeFrpjBt4BlMLqVAZOuC66Crg+Fzl1qpZosDxqcCJCjINR67+dyP5cVjgkwxdIJnZyu
bVtIw2CHrHieBoHrbP+j7NOAAyoFm0LxRrJOsEOkp2rXkO0qhml2Oi8gP12YnKQoWJVJS2VWAbYP
TmmSH9IAStz4pANJkZNVTl3WYNHnA06UrEhHQq/FOAzAtN5uuTJnKm7Bae3xQIsso++iZ+qjme2e
jOaQmiAX+VdOP4LqnSdGM4h9jHIFrNfySpikwbg8YWbCFj0JtEXfZMuazAtRHHz/CsOkHRiv26CE
NrQMOu8jf4oypPc26T6cMKtu+CDkyZUe+nkDuRuzWhPDUPciJtMcAe43MZtRmR9OPj8Kz6ln1kgO
KJIP/CaAvYmCBinl62THhEz84k2/jGlWmy/QcZyVWnunlYM3CUmpEKJDzBl/qmRkmxNHFE72Xy7v
7wQEEuM9iKuYI2Rxi0vmHdMt22VWNhXi72RbC5U6O0IQSVCKLqUvVoajMgJuF6R3LFuLekxiWQEW
EqtJKc5RvrTt50H6srOjuQxwGyYo7/PBeQepPAZiS6MuYEm/96Vr+IfMwLzp1RKth9dI1IC5GG32
N6NjVNSFXd+6sEA+D9+fxOat7T8oP5AFSTcRuBQRzoG1zTacOVJlj/hD4kbPDa5EWbz+GhMHEQHF
xIBiE2QDAaRLtSZpbLS7mYKWS5VehBc0K6y0+PVVqhlYokbABUk3mNhp+fNcn3olvQjXJyVZRbkj
fKcjFAvpe5//SFcbtp/AQWpIRbtG31s47ZB/72/v9hDc8BY5KM4/YEwncGpnAuczw+S3y1Dkkn/f
1wD8eHpbNpPxaSRXXAyWxqO4kKRpL+Af3nFt2/bFg+Pzklp344kaBnNLPBZblohhLkDEVwJcv/Y/
2paxjdT8GG7AGLfHNXQF0XnvzZFYRfc92tMwXiED5bahmpjowxM7ihWvflg0sDi8TCh8tztR2kBA
s7eTYJpsBU9rOi+YsZnlLPgCSyr+ZzF65D4lmucShxRxUaIOklJ8S6nRWB/6BmbLgeit558Rkh9q
zB2oN1JkLn+QeQgt+Kx/Xn46N4JXLhJSTVYvyvWJn8o82ljZ1253crKh6FCy6XGoxTgYPnBFzU+/
/Fcn2eA2fBWWO92KYrPH780194Yy3sPJ/+/xSIuGyAWb7tjEbCr+HosEkzgtyfTceqG3k9UPR85H
g9A8hdkIxtxUwyyhRzC6tmrzf9Nbt8UEvMyeIo3dbSxV6eKd0hjzNs5Ye5TZknbWLZnOawm5/2XO
TYJciPhIo6RbWVEM9vIZpH5hssM83HSy0rj91uvSVO5RnR/L7/ZjASN2Rq3VVSd3WY8SHPEboMgS
9DTS4u4UN59YkS7G5/3Eo3QHvrrd+yoJwLrOy0vA2M7O+USwllK4cl2/WCTE1bZnAuO2nwPX4Tij
fI7pcHvvtm1qtD+r8zLcJqqWH0b6qy47SffyQV8ICLDQy5Ts7Mm3kRH99mFx0FWOO3C/ULuI6s1c
5fgIK2DofpymGHXlbxYVXRR5Yz/roiDHLxUio22D2qsD2hh6aJd2tNVP6+khUsfv/XCEd2j8c7P6
M7Pg3DVApTwBUlpIUHPUzLzLO7FYX+kLKCV9zcbWf2FJR8eYW2SIlos/NTAPhD4GgKHpx7HYVzXh
tLRm/A1XmzECynMMZ5EKkc2ZJGvhihI5Qsun8uUG/U4VWcapBDtQLb9OGLXMRPivxGNnrn83W5Ok
L5SsqqmaJZrO6Q2UGoa4di3KJTcanuGjbFvFvAC4FkWTkBSpGElwkR8thJhYTIuqw1ryqAOHJ5su
1kViztMc8X6gKpMpWzlXIj6yfy8BGWsBqLJvJjRLDuaMcFMFl+cftTk17yXIjCsw5qu+BeIwfspY
kwD9M5fWcB36gcOJZO5PbGBVOXRvSAdh8oVAquUwiqrKMq09LjsxrBLSRdNgGJWtZbncqQOH0uNq
ZgA2ukAPPaDNFCSjzSqDURJewc+LRZ+4usOMca0qpQ6HFKOQkufnGKzzgNiYfdJ91PJe8/DFXO6M
Gspqdz78vZnHjtUnmCIzJ3URQH/9pRBCyTYHVRxENDMWVdhAO5aWKqipnbUuUGVZklNvNMQKLmG0
8yMRnXD1ceOu85Pz3NU62ii8LwyzZHieJq/inRtTzv/oHYbN3TQ/cebBLUtYiwL2b1qo53h/GmhS
glqvcjdhPxxnHN09NyhisFnnFzO8SLQfTSx/R3simLM2Qt/AyFPuL1+cPTk4gs0F9b4aKpe9shMI
9QI0WcDxRryRqRj7sU/Ewxdfwa1U79Z3AS96wY1Yt3I9+i8I+/YdhXmnn3L0vRjEpA5vqMzJqDpr
A8vSLHlR1vFHgeAKUv1uuedCaGrakTasG1xD2mAnYGbRYBbcN58D69I4+BSzgbe2pGw/PZvKVSPe
5Wao4LU3WTkFh6Dohz0DcKZ/sfYm2WYohD8oo0ACGihL70JjW/Ao0R6SSYyQDBd43+yOmdBhsvmv
m1XOdunGNlI5eC/Y1oqIpPjhxPwdJfDTrWoZlA3bFV2h3xVxQXaYXkHDX+ZjvOQ727XcwUXV7e8L
VVw+nHjGqMtBhihTwdTXOSuEFy9ctFl48ZfihI8UjuNQd/pi2FJ7T6e4CqmXFARNDQJyEGedTome
H9qLbgUkuFJ00dMl2OAQVAwmjMCmSNhGEVGiFoEKYnQjuCCwI/U4J4RRWRZxuj8fLGnMVvF6DWi4
kVNxIQFGZFsnv8JBF9WkhMlLDspbf3eXGNMLVFWMGohzKRGiMlBAR4JjjA+/EEFIfUwWwEuuK60J
lupK00ZY5OOjqo7XS0UThL6n/79g5F9OYzhTdEMIZab1Vpuh9DDPDfkwzEKGUR14+AgfNgfb1vr/
fLGspi8hkHJnP/u4pVQzD295vGLFeUU4P/GHC+HXwflkZTZZFGNWRFI27A22wNq7hvwUCQyq/5Jj
UArKMPQjOQYp1CFyqPh4BGRLdnR4iF21tXfcigHznVxpMzgoqxxa8EpqlcgGSZoynZ9yhL8x77Iw
XGdhdPkK3Po+n87NlCVW7ox+f65U7y3o3OVqv5in5/4Arb/lcxn/PF93/7NJsqXtzlgfNfH+NkLD
L8b3b/FmOhE+P4k+qQRyQaaccHBLKzE30BIMbzyl1K7z4Kk+BLP+uywmsvortI+rQ2eWQBkv7oJv
/mzDLKUQ2pGmP1olW4k/bujAJe+ubTKMVACNZ8pRCQJF/Vp2qaGV2L2nDvxJUOD4leHNs/yh5+VD
dNe/O0xqWPUzhWiTAhpRDUnuIDFFBnPHghx8wdRFtugx+ZX1iHx8pXmXyjKVbzSDVBzVt7wQjMNB
rHfZzNL0MqX+buE3sj3iIhIOo0sLaVMu27KdI5UCqgxN5A94NJ/bntvOYI8EQIrv4irpLhuYdbFd
8DrD9pZ6Y1U0IV9ji1XSkoxduu4PMV0OM9L1q6tjigEBXJY6Cf13o8fc+VTMsnW9xR7lFCUTKZr/
wPz117bdz6yndnGTpE7ZP06AIGX3Kh0E9RDV3K0VyERpl/h60u6rKNqemFsoTYiT07xWi1eiNAHO
guMbc4WD22Fq0asjW8PzWRIDHRlBHKXwilnWUC8iLU37E8h4sVnbXiipJnGRaLpQps1dHNvfZTwy
X9RtnxaA7XEzS26iCrMPY4qtn8VKoAtxurufvmVyYMb3hqgmBjKKDrMd9OPIV6YM+m89ZCRFlP8D
noIj6vrvhJzBIOuBKvAcynGcm1+YehIZH5lr46itX1b/+mTxbSr+KgH3jpsmy0tiPmA+feevUqTI
cwhdjX+JksYInAdnK82HnUetVjm0ONAIckpVajh8Wv28HOQTAfGQDoMXEgwFxFVz5+uMz/i11k0u
/eUd7Y9GzFbCFzbWX85BIvo4gRa9TMUfqoanX2JzXNxjlupyBxyz1KUQ1BJM1ZVnG4HhAr+g3jxp
AhDKFF/8A/mUydVcpEUoiW7vrgYjhEeScB3gld87uWTmSCJSxW+PAjyvpjPaCUUkJcffIo7rVIUH
0KabIzOTugoIX8PPqQZRq63sk4Cr+hd8TnPA+srM1oJHLI55RAdIX0cHopTZhJrYyNrbgCHqFYd4
REMpimAoqIoCn0Qv7B4CapDUGEvM19s9P1XvYKRwjVG+SpK6QlshXBselxbzkfDiKoYg9VkDP/U2
VN5v1IGYSgp9YMxVbg9fqoLrArOj3BsqIii1gJo0ZYK0jVd7oWm7mii2hlHeSbmlGDcAohoj66gU
jxnQlSddjzJRpuY1FHWqkI4ocKB0/vtwgiTFhwyYU2xnaHz2hlhVQBYMEWbhLR6mIG8v3cAVkFni
sxcjBwMCKoLGgWcW9PQbtki2p1uB5n9ymOpPaM57ob3HaVgnMFuHdSFQr0lL/gotjPY7pyoEquW7
Oxqf2Im2ASlnotakzmV/dFMT9jkjw/seONlIwTfaD8zc77pGApioml6Gkp8608aV4AX5MQSvUmKs
kFTudK+M9W0Iw+u8oJydkMqZs28GCaE0F7TJ4UzQF6FzPE14xyIyB2dQrklv44qkUmL2N7qCF7nD
GtKUlv7ge2kAohSkMdPq3gJVih9YtjwdyeBsHGiYmRwPlP5hmM1MRkb52trTrCpZQ9VGvbd0XNuj
DqBLoRfkVNEsaMTcfsThGWXcIO+WuzNVMy86XtJYthhZzYMI3+POew0zBIZKbjwfzYRfut4u306A
p1upHi4X3reYSKzYSsCWGsmsh0yJj5n2j/uMTsyC8mibJG+NzbVnPQSfYG3t7fAxUReZ9ymr/wMN
ex1xHYnUGtfo7s22lcGVIK5GyguJEoitu04XnwVS8RgoFBV5GQJYR8wYRE0RdEEKJ/fXLJ91bmoR
iul+5+Frudvf3rWnUchrLt6R39BBIw+4mxTiB4TbsLswNYEd8OV31P+Ftm4q156J6SxGoBsdhlVH
AwlpK9hu7Cmtm8MglyVisNzCZ1xk2w8VA4Ioib4JSTscV5jz2VhXicVknv95xlpMonbDI3/89Ntg
4jqtvfjNF+8XStY6/lRJmjimkBlaJU+uRQGqMF8Dx0K5dwLOS2RbPAc4RuJkzM6FCpQ6CGrN/XnJ
G+DZofdQTBZAd88lSwS9UzM2WW+pMfJSG+WNUtfTJYmV0m7WXGRIGYFjhoLC1PepKt3CTKOFqGHU
8z82NzCxigMF9zfdXzXMaMaaSPPTuk+3TZOa7KiGXMttCuoD/NcCK4BdPg+9kIp2E0MR+gth4Ers
R0plgIqX6iGgMjW5jh3Ed2cHdyiu+Qo9ZADOeobeO1eogx0UV5s4JurGnh6cKZsppBVA6BzOaLPG
zRNF/sP+3LOxDmJ7KFII/Y5Wlg84IiKEtZ+rOOhi91qkGfgc5xLK7y2AsHu2corY5sBZ/ZTP+kJW
ARfP4YKcQZxzHevlpVSE6xiawd2TOYW+tbe82glPRBye4r954flmAp52cM4guCQvoJ6jehUoSTHs
HFdLRmCEAqqy/rx+zfBI5HHq15mim3J18VC7NTUaXP1y+6xXjeBNf2dHCA0Jpb+7k1UicTZ0QpGX
an+MkOfKeQp7toewLtHyWy2jSWzTKRKMDqR3gS+EdW+tc/lXArAyPN069fqredsr1ObXdDY0MmMa
l3KLvgOPEonErJIaDAaMPpU5aoZKgAw/XV+uaon1dqeRDkd7ph5/5cYD4r2yQY/O4qMBrobZve3E
ol4u46l5j3Xd9Hq1in352VolC6mKhdUeEUX5LrsADbUo1TT4hNMj4eVJeeaRiNeN6PC3K6TpVsPL
DNLH20jBG9Ui1ZmwOuYFZRZ4ABjVtPL9TQMtAKfMkGIxqvzWOAdx4O6yB2Ey2b6KDTEHVOEuwRTL
YDCsEt8w8YIkj6b/eCk7uMT2r/gLt2KVF/G61KWAg89ov2bq3A/MsVD4RIC5tOBEs267ob7WSTlT
S4dCS2HWNoTeu2l04oveSXPK7TF9ER/PRbL4amuzfe9cr8V1lX25ZfzyJBEBT7m3SA4tGW9ziXbx
8N1KySMHxkhNFJFWt/lBmjRycGyZ36vBnmqytxGEYfFDC/1mAWBqfJDHNFck2nV7WBTEU+3pQjzS
lyAa30ZhJj7g1kdcXMvvtTSjz4FtvjPa/jDbrbgGQdykiA8BVB0Gl6T3BZkRQA4QLIZUJ32t/Qqw
nMorGlsaWPqjQz7xnqf1HaqENyasZaED46s6nJBG3OMQZwa/F0glDNC0NFB0E9EgVzfcRdBxO+jx
r6pmdWye0AJTEj2awPsVlYfd9kosFPIH2n0y1YjWU/arh/m/6P76VuVKuxGoL3S5ZksFVDjmXc6J
uKhd5TWnZ/kHBDwNb5vsBjGdsDGMEaacgs27QsQuH+Ql2uldePi8ZTXGfSXEaPKoR1dVL6STsUbX
bT5IvO6FGSK6ut648MWp7gmLlYXMPmBAWdnFQG7o01VTzABkuDdbVoUrfRoeWGZyMsBWArCIWwWr
ejc3PnN8nsFAIg9AeP0HPkNZoDPDQIVDNMX2idPaAx7AbDOPAYsnM/42EWjeu0ztGdeGw7wO9DC8
asnMdBjloU7XotFM6VyYPedQdP/6fl++S7dGa0fexq6Z2+U+Ea5EF0AZJpDRTHa3ifQ7w1kLt62H
cIKqtdteUUZUARvl0viPuyZkLAXm/BaZBL3fZSf1mJpO/LsFlzRT8w9weEQLWnlnNH63ekaysNY1
cii/8Nz8ygDQzU0K6809NbmH8oYidsUhltgnl4jCLL+kvPelerTMV8WxJU2nyicehusZAf6jzfpR
YmTo8N8yLY0/JMu8ICPXGdZZv5EqYRpIY3zAQFjgLn+J43lHNk5N5NeCUr8krfDJiyaQzSW09vNt
WYHLPB/fy5DMr+fElC9phQ3h/01VrF1D7wNrz8Z3OOBmHtCz/5+niD7OhqRizMxbDWLbsVqtujz7
6vPCOC4y+8z+8XG8GdMq0PhoRbn335hE3hanzXDQqghWRnTIb6U1uK2cqtmLg34OM+Fr3XM+6rVQ
Q6/QxUsaOFrYLxov5KLmx7lbR6V7KBKMKO5yVPwLJ34EDlXDV89PQeBr3iDPXUlpgVh9NZornqeu
2UNCQstlANonugu1X/Hew3kAeD/lkOM24GwIG2ETC3rjoaf+Uf6UcQ1vsG/CljbnnXKBJRaG9wTw
C2W/RaAA/ooK+tQr81Zw+fPsMxr1L0mhf0sv/hbFzKBkEjyuxXYdGU6uUKxY0clJTPVU1R0R9Dk7
OSxCbXwLq1/l0TvL39jMmfKEV1WntEvATE1p283rm02/0DydDrte250ozrLLHshKEDX1dFkq0Fqe
06CQFWfVf84GS4daXOJYH0Ik40shCaJhhHMhpgo1kJ1p2ZrYALhMVKM8r4CjY2EUXAfbMXkxbVnW
mJkpMu4PIgnbK04EYpQKLX/wVK2uOPgqIhAxnpsQBbdibdT8uGqMUNzGDHK5UgqbWbULpbqnokeK
bsguz4AOHe4COqRD8NORO2ApppJZ1ljEEx3R997gBIEvJ4RhaCNIRF6FS8N/ItOTbU1TWvqCGYIM
4jed2xuYHjVBfk2rVJFbkcSHqWShU1QITjgUNipjATp6vTEfYMgLHVCX2Wtp0kJyJROPBb9uDE3r
v3QZ3E/XfzO+jnl4rgJFg96TDmVwrfPeJ6zhIlNbtuHfXo7XlGdjDJP6f6uqXCCym8i9G5br4ACX
mrkbLmOXhfiN9fcuntTCozqFW50fH8wVP0Oe2dWCKkOxaCPa3ZaRX3r6KWvEYIMbcvON4MD1hDlZ
3iIjtDMP2lVh5THitr8GdDLMaSF30Jdwbh4MpntFjlIV3+M+wEKGW6mnzhreWAVPdeb4tqjM8AJb
JMJ0ziEk+qU+q1nmoFjThCO4KiKUzHlclhgG2e3oZBbJmWQoERfLIvDCZ7yQjOyF3gDBAV1nY8Zx
9320K3GSEbpCXOHeFcdM8Ies4d8bjJUgLrBPxWenQkHyt9KRZN1TmJlBNTJrdhLNWaFvcSHDzOBs
erN2SE+UFyi0Oh8o2NaicCWMC6igAsdbJj2qPhPmgBNX4GCCU3gswPUfFtIpEpOPWX0pD//Pu9pQ
cOBfwE7vjBotQBJt3TgG3xQy9p6DLk96LGPt02GDegM0xtffBwtFz3V0pLyfZtJKbv4aqmOfPJaC
iAztHRKv2JITpu6tJYh1CbPyHav9C+4w06eAWdg55djJq7LVYIaDkKelmZae+Zy28VbqFk2KoY4y
6poI5+9Fhq0Cpu32ZAPFmkp/IFviDhTx6vxyC2SN/KEPUEHXkeOG2J+4fm3B8Ks8BsQxte6uedPQ
pVarVdKQJn88B4gQwo5H5E6N29SGjbX9dKQXxrh7HvFaO7FlR7diwfE0m6lH0FKUO51r6bzYTyJg
eaquW1wd+WWRzOZHvtSOPS5HTUmn7mFd2s29NYPnciZq66o2Dh5ND22fWwsWnnN6+V4MIE99TPtM
ZZq+BNZuTu7Mk5XOtIXEQGmwDlCfqnN9TRTCFYrir5CPAAZvb/PTwOBwmVw7IwQv12weINCsuMRL
F5YKZYD07KqaYNdtaRSlNUv5Bd6WjiFel0Ih2GCPktX+Vi9y1OMlmPts+USnLgLo5l1uDdv3s2R2
uHFLwHcEe75jhRk4/lWNe0jLK7RHAH0ZhwCs7Z4yJyF6zUADyjA7vPLiNdcG6wdysHM0CWks0Azh
sICv4trwEugxsWSKcfIf/3RW2oC46DepmJOOM4tYXmv5Z8olsjXp5cZDmKNtWjqY83eY2Xcavnwt
7QY19P/pGA4UYUOoxde1dNNPimCfvS3VGq1/C3YQ8t+ioo+pzCqUvB1TBec9uTC3+oEfgSorWzRh
y6eCAcs34rNfZaGo7RVrFRCVDu+JcP52vjbtXdzBRm3tboy8zAx3ou9yJyICLda1ZtfCw8+1CL+E
HKjARj86iH4kTMBasXoj0QfdZ6QfoIStntZZCmoL0I641V3PrSLdZf3U9QRyaE2lJ5GnsGMNrNaZ
rORynW1jdrvh1mMkUba/y3yWnqrYYV+tpFuGlNPOHv7EyZx34STioaD7MoiHx2nqfYKPmxvaPT/2
srRYdIyN2knRYT9lF3+8M/GsL44bZyUOLdLvf9w091nnNbgMvw/seOpFs8GicRhJiUiTRD9FWfxS
UxrKSLSEwxSVBhRTOCyOo3FkL8IqSCcQ30R8q/E3uQamJ23llyUobLqKL6Wl/LejaTeh6EN39lF9
wqN200GvHKvvOFWKDnbQuhJ9AyRTDqciR0hQXea5uimF/OEXZ+uymAMoLcpM00B6gzIyPs0ko8lT
eCjQpZj4A3hIRI12UCtEbqqHGJInrKUZUHOY8pTA0GHAPK0NdJyJYVY0bFWIgWpmMTktf1EVa+kQ
fHlOZUuCtus9SmI+bqFCNTO+DMxsh7jrbU2d/pSSRBQMnAnxxS+CghCZ2aCwA4PIi5JehvNuZ2GQ
fNFClb99Yo7WzTUxkrg0qNWjthuclj29FiFME+11bQf3VJbLLfUdJdehxXHJcYQ2Xmk8CiaQMHMw
7UOdMWackx5e+Vz8pWEG0e2d5pIpH/SBmT+NXx9FHlnXMpna+UhHi7cBPM/xJ+bdVqFGvAARr5SA
QMME8BSImQXzyqliqCwzft+AIc9Oo/hgPbHYr9loWSrhLRLSf46RH3WymHWlsdyVOVji66spIPI=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    CARRYCASCIN : in STD_LOGIC;
    CARRYIN : in STD_LOGIC;
    PCIN : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACIN : in STD_LOGIC_VECTOR ( 29 downto 0 );
    BCIN : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    B : in STD_LOGIC_VECTOR ( 17 downto 0 );
    C : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    CONCAT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    BCOUT : out STD_LOGIC_VECTOR ( 17 downto 0 );
    CARRYOUT : out STD_LOGIC;
    CARRYCASCOUT : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    P : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CED : in STD_LOGIC;
    CED1 : in STD_LOGIC;
    CED2 : in STD_LOGIC;
    CED3 : in STD_LOGIC;
    CEA : in STD_LOGIC;
    CEA1 : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEA3 : in STD_LOGIC;
    CEA4 : in STD_LOGIC;
    CEB : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    CEB2 : in STD_LOGIC;
    CEB3 : in STD_LOGIC;
    CEB4 : in STD_LOGIC;
    CECONCAT : in STD_LOGIC;
    CECONCAT3 : in STD_LOGIC;
    CECONCAT4 : in STD_LOGIC;
    CECONCAT5 : in STD_LOGIC;
    CEC : in STD_LOGIC;
    CEC1 : in STD_LOGIC;
    CEC2 : in STD_LOGIC;
    CEC3 : in STD_LOGIC;
    CEC4 : in STD_LOGIC;
    CEC5 : in STD_LOGIC;
    CEM : in STD_LOGIC;
    CEP : in STD_LOGIC;
    CESEL : in STD_LOGIC;
    CESEL1 : in STD_LOGIC;
    CESEL2 : in STD_LOGIC;
    CESEL3 : in STD_LOGIC;
    CESEL4 : in STD_LOGIC;
    CESEL5 : in STD_LOGIC;
    SCLRD : in STD_LOGIC;
    SCLRA : in STD_LOGIC;
    SCLRB : in STD_LOGIC;
    SCLRCONCAT : in STD_LOGIC;
    SCLRC : in STD_LOGIC;
    SCLRM : in STD_LOGIC;
    SCLRP : in STD_LOGIC;
    SCLRSEL : in STD_LOGIC
  );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 : entity is "xbip_dsp48_macro_v3_0";
end multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0;

architecture STRUCTURE of multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0 is
  attribute C_A_WIDTH of i_synth : label is 18;
  attribute C_B_WIDTH of i_synth : label is 18;
  attribute C_CONCAT_WIDTH of i_synth : label is 48;
  attribute C_CONSTANT_1 of i_synth : label is 1;
  attribute C_C_WIDTH of i_synth : label is 48;
  attribute C_D_WIDTH of i_synth : label is 18;
  attribute C_HAS_A of i_synth : label is 1;
  attribute C_HAS_ACIN of i_synth : label is 0;
  attribute C_HAS_ACOUT of i_synth : label is 0;
  attribute C_HAS_B of i_synth : label is 1;
  attribute C_HAS_BCIN of i_synth : label is 0;
  attribute C_HAS_BCOUT of i_synth : label is 0;
  attribute C_HAS_C of i_synth : label is 0;
  attribute C_HAS_CARRYCASCIN of i_synth : label is 0;
  attribute C_HAS_CARRYCASCOUT of i_synth : label is 0;
  attribute C_HAS_CARRYIN of i_synth : label is 0;
  attribute C_HAS_CARRYOUT of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 0;
  attribute C_HAS_CEA of i_synth : label is 0;
  attribute C_HAS_CEB of i_synth : label is 0;
  attribute C_HAS_CEC of i_synth : label is 0;
  attribute C_HAS_CECONCAT of i_synth : label is 0;
  attribute C_HAS_CED of i_synth : label is 0;
  attribute C_HAS_CEM of i_synth : label is 0;
  attribute C_HAS_CEP of i_synth : label is 0;
  attribute C_HAS_CESEL of i_synth : label is 0;
  attribute C_HAS_CONCAT of i_synth : label is 0;
  attribute C_HAS_D of i_synth : label is 0;
  attribute C_HAS_INDEP_CE of i_synth : label is 0;
  attribute C_HAS_INDEP_SCLR of i_synth : label is 0;
  attribute C_HAS_PCIN of i_synth : label is 0;
  attribute C_HAS_PCOUT of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 0;
  attribute C_HAS_SCLRA of i_synth : label is 0;
  attribute C_HAS_SCLRB of i_synth : label is 0;
  attribute C_HAS_SCLRC of i_synth : label is 0;
  attribute C_HAS_SCLRCONCAT of i_synth : label is 0;
  attribute C_HAS_SCLRD of i_synth : label is 0;
  attribute C_HAS_SCLRM of i_synth : label is 0;
  attribute C_HAS_SCLRP of i_synth : label is 0;
  attribute C_HAS_SCLRSEL of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 128;
  attribute C_MODEL_TYPE of i_synth : label is 0;
  attribute C_OPMODES of i_synth : label is "000100100000010100000000";
  attribute C_P_LSB of i_synth : label is 0;
  attribute C_P_MSB of i_synth : label is 47;
  attribute C_REG_CONFIG of i_synth : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH of i_synth : label is 0;
  attribute C_TEST_CORE of i_synth : label is 0;
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0_viv
     port map (
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => ACIN(29 downto 0),
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      B(17 downto 0) => B(17 downto 0),
      BCIN(17 downto 0) => BCIN(17 downto 0),
      BCOUT(17 downto 0) => BCOUT(17 downto 0),
      C(47 downto 0) => C(47 downto 0),
      CARRYCASCIN => CARRYCASCIN,
      CARRYCASCOUT => CARRYCASCOUT,
      CARRYIN => CARRYIN,
      CARRYOUT => CARRYOUT,
      CE => CE,
      CEA => CEA,
      CEA1 => CEA1,
      CEA2 => CEA2,
      CEA3 => CEA3,
      CEA4 => CEA4,
      CEB => CEB,
      CEB1 => CEB1,
      CEB2 => CEB2,
      CEB3 => CEB3,
      CEB4 => CEB4,
      CEC => CEC,
      CEC1 => CEC1,
      CEC2 => CEC2,
      CEC3 => CEC3,
      CEC4 => CEC4,
      CEC5 => CEC5,
      CECONCAT => CECONCAT,
      CECONCAT3 => CECONCAT3,
      CECONCAT4 => CECONCAT4,
      CECONCAT5 => CECONCAT5,
      CED => CED,
      CED1 => CED1,
      CED2 => CED2,
      CED3 => CED3,
      CEM => CEM,
      CEP => CEP,
      CESEL => CESEL,
      CESEL1 => CESEL1,
      CESEL2 => CESEL2,
      CESEL3 => CESEL3,
      CESEL4 => CESEL4,
      CESEL5 => CESEL5,
      CLK => CLK,
      CONCAT(47 downto 0) => CONCAT(47 downto 0),
      D(17 downto 0) => D(17 downto 0),
      P(47 downto 0) => P(47 downto 0),
      PCIN(47 downto 0) => PCIN(47 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      SCLR => SCLR,
      SCLRA => SCLRA,
      SCLRB => SCLRB,
      SCLRC => SCLRC,
      SCLRCONCAT => SCLRCONCAT,
      SCLRD => SCLRD,
      SCLRM => SCLRM,
      SCLRP => SCLRP,
      SCLRSEL => SCLRSEL,
      SEL(0) => SEL(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_dsp48_mul_ip is
  port (
    D : out STD_LOGIC_VECTOR ( 68 downto 0 );
    i_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \b_seq_reg[71]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \en_buf_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \en_buf_reg[2]\ : in STD_LOGIC;
    \en_buf_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_dsp48_mul_ip : entity is "dsp48_mul_ip";
end multiplier_35_1dsp_ip_dsp48_mul_ip;

architecture STRUCTURE of multiplier_35_1dsp_ip_dsp48_mul_ip is
  signal U0_n_100 : STD_LOGIC;
  signal U0_n_101 : STD_LOGIC;
  signal U0_n_102 : STD_LOGIC;
  signal U0_n_103 : STD_LOGIC;
  signal U0_n_104 : STD_LOGIC;
  signal U0_n_105 : STD_LOGIC;
  signal U0_n_106 : STD_LOGIC;
  signal U0_n_107 : STD_LOGIC;
  signal U0_n_108 : STD_LOGIC;
  signal U0_n_109 : STD_LOGIC;
  signal U0_n_110 : STD_LOGIC;
  signal U0_n_111 : STD_LOGIC;
  signal U0_n_112 : STD_LOGIC;
  signal U0_n_113 : STD_LOGIC;
  signal U0_n_114 : STD_LOGIC;
  signal U0_n_115 : STD_LOGIC;
  signal U0_n_116 : STD_LOGIC;
  signal U0_n_117 : STD_LOGIC;
  signal U0_n_118 : STD_LOGIC;
  signal U0_n_119 : STD_LOGIC;
  signal U0_n_120 : STD_LOGIC;
  signal U0_n_121 : STD_LOGIC;
  signal U0_n_122 : STD_LOGIC;
  signal U0_n_123 : STD_LOGIC;
  signal U0_n_124 : STD_LOGIC;
  signal U0_n_125 : STD_LOGIC;
  signal U0_n_126 : STD_LOGIC;
  signal U0_n_127 : STD_LOGIC;
  signal U0_n_128 : STD_LOGIC;
  signal U0_n_129 : STD_LOGIC;
  signal U0_n_130 : STD_LOGIC;
  signal U0_n_131 : STD_LOGIC;
  signal U0_n_132 : STD_LOGIC;
  signal U0_n_133 : STD_LOGIC;
  signal U0_n_134 : STD_LOGIC;
  signal U0_n_135 : STD_LOGIC;
  signal U0_n_136 : STD_LOGIC;
  signal U0_n_137 : STD_LOGIC;
  signal U0_n_138 : STD_LOGIC;
  signal U0_n_139 : STD_LOGIC;
  signal U0_n_140 : STD_LOGIC;
  signal U0_n_141 : STD_LOGIC;
  signal U0_n_142 : STD_LOGIC;
  signal U0_n_143 : STD_LOGIC;
  signal U0_n_144 : STD_LOGIC;
  signal U0_n_145 : STD_LOGIC;
  signal U0_n_98 : STD_LOGIC;
  signal U0_n_99 : STD_LOGIC;
  signal \c_in[50]_i_2_n_0\ : STD_LOGIC;
  signal NLW_U0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_CARRYOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_U0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 18;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 18;
  attribute C_CONCAT_WIDTH : integer;
  attribute C_CONCAT_WIDTH of U0 : label is 48;
  attribute C_CONSTANT_1 : integer;
  attribute C_CONSTANT_1 of U0 : label is 1;
  attribute C_C_WIDTH : integer;
  attribute C_C_WIDTH of U0 : label is 48;
  attribute C_D_WIDTH : integer;
  attribute C_D_WIDTH of U0 : label is 18;
  attribute C_HAS_A : integer;
  attribute C_HAS_A of U0 : label is 1;
  attribute C_HAS_ACIN : integer;
  attribute C_HAS_ACIN of U0 : label is 0;
  attribute C_HAS_ACOUT : integer;
  attribute C_HAS_ACOUT of U0 : label is 0;
  attribute C_HAS_B : integer;
  attribute C_HAS_B of U0 : label is 1;
  attribute C_HAS_BCIN : integer;
  attribute C_HAS_BCIN of U0 : label is 0;
  attribute C_HAS_BCOUT : integer;
  attribute C_HAS_BCOUT of U0 : label is 0;
  attribute C_HAS_C : integer;
  attribute C_HAS_C of U0 : label is 0;
  attribute C_HAS_CARRYCASCIN : integer;
  attribute C_HAS_CARRYCASCIN of U0 : label is 0;
  attribute C_HAS_CARRYCASCOUT : integer;
  attribute C_HAS_CARRYCASCOUT of U0 : label is 0;
  attribute C_HAS_CARRYIN : integer;
  attribute C_HAS_CARRYIN of U0 : label is 0;
  attribute C_HAS_CARRYOUT : integer;
  attribute C_HAS_CARRYOUT of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_CEA : integer;
  attribute C_HAS_CEA of U0 : label is 0;
  attribute C_HAS_CEB : integer;
  attribute C_HAS_CEB of U0 : label is 0;
  attribute C_HAS_CEC : integer;
  attribute C_HAS_CEC of U0 : label is 0;
  attribute C_HAS_CECONCAT : integer;
  attribute C_HAS_CECONCAT of U0 : label is 0;
  attribute C_HAS_CED : integer;
  attribute C_HAS_CED of U0 : label is 0;
  attribute C_HAS_CEM : integer;
  attribute C_HAS_CEM of U0 : label is 0;
  attribute C_HAS_CEP : integer;
  attribute C_HAS_CEP of U0 : label is 0;
  attribute C_HAS_CESEL : integer;
  attribute C_HAS_CESEL of U0 : label is 0;
  attribute C_HAS_CONCAT : integer;
  attribute C_HAS_CONCAT of U0 : label is 0;
  attribute C_HAS_D : integer;
  attribute C_HAS_D of U0 : label is 0;
  attribute C_HAS_INDEP_CE : integer;
  attribute C_HAS_INDEP_CE of U0 : label is 0;
  attribute C_HAS_INDEP_SCLR : integer;
  attribute C_HAS_INDEP_SCLR of U0 : label is 0;
  attribute C_HAS_PCIN : integer;
  attribute C_HAS_PCIN of U0 : label is 0;
  attribute C_HAS_PCOUT : integer;
  attribute C_HAS_PCOUT of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_SCLRA : integer;
  attribute C_HAS_SCLRA of U0 : label is 0;
  attribute C_HAS_SCLRB : integer;
  attribute C_HAS_SCLRB of U0 : label is 0;
  attribute C_HAS_SCLRC : integer;
  attribute C_HAS_SCLRC of U0 : label is 0;
  attribute C_HAS_SCLRCONCAT : integer;
  attribute C_HAS_SCLRCONCAT of U0 : label is 0;
  attribute C_HAS_SCLRD : integer;
  attribute C_HAS_SCLRD of U0 : label is 0;
  attribute C_HAS_SCLRM : integer;
  attribute C_HAS_SCLRM of U0 : label is 0;
  attribute C_HAS_SCLRP : integer;
  attribute C_HAS_SCLRP of U0 : label is 0;
  attribute C_HAS_SCLRSEL : integer;
  attribute C_HAS_SCLRSEL of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 128;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_OPMODES : string;
  attribute C_OPMODES of U0 : label is "000100100000010100000000";
  attribute C_P_LSB : integer;
  attribute C_P_LSB of U0 : label is 0;
  attribute C_P_MSB : integer;
  attribute C_P_MSB of U0 : label is 47;
  attribute C_REG_CONFIG : string;
  attribute C_REG_CONFIG of U0 : label is "00000000000000000011000000000100";
  attribute C_SEL_WIDTH : integer;
  attribute C_SEL_WIDTH of U0 : label is 0;
  attribute C_TEST_CORE : integer;
  attribute C_TEST_CORE of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \c_in[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \c_in[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[13]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[14]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[15]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[16]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \c_in[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \c_in[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \c_in[50]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \c_in[5]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \c_in[6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \c_in[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \c_in[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \c_in[9]_i_1\ : label is "soft_lutpair7";
begin
U0: entity work.multiplier_35_1dsp_ip_xbip_dsp48_macro_v3_0
     port map (
      A(17 downto 0) => Q(17 downto 0),
      ACIN(29) => '0',
      ACIN(28) => '0',
      ACIN(27) => '0',
      ACIN(26) => '0',
      ACIN(25) => '0',
      ACIN(24) => '0',
      ACIN(23) => '0',
      ACIN(22) => '0',
      ACIN(21) => '0',
      ACIN(20) => '0',
      ACIN(19) => '0',
      ACIN(18) => '0',
      ACIN(17) => '0',
      ACIN(16) => '0',
      ACIN(15) => '0',
      ACIN(14) => '0',
      ACIN(13) => '0',
      ACIN(12) => '0',
      ACIN(11) => '0',
      ACIN(10) => '0',
      ACIN(9) => '0',
      ACIN(8) => '0',
      ACIN(7) => '0',
      ACIN(6) => '0',
      ACIN(5) => '0',
      ACIN(4) => '0',
      ACIN(3) => '0',
      ACIN(2) => '0',
      ACIN(1) => '0',
      ACIN(0) => '0',
      ACOUT(29 downto 0) => NLW_U0_ACOUT_UNCONNECTED(29 downto 0),
      B(17 downto 0) => \b_seq_reg[71]\(17 downto 0),
      BCIN(17) => '0',
      BCIN(16) => '0',
      BCIN(15) => '0',
      BCIN(14) => '0',
      BCIN(13) => '0',
      BCIN(12) => '0',
      BCIN(11) => '0',
      BCIN(10) => '0',
      BCIN(9) => '0',
      BCIN(8) => '0',
      BCIN(7) => '0',
      BCIN(6) => '0',
      BCIN(5) => '0',
      BCIN(4) => '0',
      BCIN(3) => '0',
      BCIN(2) => '0',
      BCIN(1) => '0',
      BCIN(0) => '0',
      BCOUT(17 downto 0) => NLW_U0_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => '0',
      C(46) => '0',
      C(45) => '0',
      C(44) => '0',
      C(43) => '0',
      C(42) => '0',
      C(41) => '0',
      C(40) => '0',
      C(39) => '0',
      C(38) => '0',
      C(37) => '0',
      C(36) => '0',
      C(35) => '0',
      C(34) => '0',
      C(33) => '0',
      C(32) => '0',
      C(31) => '0',
      C(30) => '0',
      C(29) => '0',
      C(28) => '0',
      C(27) => '0',
      C(26) => '0',
      C(25) => '0',
      C(24) => '0',
      C(23) => '0',
      C(22) => '0',
      C(21) => '0',
      C(20) => '0',
      C(19) => '0',
      C(18) => '0',
      C(17) => '0',
      C(16) => '0',
      C(15) => '0',
      C(14) => '0',
      C(13) => '0',
      C(12) => '0',
      C(11) => '0',
      C(10) => '0',
      C(9) => '0',
      C(8) => '0',
      C(7) => '0',
      C(6) => '0',
      C(5) => '0',
      C(4) => '0',
      C(3) => '0',
      C(2) => '0',
      C(1) => '0',
      C(0) => '0',
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_U0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYOUT => NLW_U0_CARRYOUT_UNCONNECTED,
      CE => '1',
      CEA => '1',
      CEA1 => '1',
      CEA2 => '1',
      CEA3 => '1',
      CEA4 => '1',
      CEB => '1',
      CEB1 => '1',
      CEB2 => '1',
      CEB3 => '1',
      CEB4 => '1',
      CEC => '1',
      CEC1 => '1',
      CEC2 => '1',
      CEC3 => '1',
      CEC4 => '1',
      CEC5 => '1',
      CECONCAT => '1',
      CECONCAT3 => '1',
      CECONCAT4 => '1',
      CECONCAT5 => '1',
      CED => '1',
      CED1 => '1',
      CED2 => '1',
      CED3 => '1',
      CEM => '1',
      CEP => '1',
      CESEL => '1',
      CESEL1 => '1',
      CESEL2 => '1',
      CESEL3 => '1',
      CESEL4 => '1',
      CESEL5 => '1',
      CLK => i_clk,
      CONCAT(47) => '0',
      CONCAT(46) => '0',
      CONCAT(45) => '0',
      CONCAT(44) => '0',
      CONCAT(43) => '0',
      CONCAT(42) => '0',
      CONCAT(41) => '0',
      CONCAT(40) => '0',
      CONCAT(39) => '0',
      CONCAT(38) => '0',
      CONCAT(37) => '0',
      CONCAT(36) => '0',
      CONCAT(35) => '0',
      CONCAT(34) => '0',
      CONCAT(33) => '0',
      CONCAT(32) => '0',
      CONCAT(31) => '0',
      CONCAT(30) => '0',
      CONCAT(29) => '0',
      CONCAT(28) => '0',
      CONCAT(27) => '0',
      CONCAT(26) => '0',
      CONCAT(25) => '0',
      CONCAT(24) => '0',
      CONCAT(23) => '0',
      CONCAT(22) => '0',
      CONCAT(21) => '0',
      CONCAT(20) => '0',
      CONCAT(19) => '0',
      CONCAT(18) => '0',
      CONCAT(17) => '0',
      CONCAT(16) => '0',
      CONCAT(15) => '0',
      CONCAT(14) => '0',
      CONCAT(13) => '0',
      CONCAT(12) => '0',
      CONCAT(11) => '0',
      CONCAT(10) => '0',
      CONCAT(9) => '0',
      CONCAT(8) => '0',
      CONCAT(7) => '0',
      CONCAT(6) => '0',
      CONCAT(5) => '0',
      CONCAT(4) => '0',
      CONCAT(3) => '0',
      CONCAT(2) => '0',
      CONCAT(1) => '0',
      CONCAT(0) => '0',
      D(17) => '0',
      D(16) => '0',
      D(15) => '0',
      D(14) => '0',
      D(13) => '0',
      D(12) => '0',
      D(11) => '0',
      D(10) => '0',
      D(9) => '0',
      D(8) => '0',
      D(7) => '0',
      D(6) => '0',
      D(5) => '0',
      D(4) => '0',
      D(3) => '0',
      D(2) => '0',
      D(1) => '0',
      D(0) => '0',
      P(47) => U0_n_98,
      P(46) => U0_n_99,
      P(45) => U0_n_100,
      P(44) => U0_n_101,
      P(43) => U0_n_102,
      P(42) => U0_n_103,
      P(41) => U0_n_104,
      P(40) => U0_n_105,
      P(39) => U0_n_106,
      P(38) => U0_n_107,
      P(37) => U0_n_108,
      P(36) => U0_n_109,
      P(35) => U0_n_110,
      P(34) => U0_n_111,
      P(33) => U0_n_112,
      P(32) => U0_n_113,
      P(31) => U0_n_114,
      P(30) => U0_n_115,
      P(29) => U0_n_116,
      P(28) => U0_n_117,
      P(27) => U0_n_118,
      P(26) => U0_n_119,
      P(25) => U0_n_120,
      P(24) => U0_n_121,
      P(23) => U0_n_122,
      P(22) => U0_n_123,
      P(21) => U0_n_124,
      P(20) => U0_n_125,
      P(19) => U0_n_126,
      P(18) => U0_n_127,
      P(17) => U0_n_128,
      P(16) => U0_n_129,
      P(15) => U0_n_130,
      P(14) => U0_n_131,
      P(13) => U0_n_132,
      P(12) => U0_n_133,
      P(11) => U0_n_134,
      P(10) => U0_n_135,
      P(9) => U0_n_136,
      P(8) => U0_n_137,
      P(7) => U0_n_138,
      P(6) => U0_n_139,
      P(5) => U0_n_140,
      P(4) => U0_n_141,
      P(3) => U0_n_142,
      P(2) => U0_n_143,
      P(1) => U0_n_144,
      P(0) => U0_n_145,
      PCIN(47) => '0',
      PCIN(46) => '0',
      PCIN(45) => '0',
      PCIN(44) => '0',
      PCIN(43) => '0',
      PCIN(42) => '0',
      PCIN(41) => '0',
      PCIN(40) => '0',
      PCIN(39) => '0',
      PCIN(38) => '0',
      PCIN(37) => '0',
      PCIN(36) => '0',
      PCIN(35) => '0',
      PCIN(34) => '0',
      PCIN(33) => '0',
      PCIN(32) => '0',
      PCIN(31) => '0',
      PCIN(30) => '0',
      PCIN(29) => '0',
      PCIN(28) => '0',
      PCIN(27) => '0',
      PCIN(26) => '0',
      PCIN(25) => '0',
      PCIN(24) => '0',
      PCIN(23) => '0',
      PCIN(22) => '0',
      PCIN(21) => '0',
      PCIN(20) => '0',
      PCIN(19) => '0',
      PCIN(18) => '0',
      PCIN(17) => '0',
      PCIN(16) => '0',
      PCIN(15) => '0',
      PCIN(14) => '0',
      PCIN(13) => '0',
      PCIN(12) => '0',
      PCIN(11) => '0',
      PCIN(10) => '0',
      PCIN(9) => '0',
      PCIN(8) => '0',
      PCIN(7) => '0',
      PCIN(6) => '0',
      PCIN(5) => '0',
      PCIN(4) => '0',
      PCIN(3) => '0',
      PCIN(2) => '0',
      PCIN(1) => '0',
      PCIN(0) => '0',
      PCOUT(47 downto 0) => NLW_U0_PCOUT_UNCONNECTED(47 downto 0),
      SCLR => '0',
      SCLRA => '0',
      SCLRB => '0',
      SCLRC => '0',
      SCLRCONCAT => '0',
      SCLRD => '0',
      SCLRM => '0',
      SCLRP => '0',
      SCLRSEL => '0',
      SEL(0) => '0'
    );
\c_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_145,
      O => D(0)
    );
\c_in[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_135,
      O => D(10)
    );
\c_in[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_134,
      O => D(11)
    );
\c_in[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_133,
      O => D(12)
    );
\c_in[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_132,
      O => D(13)
    );
\c_in[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_131,
      O => D(14)
    );
\c_in[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_130,
      O => D(15)
    );
\c_in[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_129,
      O => D(16)
    );
\c_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_145,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_128,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(17)
    );
\c_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_144,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_127,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(18)
    );
\c_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_143,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_126,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(19)
    );
\c_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_144,
      O => D(1)
    );
\c_in[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_142,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_125,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(20)
    );
\c_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_141,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_124,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(21)
    );
\c_in[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_140,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_123,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(22)
    );
\c_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_139,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_122,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(23)
    );
\c_in[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_138,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_121,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(24)
    );
\c_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_137,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_120,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(25)
    );
\c_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_136,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_119,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(26)
    );
\c_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_135,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_118,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(27)
    );
\c_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_134,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_117,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(28)
    );
\c_in[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_133,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_116,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(29)
    );
\c_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_143,
      O => D(2)
    );
\c_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_132,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_115,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(30)
    );
\c_in[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_131,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_114,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(31)
    );
\c_in[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_130,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_113,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(32)
    );
\c_in[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000A8A80000"
    )
        port map (
      I0 => U0_n_129,
      I1 => \en_buf_reg[5]\(2),
      I2 => \en_buf_reg[5]\(1),
      I3 => U0_n_112,
      I4 => \en_buf_reg[2]\,
      I5 => \en_buf_reg[5]\(3),
      O => D(33)
    );
\c_in[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_145,
      I4 => U0_n_128,
      I5 => \en_buf_reg[4]\,
      O => D(34)
    );
\c_in[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_144,
      I4 => U0_n_127,
      I5 => \en_buf_reg[4]\,
      O => D(35)
    );
\c_in[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_143,
      I4 => U0_n_126,
      I5 => \en_buf_reg[4]\,
      O => D(36)
    );
\c_in[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_142,
      I4 => U0_n_125,
      I5 => \en_buf_reg[4]\,
      O => D(37)
    );
\c_in[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_141,
      I4 => U0_n_124,
      I5 => \en_buf_reg[4]\,
      O => D(38)
    );
\c_in[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_140,
      I4 => U0_n_123,
      I5 => \en_buf_reg[4]\,
      O => D(39)
    );
\c_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_142,
      O => D(3)
    );
\c_in[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_139,
      I4 => U0_n_122,
      I5 => \en_buf_reg[4]\,
      O => D(40)
    );
\c_in[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_138,
      I4 => U0_n_121,
      I5 => \en_buf_reg[4]\,
      O => D(41)
    );
\c_in[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_137,
      I4 => U0_n_120,
      I5 => \en_buf_reg[4]\,
      O => D(42)
    );
\c_in[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_136,
      I4 => U0_n_119,
      I5 => \en_buf_reg[4]\,
      O => D(43)
    );
\c_in[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_135,
      I4 => U0_n_118,
      I5 => \en_buf_reg[4]\,
      O => D(44)
    );
\c_in[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_134,
      I4 => U0_n_117,
      I5 => \en_buf_reg[4]\,
      O => D(45)
    );
\c_in[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_133,
      I4 => U0_n_116,
      I5 => \en_buf_reg[4]\,
      O => D(46)
    );
\c_in[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_132,
      I4 => U0_n_115,
      I5 => \en_buf_reg[4]\,
      O => D(47)
    );
\c_in[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_131,
      I4 => U0_n_114,
      I5 => \en_buf_reg[4]\,
      O => D(48)
    );
\c_in[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_130,
      I4 => U0_n_113,
      I5 => \en_buf_reg[4]\,
      O => D(49)
    );
\c_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_141,
      O => D(4)
    );
\c_in[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => \c_in[50]_i_2_n_0\,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_129,
      I4 => U0_n_112,
      I5 => \en_buf_reg[4]\,
      O => D(50)
    );
\c_in[50]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_111,
      O => \c_in[50]_i_2_n_0\
    );
\c_in[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_128,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(51)
    );
\c_in[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_127,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(52)
    );
\c_in[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_126,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(53)
    );
\c_in[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_125,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(54)
    );
\c_in[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_124,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(55)
    );
\c_in[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_123,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(56)
    );
\c_in[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_122,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(57)
    );
\c_in[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_121,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(58)
    );
\c_in[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_120,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(59)
    );
\c_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_140,
      O => D(5)
    );
\c_in[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_119,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(60)
    );
\c_in[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_118,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(61)
    );
\c_in[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_117,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(62)
    );
\c_in[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_116,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(63)
    );
\c_in[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_115,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(64)
    );
\c_in[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_114,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(65)
    );
\c_in[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_113,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(66)
    );
\c_in[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8800F8008800"
    )
        port map (
      I0 => U0_n_112,
      I1 => \en_buf_reg[5]\(0),
      I2 => \en_buf_reg[5]\(3),
      I3 => \en_buf_reg[2]\,
      I4 => U0_n_111,
      I5 => \en_buf_reg[4]\,
      O => D(67)
    );
\c_in[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => \en_buf_reg[5]\(0),
      I1 => \en_buf_reg[5]\(3),
      I2 => \en_buf_reg[2]\,
      I3 => U0_n_111,
      I4 => \en_buf_reg[5]\(1),
      I5 => \en_buf_reg[5]\(2),
      O => D(68)
    );
\c_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_139,
      O => D(6)
    );
\c_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_138,
      O => D(7)
    );
\c_in[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_137,
      O => D(8)
    );
\c_in[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \en_buf_reg[5]\(3),
      I1 => \en_buf_reg[2]\,
      I2 => U0_n_136,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip_multiplier_35_1dsp is
  port (
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 68 downto 0 );
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of multiplier_35_1dsp_ip_multiplier_35_1dsp : entity is "multiplier_35_1dsp";
end multiplier_35_1dsp_ip_multiplier_35_1dsp;

architecture STRUCTURE of multiplier_35_1dsp_ip_multiplier_35_1dsp is
  signal \a_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[10]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[11]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[12]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[13]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[14]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[15]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[16]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[18]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[19]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[20]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[21]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[22]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[23]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[24]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[25]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[26]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[27]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[28]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[29]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[2]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[30]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[31]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[32]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[33]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[34]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[36]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[37]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[38]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[39]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[3]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[40]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[41]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[42]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[43]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[44]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[45]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[46]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[47]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[48]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[49]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[4]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[50]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[51]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[52]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[53]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[54]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[55]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[56]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[57]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[58]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[59]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[5]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[60]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[61]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[62]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[63]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[64]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[65]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[66]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[67]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[68]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[69]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[6]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[70]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[71]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[7]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[8]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq[9]_i_1_n_0\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[24]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[25]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[26]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[27]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[28]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[29]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[30]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[31]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[32]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[33]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[34]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[36]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[37]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[38]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[39]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[40]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[41]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[42]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[43]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[44]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[45]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[46]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[47]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[48]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[49]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[50]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[51]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[52]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[53]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[7]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[8]\ : STD_LOGIC;
  signal \a_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal \b_seq[0]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[10]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[11]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[12]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[13]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[14]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[15]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[16]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[18]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[19]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[1]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[20]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[21]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[22]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[23]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[24]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[25]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[26]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[27]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[28]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[29]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[2]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[30]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[31]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[32]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[33]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[34]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[35]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[36]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[37]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[38]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[39]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[3]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[40]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[41]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[42]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[43]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[44]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[45]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[46]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[47]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[48]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[49]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[4]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[50]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[51]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[52]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[53]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[54]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[55]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[56]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[57]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[58]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[59]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[5]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[60]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[61]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[62]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[63]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[64]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[65]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[66]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[67]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[68]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[69]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[6]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[70]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[71]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[7]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[8]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq[9]_i_1_n_0\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[10]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[11]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[12]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[13]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[14]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[15]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[16]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[18]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[19]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[20]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[21]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[22]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[23]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[24]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[25]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[26]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[27]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[28]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[29]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[2]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[30]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[31]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[32]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[33]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[34]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[35]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[36]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[37]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[38]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[39]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[3]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[40]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[41]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[42]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[43]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[44]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[45]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[46]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[47]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[48]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[49]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[4]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[50]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[51]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[52]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[53]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[5]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[6]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[7]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[8]\ : STD_LOGIC;
  signal \b_seq_reg_n_0_[9]\ : STD_LOGIC;
  signal \c_acc[11]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[11]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[15]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[19]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[23]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[27]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[31]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[35]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[39]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[3]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[43]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[47]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[51]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[55]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[59]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[63]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[67]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc[68]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_2_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_3_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_4_n_0\ : STD_LOGIC;
  signal \c_acc[7]_i_5_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[35]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[39]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[43]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[47]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[51]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[55]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[59]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[63]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[67]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[68]_i_1_n_7\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \c_acc_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal c_in : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \c_in[67]_i_2_n_0\ : STD_LOGIC;
  signal \c_in[68]_i_2_n_0\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[0]\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[1]\ : STD_LOGIC;
  signal \en_buf_reg_n_0_[6]\ : STD_LOGIC;
  signal \in\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal \^o_c\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal u_a : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal u_b : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_c_acc_reg[68]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_c_acc_reg[68]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \a_seq[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \a_seq[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \a_seq[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \a_seq[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \a_seq[13]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \a_seq[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \a_seq[15]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \a_seq[16]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \a_seq[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \a_seq[19]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \a_seq[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \a_seq[20]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \a_seq[21]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \a_seq[22]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \a_seq[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_seq[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_seq[25]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_seq[26]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \a_seq[27]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \a_seq[28]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \a_seq[29]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \a_seq[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \a_seq[30]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \a_seq[31]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \a_seq[32]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \a_seq[33]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \a_seq[34]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \a_seq[36]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \a_seq[37]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \a_seq[38]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \a_seq[39]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \a_seq[3]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \a_seq[40]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \a_seq[41]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \a_seq[42]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \a_seq[43]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \a_seq[44]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \a_seq[45]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \a_seq[46]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \a_seq[47]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \a_seq[48]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \a_seq[49]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \a_seq[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \a_seq[50]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_seq[51]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_seq[52]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_seq[53]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \a_seq[54]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \a_seq[55]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \a_seq[56]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \a_seq[57]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \a_seq[58]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \a_seq[59]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \a_seq[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \a_seq[60]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \a_seq[61]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \a_seq[62]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \a_seq[63]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \a_seq[64]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \a_seq[65]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \a_seq[66]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \a_seq[67]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \a_seq[68]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \a_seq[69]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \a_seq[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \a_seq[70]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \a_seq[71]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \a_seq[7]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \a_seq[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \a_seq[9]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \b_seq[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_seq[10]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_seq[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_seq[12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_seq[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_seq[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_seq[15]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_seq[16]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_seq[18]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_seq[19]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_seq[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_seq[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_seq[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_seq[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_seq[23]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_seq[24]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_seq[25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_seq[26]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_seq[27]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_seq[28]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_seq[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_seq[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \b_seq[30]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_seq[31]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_seq[32]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_seq[33]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_seq[34]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \b_seq[35]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_seq[36]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \b_seq[37]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \b_seq[38]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \b_seq[39]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \b_seq[3]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \b_seq[40]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_seq[41]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_seq[42]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_seq[43]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_seq[44]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_seq[45]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \b_seq[46]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \b_seq[47]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \b_seq[48]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \b_seq[49]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \b_seq[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \b_seq[50]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \b_seq[51]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \b_seq[52]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \b_seq[54]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \b_seq[55]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \b_seq[56]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \b_seq[57]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \b_seq[58]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \b_seq[59]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \b_seq[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \b_seq[60]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \b_seq[61]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \b_seq[62]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \b_seq[63]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \b_seq[64]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \b_seq[65]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \b_seq[66]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \b_seq[67]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \b_seq[68]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \b_seq[69]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \b_seq[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \b_seq[70]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \b_seq[71]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \b_seq[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \b_seq[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \b_seq[9]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \c_in[67]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \c_in[68]_i_2\ : label is "soft_lutpair9";
begin
  o_c(68 downto 0) <= \^o_c\(68 downto 0);
\a_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(0),
      O => \a_seq[0]_i_1_n_0\
    );
\a_seq[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(10),
      O => \a_seq[10]_i_1_n_0\
    );
\a_seq[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(11),
      O => \a_seq[11]_i_1_n_0\
    );
\a_seq[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(12),
      O => \a_seq[12]_i_1_n_0\
    );
\a_seq[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(13),
      O => \a_seq[13]_i_1_n_0\
    );
\a_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(14),
      O => \a_seq[14]_i_1_n_0\
    );
\a_seq[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(15),
      O => \a_seq[15]_i_1_n_0\
    );
\a_seq[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(16),
      O => \a_seq[16]_i_1_n_0\
    );
\a_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(0),
      I1 => \a_seq_reg_n_0_[0]\,
      I2 => i_en,
      O => \a_seq[18]_i_1_n_0\
    );
\a_seq[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(1),
      I1 => \a_seq_reg_n_0_[1]\,
      I2 => i_en,
      O => \a_seq[19]_i_1_n_0\
    );
\a_seq[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(1),
      O => \a_seq[1]_i_1_n_0\
    );
\a_seq[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(2),
      I1 => \a_seq_reg_n_0_[2]\,
      I2 => i_en,
      O => \a_seq[20]_i_1_n_0\
    );
\a_seq[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(3),
      I1 => \a_seq_reg_n_0_[3]\,
      I2 => i_en,
      O => \a_seq[21]_i_1_n_0\
    );
\a_seq[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(4),
      I1 => \a_seq_reg_n_0_[4]\,
      I2 => i_en,
      O => \a_seq[22]_i_1_n_0\
    );
\a_seq[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(5),
      I1 => \a_seq_reg_n_0_[5]\,
      I2 => i_en,
      O => \a_seq[23]_i_1_n_0\
    );
\a_seq[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(6),
      I1 => \a_seq_reg_n_0_[6]\,
      I2 => i_en,
      O => \a_seq[24]_i_1_n_0\
    );
\a_seq[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(7),
      I1 => \a_seq_reg_n_0_[7]\,
      I2 => i_en,
      O => \a_seq[25]_i_1_n_0\
    );
\a_seq[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(8),
      I1 => \a_seq_reg_n_0_[8]\,
      I2 => i_en,
      O => \a_seq[26]_i_1_n_0\
    );
\a_seq[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(9),
      I1 => \a_seq_reg_n_0_[9]\,
      I2 => i_en,
      O => \a_seq[27]_i_1_n_0\
    );
\a_seq[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(10),
      I1 => \a_seq_reg_n_0_[10]\,
      I2 => i_en,
      O => \a_seq[28]_i_1_n_0\
    );
\a_seq[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(11),
      I1 => \a_seq_reg_n_0_[11]\,
      I2 => i_en,
      O => \a_seq[29]_i_1_n_0\
    );
\a_seq[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(2),
      O => \a_seq[2]_i_1_n_0\
    );
\a_seq[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(12),
      I1 => \a_seq_reg_n_0_[12]\,
      I2 => i_en,
      O => \a_seq[30]_i_1_n_0\
    );
\a_seq[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(13),
      I1 => \a_seq_reg_n_0_[13]\,
      I2 => i_en,
      O => \a_seq[31]_i_1_n_0\
    );
\a_seq[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(14),
      I1 => \a_seq_reg_n_0_[14]\,
      I2 => i_en,
      O => \a_seq[32]_i_1_n_0\
    );
\a_seq[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(15),
      I1 => \a_seq_reg_n_0_[15]\,
      I2 => i_en,
      O => \a_seq[33]_i_1_n_0\
    );
\a_seq[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(16),
      I1 => \a_seq_reg_n_0_[16]\,
      I2 => i_en,
      O => \a_seq[34]_i_1_n_0\
    );
\a_seq[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(17),
      I1 => \a_seq_reg_n_0_[18]\,
      I2 => i_en,
      O => \a_seq[36]_i_1_n_0\
    );
\a_seq[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(18),
      I1 => \a_seq_reg_n_0_[19]\,
      I2 => i_en,
      O => \a_seq[37]_i_1_n_0\
    );
\a_seq[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(19),
      I1 => \a_seq_reg_n_0_[20]\,
      I2 => i_en,
      O => \a_seq[38]_i_1_n_0\
    );
\a_seq[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(20),
      I1 => \a_seq_reg_n_0_[21]\,
      I2 => i_en,
      O => \a_seq[39]_i_1_n_0\
    );
\a_seq[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(3),
      O => \a_seq[3]_i_1_n_0\
    );
\a_seq[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(21),
      I1 => \a_seq_reg_n_0_[22]\,
      I2 => i_en,
      O => \a_seq[40]_i_1_n_0\
    );
\a_seq[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(22),
      I1 => \a_seq_reg_n_0_[23]\,
      I2 => i_en,
      O => \a_seq[41]_i_1_n_0\
    );
\a_seq[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(23),
      I1 => \a_seq_reg_n_0_[24]\,
      I2 => i_en,
      O => \a_seq[42]_i_1_n_0\
    );
\a_seq[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(24),
      I1 => \a_seq_reg_n_0_[25]\,
      I2 => i_en,
      O => \a_seq[43]_i_1_n_0\
    );
\a_seq[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(25),
      I1 => \a_seq_reg_n_0_[26]\,
      I2 => i_en,
      O => \a_seq[44]_i_1_n_0\
    );
\a_seq[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(26),
      I1 => \a_seq_reg_n_0_[27]\,
      I2 => i_en,
      O => \a_seq[45]_i_1_n_0\
    );
\a_seq[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(27),
      I1 => \a_seq_reg_n_0_[28]\,
      I2 => i_en,
      O => \a_seq[46]_i_1_n_0\
    );
\a_seq[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(28),
      I1 => \a_seq_reg_n_0_[29]\,
      I2 => i_en,
      O => \a_seq[47]_i_1_n_0\
    );
\a_seq[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(29),
      I1 => \a_seq_reg_n_0_[30]\,
      I2 => i_en,
      O => \a_seq[48]_i_1_n_0\
    );
\a_seq[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(30),
      I1 => \a_seq_reg_n_0_[31]\,
      I2 => i_en,
      O => \a_seq[49]_i_1_n_0\
    );
\a_seq[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(4),
      O => \a_seq[4]_i_1_n_0\
    );
\a_seq[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(31),
      I1 => \a_seq_reg_n_0_[32]\,
      I2 => i_en,
      O => \a_seq[50]_i_1_n_0\
    );
\a_seq[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(32),
      I1 => \a_seq_reg_n_0_[33]\,
      I2 => i_en,
      O => \a_seq[51]_i_1_n_0\
    );
\a_seq[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(33),
      I1 => \a_seq_reg_n_0_[34]\,
      I2 => i_en,
      O => \a_seq[52]_i_1_n_0\
    );
\a_seq[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(34),
      O => \a_seq[53]_i_1_n_0\
    );
\a_seq[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(17),
      I1 => \a_seq_reg_n_0_[36]\,
      I2 => i_en,
      O => \a_seq[54]_i_1_n_0\
    );
\a_seq[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(18),
      I1 => \a_seq_reg_n_0_[37]\,
      I2 => i_en,
      O => \a_seq[55]_i_1_n_0\
    );
\a_seq[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(19),
      I1 => \a_seq_reg_n_0_[38]\,
      I2 => i_en,
      O => \a_seq[56]_i_1_n_0\
    );
\a_seq[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(20),
      I1 => \a_seq_reg_n_0_[39]\,
      I2 => i_en,
      O => \a_seq[57]_i_1_n_0\
    );
\a_seq[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(21),
      I1 => \a_seq_reg_n_0_[40]\,
      I2 => i_en,
      O => \a_seq[58]_i_1_n_0\
    );
\a_seq[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(22),
      I1 => \a_seq_reg_n_0_[41]\,
      I2 => i_en,
      O => \a_seq[59]_i_1_n_0\
    );
\a_seq[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(5),
      O => \a_seq[5]_i_1_n_0\
    );
\a_seq[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(23),
      I1 => \a_seq_reg_n_0_[42]\,
      I2 => i_en,
      O => \a_seq[60]_i_1_n_0\
    );
\a_seq[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(24),
      I1 => \a_seq_reg_n_0_[43]\,
      I2 => i_en,
      O => \a_seq[61]_i_1_n_0\
    );
\a_seq[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(25),
      I1 => \a_seq_reg_n_0_[44]\,
      I2 => i_en,
      O => \a_seq[62]_i_1_n_0\
    );
\a_seq[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(26),
      I1 => \a_seq_reg_n_0_[45]\,
      I2 => i_en,
      O => \a_seq[63]_i_1_n_0\
    );
\a_seq[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(27),
      I1 => \a_seq_reg_n_0_[46]\,
      I2 => i_en,
      O => \a_seq[64]_i_1_n_0\
    );
\a_seq[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(28),
      I1 => \a_seq_reg_n_0_[47]\,
      I2 => i_en,
      O => \a_seq[65]_i_1_n_0\
    );
\a_seq[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(29),
      I1 => \a_seq_reg_n_0_[48]\,
      I2 => i_en,
      O => \a_seq[66]_i_1_n_0\
    );
\a_seq[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(30),
      I1 => \a_seq_reg_n_0_[49]\,
      I2 => i_en,
      O => \a_seq[67]_i_1_n_0\
    );
\a_seq[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(31),
      I1 => \a_seq_reg_n_0_[50]\,
      I2 => i_en,
      O => \a_seq[68]_i_1_n_0\
    );
\a_seq[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(32),
      I1 => \a_seq_reg_n_0_[51]\,
      I2 => i_en,
      O => \a_seq[69]_i_1_n_0\
    );
\a_seq[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(6),
      O => \a_seq[6]_i_1_n_0\
    );
\a_seq[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(33),
      I1 => \a_seq_reg_n_0_[52]\,
      I2 => i_en,
      O => \a_seq[70]_i_1_n_0\
    );
\a_seq[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_a(34),
      I1 => \a_seq_reg_n_0_[53]\,
      I2 => i_en,
      O => \a_seq[71]_i_1_n_0\
    );
\a_seq[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(7),
      O => \a_seq[7]_i_1_n_0\
    );
\a_seq[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(8),
      O => \a_seq[8]_i_1_n_0\
    );
\a_seq[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_a(9),
      O => \a_seq[9]_i_1_n_0\
    );
\a_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[0]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[0]\
    );
\a_seq_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[10]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[10]\
    );
\a_seq_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[11]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[11]\
    );
\a_seq_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[12]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[12]\
    );
\a_seq_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[13]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[13]\
    );
\a_seq_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[14]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[14]\
    );
\a_seq_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[15]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[15]\
    );
\a_seq_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[16]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[16]\
    );
\a_seq_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[18]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[18]\
    );
\a_seq_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[19]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[19]\
    );
\a_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[1]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[1]\
    );
\a_seq_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[20]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[20]\
    );
\a_seq_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[21]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[21]\
    );
\a_seq_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[22]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[22]\
    );
\a_seq_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[23]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[23]\
    );
\a_seq_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[24]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[24]\
    );
\a_seq_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[25]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[25]\
    );
\a_seq_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[26]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[26]\
    );
\a_seq_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[27]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[27]\
    );
\a_seq_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[28]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[28]\
    );
\a_seq_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[29]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[29]\
    );
\a_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[2]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[2]\
    );
\a_seq_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[30]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[30]\
    );
\a_seq_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[31]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[31]\
    );
\a_seq_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[32]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[32]\
    );
\a_seq_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[33]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[33]\
    );
\a_seq_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[34]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[34]\
    );
\a_seq_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[36]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[36]\
    );
\a_seq_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[37]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[37]\
    );
\a_seq_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[38]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[38]\
    );
\a_seq_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[39]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[39]\
    );
\a_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[3]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[3]\
    );
\a_seq_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[40]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[40]\
    );
\a_seq_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[41]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[41]\
    );
\a_seq_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[42]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[42]\
    );
\a_seq_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[43]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[43]\
    );
\a_seq_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[44]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[44]\
    );
\a_seq_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[45]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[45]\
    );
\a_seq_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[46]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[46]\
    );
\a_seq_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[47]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[47]\
    );
\a_seq_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[48]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[48]\
    );
\a_seq_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[49]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[49]\
    );
\a_seq_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[4]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[4]\
    );
\a_seq_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[50]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[50]\
    );
\a_seq_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[51]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[51]\
    );
\a_seq_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[52]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[52]\
    );
\a_seq_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[53]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[53]\
    );
\a_seq_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[54]_i_1_n_0\,
      Q => u_a(0)
    );
\a_seq_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[55]_i_1_n_0\,
      Q => u_a(1)
    );
\a_seq_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[56]_i_1_n_0\,
      Q => u_a(2)
    );
\a_seq_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[57]_i_1_n_0\,
      Q => u_a(3)
    );
\a_seq_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[58]_i_1_n_0\,
      Q => u_a(4)
    );
\a_seq_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[59]_i_1_n_0\,
      Q => u_a(5)
    );
\a_seq_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[5]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[5]\
    );
\a_seq_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[60]_i_1_n_0\,
      Q => u_a(6)
    );
\a_seq_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[61]_i_1_n_0\,
      Q => u_a(7)
    );
\a_seq_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[62]_i_1_n_0\,
      Q => u_a(8)
    );
\a_seq_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[63]_i_1_n_0\,
      Q => u_a(9)
    );
\a_seq_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[64]_i_1_n_0\,
      Q => u_a(10)
    );
\a_seq_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[65]_i_1_n_0\,
      Q => u_a(11)
    );
\a_seq_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[66]_i_1_n_0\,
      Q => u_a(12)
    );
\a_seq_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[67]_i_1_n_0\,
      Q => u_a(13)
    );
\a_seq_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[68]_i_1_n_0\,
      Q => u_a(14)
    );
\a_seq_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[69]_i_1_n_0\,
      Q => u_a(15)
    );
\a_seq_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[6]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[6]\
    );
\a_seq_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[70]_i_1_n_0\,
      Q => u_a(16)
    );
\a_seq_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[71]_i_1_n_0\,
      Q => u_a(17)
    );
\a_seq_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[7]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[7]\
    );
\a_seq_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[8]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[8]\
    );
\a_seq_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \a_seq[9]_i_1_n_0\,
      Q => \a_seq_reg_n_0_[9]\
    );
\b_seq[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(0),
      O => \b_seq[0]_i_1_n_0\
    );
\b_seq[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(10),
      O => \b_seq[10]_i_1_n_0\
    );
\b_seq[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(11),
      O => \b_seq[11]_i_1_n_0\
    );
\b_seq[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(12),
      O => \b_seq[12]_i_1_n_0\
    );
\b_seq[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(13),
      O => \b_seq[13]_i_1_n_0\
    );
\b_seq[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(14),
      O => \b_seq[14]_i_1_n_0\
    );
\b_seq[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(15),
      O => \b_seq[15]_i_1_n_0\
    );
\b_seq[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(16),
      O => \b_seq[16]_i_1_n_0\
    );
\b_seq[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(17),
      I1 => \b_seq_reg_n_0_[0]\,
      I2 => i_en,
      O => \b_seq[18]_i_1_n_0\
    );
\b_seq[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(18),
      I1 => \b_seq_reg_n_0_[1]\,
      I2 => i_en,
      O => \b_seq[19]_i_1_n_0\
    );
\b_seq[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(1),
      O => \b_seq[1]_i_1_n_0\
    );
\b_seq[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(19),
      I1 => \b_seq_reg_n_0_[2]\,
      I2 => i_en,
      O => \b_seq[20]_i_1_n_0\
    );
\b_seq[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(20),
      I1 => \b_seq_reg_n_0_[3]\,
      I2 => i_en,
      O => \b_seq[21]_i_1_n_0\
    );
\b_seq[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(21),
      I1 => \b_seq_reg_n_0_[4]\,
      I2 => i_en,
      O => \b_seq[22]_i_1_n_0\
    );
\b_seq[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(22),
      I1 => \b_seq_reg_n_0_[5]\,
      I2 => i_en,
      O => \b_seq[23]_i_1_n_0\
    );
\b_seq[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(23),
      I1 => \b_seq_reg_n_0_[6]\,
      I2 => i_en,
      O => \b_seq[24]_i_1_n_0\
    );
\b_seq[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(24),
      I1 => \b_seq_reg_n_0_[7]\,
      I2 => i_en,
      O => \b_seq[25]_i_1_n_0\
    );
\b_seq[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(25),
      I1 => \b_seq_reg_n_0_[8]\,
      I2 => i_en,
      O => \b_seq[26]_i_1_n_0\
    );
\b_seq[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(26),
      I1 => \b_seq_reg_n_0_[9]\,
      I2 => i_en,
      O => \b_seq[27]_i_1_n_0\
    );
\b_seq[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(27),
      I1 => \b_seq_reg_n_0_[10]\,
      I2 => i_en,
      O => \b_seq[28]_i_1_n_0\
    );
\b_seq[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(28),
      I1 => \b_seq_reg_n_0_[11]\,
      I2 => i_en,
      O => \b_seq[29]_i_1_n_0\
    );
\b_seq[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(2),
      O => \b_seq[2]_i_1_n_0\
    );
\b_seq[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(29),
      I1 => \b_seq_reg_n_0_[12]\,
      I2 => i_en,
      O => \b_seq[30]_i_1_n_0\
    );
\b_seq[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(30),
      I1 => \b_seq_reg_n_0_[13]\,
      I2 => i_en,
      O => \b_seq[31]_i_1_n_0\
    );
\b_seq[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(31),
      I1 => \b_seq_reg_n_0_[14]\,
      I2 => i_en,
      O => \b_seq[32]_i_1_n_0\
    );
\b_seq[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(32),
      I1 => \b_seq_reg_n_0_[15]\,
      I2 => i_en,
      O => \b_seq[33]_i_1_n_0\
    );
\b_seq[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(33),
      I1 => \b_seq_reg_n_0_[16]\,
      I2 => i_en,
      O => \b_seq[34]_i_1_n_0\
    );
\b_seq[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(34),
      O => \b_seq[35]_i_1_n_0\
    );
\b_seq[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(0),
      I1 => \b_seq_reg_n_0_[18]\,
      I2 => i_en,
      O => \b_seq[36]_i_1_n_0\
    );
\b_seq[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(1),
      I1 => \b_seq_reg_n_0_[19]\,
      I2 => i_en,
      O => \b_seq[37]_i_1_n_0\
    );
\b_seq[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(2),
      I1 => \b_seq_reg_n_0_[20]\,
      I2 => i_en,
      O => \b_seq[38]_i_1_n_0\
    );
\b_seq[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(3),
      I1 => \b_seq_reg_n_0_[21]\,
      I2 => i_en,
      O => \b_seq[39]_i_1_n_0\
    );
\b_seq[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(3),
      O => \b_seq[3]_i_1_n_0\
    );
\b_seq[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(4),
      I1 => \b_seq_reg_n_0_[22]\,
      I2 => i_en,
      O => \b_seq[40]_i_1_n_0\
    );
\b_seq[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(5),
      I1 => \b_seq_reg_n_0_[23]\,
      I2 => i_en,
      O => \b_seq[41]_i_1_n_0\
    );
\b_seq[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(6),
      I1 => \b_seq_reg_n_0_[24]\,
      I2 => i_en,
      O => \b_seq[42]_i_1_n_0\
    );
\b_seq[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(7),
      I1 => \b_seq_reg_n_0_[25]\,
      I2 => i_en,
      O => \b_seq[43]_i_1_n_0\
    );
\b_seq[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(8),
      I1 => \b_seq_reg_n_0_[26]\,
      I2 => i_en,
      O => \b_seq[44]_i_1_n_0\
    );
\b_seq[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(9),
      I1 => \b_seq_reg_n_0_[27]\,
      I2 => i_en,
      O => \b_seq[45]_i_1_n_0\
    );
\b_seq[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(10),
      I1 => \b_seq_reg_n_0_[28]\,
      I2 => i_en,
      O => \b_seq[46]_i_1_n_0\
    );
\b_seq[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(11),
      I1 => \b_seq_reg_n_0_[29]\,
      I2 => i_en,
      O => \b_seq[47]_i_1_n_0\
    );
\b_seq[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(12),
      I1 => \b_seq_reg_n_0_[30]\,
      I2 => i_en,
      O => \b_seq[48]_i_1_n_0\
    );
\b_seq[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(13),
      I1 => \b_seq_reg_n_0_[31]\,
      I2 => i_en,
      O => \b_seq[49]_i_1_n_0\
    );
\b_seq[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(4),
      O => \b_seq[4]_i_1_n_0\
    );
\b_seq[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(14),
      I1 => \b_seq_reg_n_0_[32]\,
      I2 => i_en,
      O => \b_seq[50]_i_1_n_0\
    );
\b_seq[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(15),
      I1 => \b_seq_reg_n_0_[33]\,
      I2 => i_en,
      O => \b_seq[51]_i_1_n_0\
    );
\b_seq[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(16),
      I1 => \b_seq_reg_n_0_[34]\,
      I2 => i_en,
      O => \b_seq[52]_i_1_n_0\
    );
\b_seq[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_seq_reg_n_0_[35]\,
      I1 => i_en,
      O => \b_seq[53]_i_1_n_0\
    );
\b_seq[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(17),
      I1 => \b_seq_reg_n_0_[36]\,
      I2 => i_en,
      O => \b_seq[54]_i_1_n_0\
    );
\b_seq[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(18),
      I1 => \b_seq_reg_n_0_[37]\,
      I2 => i_en,
      O => \b_seq[55]_i_1_n_0\
    );
\b_seq[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(19),
      I1 => \b_seq_reg_n_0_[38]\,
      I2 => i_en,
      O => \b_seq[56]_i_1_n_0\
    );
\b_seq[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(20),
      I1 => \b_seq_reg_n_0_[39]\,
      I2 => i_en,
      O => \b_seq[57]_i_1_n_0\
    );
\b_seq[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(21),
      I1 => \b_seq_reg_n_0_[40]\,
      I2 => i_en,
      O => \b_seq[58]_i_1_n_0\
    );
\b_seq[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(22),
      I1 => \b_seq_reg_n_0_[41]\,
      I2 => i_en,
      O => \b_seq[59]_i_1_n_0\
    );
\b_seq[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(5),
      O => \b_seq[5]_i_1_n_0\
    );
\b_seq[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(23),
      I1 => \b_seq_reg_n_0_[42]\,
      I2 => i_en,
      O => \b_seq[60]_i_1_n_0\
    );
\b_seq[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(24),
      I1 => \b_seq_reg_n_0_[43]\,
      I2 => i_en,
      O => \b_seq[61]_i_1_n_0\
    );
\b_seq[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(25),
      I1 => \b_seq_reg_n_0_[44]\,
      I2 => i_en,
      O => \b_seq[62]_i_1_n_0\
    );
\b_seq[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(26),
      I1 => \b_seq_reg_n_0_[45]\,
      I2 => i_en,
      O => \b_seq[63]_i_1_n_0\
    );
\b_seq[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(27),
      I1 => \b_seq_reg_n_0_[46]\,
      I2 => i_en,
      O => \b_seq[64]_i_1_n_0\
    );
\b_seq[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(28),
      I1 => \b_seq_reg_n_0_[47]\,
      I2 => i_en,
      O => \b_seq[65]_i_1_n_0\
    );
\b_seq[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(29),
      I1 => \b_seq_reg_n_0_[48]\,
      I2 => i_en,
      O => \b_seq[66]_i_1_n_0\
    );
\b_seq[67]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(30),
      I1 => \b_seq_reg_n_0_[49]\,
      I2 => i_en,
      O => \b_seq[67]_i_1_n_0\
    );
\b_seq[68]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(31),
      I1 => \b_seq_reg_n_0_[50]\,
      I2 => i_en,
      O => \b_seq[68]_i_1_n_0\
    );
\b_seq[69]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(32),
      I1 => \b_seq_reg_n_0_[51]\,
      I2 => i_en,
      O => \b_seq[69]_i_1_n_0\
    );
\b_seq[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(6),
      O => \b_seq[6]_i_1_n_0\
    );
\b_seq[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(33),
      I1 => \b_seq_reg_n_0_[52]\,
      I2 => i_en,
      O => \b_seq[70]_i_1_n_0\
    );
\b_seq[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => i_b(34),
      I1 => \b_seq_reg_n_0_[53]\,
      I2 => i_en,
      O => \b_seq[71]_i_1_n_0\
    );
\b_seq[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(7),
      O => \b_seq[7]_i_1_n_0\
    );
\b_seq[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(8),
      O => \b_seq[8]_i_1_n_0\
    );
\b_seq[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_en,
      I1 => i_b(9),
      O => \b_seq[9]_i_1_n_0\
    );
\b_seq_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[0]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[0]\
    );
\b_seq_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[10]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[10]\
    );
\b_seq_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[11]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[11]\
    );
\b_seq_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[12]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[12]\
    );
\b_seq_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[13]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[13]\
    );
\b_seq_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[14]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[14]\
    );
\b_seq_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[15]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[15]\
    );
\b_seq_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[16]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[16]\
    );
\b_seq_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[18]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[18]\
    );
\b_seq_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[19]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[19]\
    );
\b_seq_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[1]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[1]\
    );
\b_seq_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[20]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[20]\
    );
\b_seq_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[21]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[21]\
    );
\b_seq_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[22]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[22]\
    );
\b_seq_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[23]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[23]\
    );
\b_seq_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[24]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[24]\
    );
\b_seq_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[25]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[25]\
    );
\b_seq_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[26]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[26]\
    );
\b_seq_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[27]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[27]\
    );
\b_seq_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[28]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[28]\
    );
\b_seq_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[29]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[29]\
    );
\b_seq_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[2]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[2]\
    );
\b_seq_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[30]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[30]\
    );
\b_seq_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[31]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[31]\
    );
\b_seq_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[32]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[32]\
    );
\b_seq_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[33]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[33]\
    );
\b_seq_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[34]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[34]\
    );
\b_seq_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[35]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[35]\
    );
\b_seq_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[36]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[36]\
    );
\b_seq_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[37]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[37]\
    );
\b_seq_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[38]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[38]\
    );
\b_seq_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[39]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[39]\
    );
\b_seq_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[3]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[3]\
    );
\b_seq_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[40]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[40]\
    );
\b_seq_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[41]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[41]\
    );
\b_seq_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[42]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[42]\
    );
\b_seq_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[43]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[43]\
    );
\b_seq_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[44]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[44]\
    );
\b_seq_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[45]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[45]\
    );
\b_seq_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[46]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[46]\
    );
\b_seq_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[47]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[47]\
    );
\b_seq_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[48]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[48]\
    );
\b_seq_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[49]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[49]\
    );
\b_seq_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[4]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[4]\
    );
\b_seq_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[50]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[50]\
    );
\b_seq_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[51]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[51]\
    );
\b_seq_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[52]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[52]\
    );
\b_seq_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[53]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[53]\
    );
\b_seq_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[54]_i_1_n_0\,
      Q => u_b(0)
    );
\b_seq_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[55]_i_1_n_0\,
      Q => u_b(1)
    );
\b_seq_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[56]_i_1_n_0\,
      Q => u_b(2)
    );
\b_seq_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[57]_i_1_n_0\,
      Q => u_b(3)
    );
\b_seq_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[58]_i_1_n_0\,
      Q => u_b(4)
    );
\b_seq_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[59]_i_1_n_0\,
      Q => u_b(5)
    );
\b_seq_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[5]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[5]\
    );
\b_seq_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[60]_i_1_n_0\,
      Q => u_b(6)
    );
\b_seq_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[61]_i_1_n_0\,
      Q => u_b(7)
    );
\b_seq_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[62]_i_1_n_0\,
      Q => u_b(8)
    );
\b_seq_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[63]_i_1_n_0\,
      Q => u_b(9)
    );
\b_seq_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[64]_i_1_n_0\,
      Q => u_b(10)
    );
\b_seq_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[65]_i_1_n_0\,
      Q => u_b(11)
    );
\b_seq_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[66]_i_1_n_0\,
      Q => u_b(12)
    );
\b_seq_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[67]_i_1_n_0\,
      Q => u_b(13)
    );
\b_seq_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[68]_i_1_n_0\,
      Q => u_b(14)
    );
\b_seq_reg[69]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[69]_i_1_n_0\,
      Q => u_b(15)
    );
\b_seq_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[6]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[6]\
    );
\b_seq_reg[70]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[70]_i_1_n_0\,
      Q => u_b(16)
    );
\b_seq_reg[71]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[71]_i_1_n_0\,
      Q => u_b(17)
    );
\b_seq_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[7]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[7]\
    );
\b_seq_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[8]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[8]\
    );
\b_seq_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \b_seq[9]_i_1_n_0\,
      Q => \b_seq_reg_n_0_[9]\
    );
\c_acc[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(11),
      I1 => sel0(1),
      I2 => \^o_c\(11),
      O => \c_acc[11]_i_2_n_0\
    );
\c_acc[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(10),
      I1 => sel0(1),
      I2 => \^o_c\(10),
      O => \c_acc[11]_i_3_n_0\
    );
\c_acc[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(9),
      I1 => sel0(1),
      I2 => \^o_c\(9),
      O => \c_acc[11]_i_4_n_0\
    );
\c_acc[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(8),
      I1 => sel0(1),
      I2 => \^o_c\(8),
      O => \c_acc[11]_i_5_n_0\
    );
\c_acc[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(15),
      I1 => sel0(1),
      I2 => \^o_c\(15),
      O => \c_acc[15]_i_2_n_0\
    );
\c_acc[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(14),
      I1 => sel0(1),
      I2 => \^o_c\(14),
      O => \c_acc[15]_i_3_n_0\
    );
\c_acc[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(13),
      I1 => sel0(1),
      I2 => \^o_c\(13),
      O => \c_acc[15]_i_4_n_0\
    );
\c_acc[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(12),
      I1 => sel0(1),
      I2 => \^o_c\(12),
      O => \c_acc[15]_i_5_n_0\
    );
\c_acc[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(19),
      I1 => sel0(1),
      I2 => \^o_c\(19),
      O => \c_acc[19]_i_2_n_0\
    );
\c_acc[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(18),
      I1 => sel0(1),
      I2 => \^o_c\(18),
      O => \c_acc[19]_i_3_n_0\
    );
\c_acc[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(17),
      I1 => sel0(1),
      I2 => \^o_c\(17),
      O => \c_acc[19]_i_4_n_0\
    );
\c_acc[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(16),
      I1 => sel0(1),
      I2 => \^o_c\(16),
      O => \c_acc[19]_i_5_n_0\
    );
\c_acc[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(23),
      I1 => sel0(1),
      I2 => \^o_c\(23),
      O => \c_acc[23]_i_2_n_0\
    );
\c_acc[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(22),
      I1 => sel0(1),
      I2 => \^o_c\(22),
      O => \c_acc[23]_i_3_n_0\
    );
\c_acc[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(21),
      I1 => sel0(1),
      I2 => \^o_c\(21),
      O => \c_acc[23]_i_4_n_0\
    );
\c_acc[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(20),
      I1 => sel0(1),
      I2 => \^o_c\(20),
      O => \c_acc[23]_i_5_n_0\
    );
\c_acc[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(27),
      I1 => sel0(1),
      I2 => \^o_c\(27),
      O => \c_acc[27]_i_2_n_0\
    );
\c_acc[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(26),
      I1 => sel0(1),
      I2 => \^o_c\(26),
      O => \c_acc[27]_i_3_n_0\
    );
\c_acc[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(25),
      I1 => sel0(1),
      I2 => \^o_c\(25),
      O => \c_acc[27]_i_4_n_0\
    );
\c_acc[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(24),
      I1 => sel0(1),
      I2 => \^o_c\(24),
      O => \c_acc[27]_i_5_n_0\
    );
\c_acc[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(31),
      I1 => sel0(1),
      I2 => \^o_c\(31),
      O => \c_acc[31]_i_2_n_0\
    );
\c_acc[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(30),
      I1 => sel0(1),
      I2 => \^o_c\(30),
      O => \c_acc[31]_i_3_n_0\
    );
\c_acc[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(29),
      I1 => sel0(1),
      I2 => \^o_c\(29),
      O => \c_acc[31]_i_4_n_0\
    );
\c_acc[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(28),
      I1 => sel0(1),
      I2 => \^o_c\(28),
      O => \c_acc[31]_i_5_n_0\
    );
\c_acc[35]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(35),
      I1 => sel0(1),
      I2 => \^o_c\(35),
      O => \c_acc[35]_i_2_n_0\
    );
\c_acc[35]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(34),
      I1 => sel0(1),
      I2 => \^o_c\(34),
      O => \c_acc[35]_i_3_n_0\
    );
\c_acc[35]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(33),
      I1 => sel0(1),
      I2 => \^o_c\(33),
      O => \c_acc[35]_i_4_n_0\
    );
\c_acc[35]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(32),
      I1 => sel0(1),
      I2 => \^o_c\(32),
      O => \c_acc[35]_i_5_n_0\
    );
\c_acc[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(39),
      I1 => sel0(1),
      I2 => \^o_c\(39),
      O => \c_acc[39]_i_2_n_0\
    );
\c_acc[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(38),
      I1 => sel0(1),
      I2 => \^o_c\(38),
      O => \c_acc[39]_i_3_n_0\
    );
\c_acc[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(37),
      I1 => sel0(1),
      I2 => \^o_c\(37),
      O => \c_acc[39]_i_4_n_0\
    );
\c_acc[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(36),
      I1 => sel0(1),
      I2 => \^o_c\(36),
      O => \c_acc[39]_i_5_n_0\
    );
\c_acc[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(3),
      I1 => sel0(1),
      I2 => \^o_c\(3),
      O => \c_acc[3]_i_2_n_0\
    );
\c_acc[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(2),
      I1 => sel0(1),
      I2 => \^o_c\(2),
      O => \c_acc[3]_i_3_n_0\
    );
\c_acc[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(1),
      I1 => sel0(1),
      I2 => \^o_c\(1),
      O => \c_acc[3]_i_4_n_0\
    );
\c_acc[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(0),
      I1 => sel0(1),
      I2 => \^o_c\(0),
      O => \c_acc[3]_i_5_n_0\
    );
\c_acc[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(43),
      I1 => sel0(1),
      I2 => \^o_c\(43),
      O => \c_acc[43]_i_2_n_0\
    );
\c_acc[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(42),
      I1 => sel0(1),
      I2 => \^o_c\(42),
      O => \c_acc[43]_i_3_n_0\
    );
\c_acc[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(41),
      I1 => sel0(1),
      I2 => \^o_c\(41),
      O => \c_acc[43]_i_4_n_0\
    );
\c_acc[43]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(40),
      I1 => sel0(1),
      I2 => \^o_c\(40),
      O => \c_acc[43]_i_5_n_0\
    );
\c_acc[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(47),
      I1 => sel0(1),
      I2 => \^o_c\(47),
      O => \c_acc[47]_i_2_n_0\
    );
\c_acc[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(46),
      I1 => sel0(1),
      I2 => \^o_c\(46),
      O => \c_acc[47]_i_3_n_0\
    );
\c_acc[47]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(45),
      I1 => sel0(1),
      I2 => \^o_c\(45),
      O => \c_acc[47]_i_4_n_0\
    );
\c_acc[47]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(44),
      I1 => sel0(1),
      I2 => \^o_c\(44),
      O => \c_acc[47]_i_5_n_0\
    );
\c_acc[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(51),
      I1 => sel0(1),
      I2 => \^o_c\(51),
      O => \c_acc[51]_i_2_n_0\
    );
\c_acc[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(50),
      I1 => sel0(1),
      I2 => \^o_c\(50),
      O => \c_acc[51]_i_3_n_0\
    );
\c_acc[51]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(49),
      I1 => sel0(1),
      I2 => \^o_c\(49),
      O => \c_acc[51]_i_4_n_0\
    );
\c_acc[51]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(48),
      I1 => sel0(1),
      I2 => \^o_c\(48),
      O => \c_acc[51]_i_5_n_0\
    );
\c_acc[55]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(55),
      I1 => sel0(1),
      I2 => \^o_c\(55),
      O => \c_acc[55]_i_2_n_0\
    );
\c_acc[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(54),
      I1 => sel0(1),
      I2 => \^o_c\(54),
      O => \c_acc[55]_i_3_n_0\
    );
\c_acc[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(53),
      I1 => sel0(1),
      I2 => \^o_c\(53),
      O => \c_acc[55]_i_4_n_0\
    );
\c_acc[55]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(52),
      I1 => sel0(1),
      I2 => \^o_c\(52),
      O => \c_acc[55]_i_5_n_0\
    );
\c_acc[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(59),
      I1 => sel0(1),
      I2 => \^o_c\(59),
      O => \c_acc[59]_i_2_n_0\
    );
\c_acc[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(58),
      I1 => sel0(1),
      I2 => \^o_c\(58),
      O => \c_acc[59]_i_3_n_0\
    );
\c_acc[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(57),
      I1 => sel0(1),
      I2 => \^o_c\(57),
      O => \c_acc[59]_i_4_n_0\
    );
\c_acc[59]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(56),
      I1 => sel0(1),
      I2 => \^o_c\(56),
      O => \c_acc[59]_i_5_n_0\
    );
\c_acc[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(63),
      I1 => sel0(1),
      I2 => \^o_c\(63),
      O => \c_acc[63]_i_2_n_0\
    );
\c_acc[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(62),
      I1 => sel0(1),
      I2 => \^o_c\(62),
      O => \c_acc[63]_i_3_n_0\
    );
\c_acc[63]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(61),
      I1 => sel0(1),
      I2 => \^o_c\(61),
      O => \c_acc[63]_i_4_n_0\
    );
\c_acc[63]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(60),
      I1 => sel0(1),
      I2 => \^o_c\(60),
      O => \c_acc[63]_i_5_n_0\
    );
\c_acc[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(67),
      I1 => sel0(1),
      I2 => \^o_c\(67),
      O => \c_acc[67]_i_2_n_0\
    );
\c_acc[67]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(66),
      I1 => sel0(1),
      I2 => \^o_c\(66),
      O => \c_acc[67]_i_3_n_0\
    );
\c_acc[67]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(65),
      I1 => sel0(1),
      I2 => \^o_c\(65),
      O => \c_acc[67]_i_4_n_0\
    );
\c_acc[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(64),
      I1 => sel0(1),
      I2 => \^o_c\(64),
      O => \c_acc[67]_i_5_n_0\
    );
\c_acc[68]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(68),
      I1 => sel0(1),
      I2 => \^o_c\(68),
      O => \c_acc[68]_i_2_n_0\
    );
\c_acc[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(7),
      I1 => sel0(1),
      I2 => \^o_c\(7),
      O => \c_acc[7]_i_2_n_0\
    );
\c_acc[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(6),
      I1 => sel0(1),
      I2 => \^o_c\(6),
      O => \c_acc[7]_i_3_n_0\
    );
\c_acc[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(5),
      I1 => sel0(1),
      I2 => \^o_c\(5),
      O => \c_acc[7]_i_4_n_0\
    );
\c_acc[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \in\(4),
      I1 => sel0(1),
      I2 => \^o_c\(4),
      O => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_7\,
      Q => \^o_c\(0)
    );
\c_acc_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_5\,
      Q => \^o_c\(10)
    );
\c_acc_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_4\,
      Q => \^o_c\(11)
    );
\c_acc_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[7]_i_1_n_0\,
      CO(3) => \c_acc_reg[11]_i_1_n_0\,
      CO(2) => \c_acc_reg[11]_i_1_n_1\,
      CO(1) => \c_acc_reg[11]_i_1_n_2\,
      CO(0) => \c_acc_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(11 downto 8),
      O(3) => \c_acc_reg[11]_i_1_n_4\,
      O(2) => \c_acc_reg[11]_i_1_n_5\,
      O(1) => \c_acc_reg[11]_i_1_n_6\,
      O(0) => \c_acc_reg[11]_i_1_n_7\,
      S(3) => \c_acc[11]_i_2_n_0\,
      S(2) => \c_acc[11]_i_3_n_0\,
      S(1) => \c_acc[11]_i_4_n_0\,
      S(0) => \c_acc[11]_i_5_n_0\
    );
\c_acc_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_7\,
      Q => \^o_c\(12)
    );
\c_acc_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_6\,
      Q => \^o_c\(13)
    );
\c_acc_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_5\,
      Q => \^o_c\(14)
    );
\c_acc_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[15]_i_1_n_4\,
      Q => \^o_c\(15)
    );
\c_acc_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[11]_i_1_n_0\,
      CO(3) => \c_acc_reg[15]_i_1_n_0\,
      CO(2) => \c_acc_reg[15]_i_1_n_1\,
      CO(1) => \c_acc_reg[15]_i_1_n_2\,
      CO(0) => \c_acc_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(15 downto 12),
      O(3) => \c_acc_reg[15]_i_1_n_4\,
      O(2) => \c_acc_reg[15]_i_1_n_5\,
      O(1) => \c_acc_reg[15]_i_1_n_6\,
      O(0) => \c_acc_reg[15]_i_1_n_7\,
      S(3) => \c_acc[15]_i_2_n_0\,
      S(2) => \c_acc[15]_i_3_n_0\,
      S(1) => \c_acc[15]_i_4_n_0\,
      S(0) => \c_acc[15]_i_5_n_0\
    );
\c_acc_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_7\,
      Q => \^o_c\(16)
    );
\c_acc_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_6\,
      Q => \^o_c\(17)
    );
\c_acc_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_5\,
      Q => \^o_c\(18)
    );
\c_acc_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[19]_i_1_n_4\,
      Q => \^o_c\(19)
    );
\c_acc_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[15]_i_1_n_0\,
      CO(3) => \c_acc_reg[19]_i_1_n_0\,
      CO(2) => \c_acc_reg[19]_i_1_n_1\,
      CO(1) => \c_acc_reg[19]_i_1_n_2\,
      CO(0) => \c_acc_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(19 downto 16),
      O(3) => \c_acc_reg[19]_i_1_n_4\,
      O(2) => \c_acc_reg[19]_i_1_n_5\,
      O(1) => \c_acc_reg[19]_i_1_n_6\,
      O(0) => \c_acc_reg[19]_i_1_n_7\,
      S(3) => \c_acc[19]_i_2_n_0\,
      S(2) => \c_acc[19]_i_3_n_0\,
      S(1) => \c_acc[19]_i_4_n_0\,
      S(0) => \c_acc[19]_i_5_n_0\
    );
\c_acc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_6\,
      Q => \^o_c\(1)
    );
\c_acc_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_7\,
      Q => \^o_c\(20)
    );
\c_acc_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_6\,
      Q => \^o_c\(21)
    );
\c_acc_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_5\,
      Q => \^o_c\(22)
    );
\c_acc_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[23]_i_1_n_4\,
      Q => \^o_c\(23)
    );
\c_acc_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[19]_i_1_n_0\,
      CO(3) => \c_acc_reg[23]_i_1_n_0\,
      CO(2) => \c_acc_reg[23]_i_1_n_1\,
      CO(1) => \c_acc_reg[23]_i_1_n_2\,
      CO(0) => \c_acc_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(23 downto 20),
      O(3) => \c_acc_reg[23]_i_1_n_4\,
      O(2) => \c_acc_reg[23]_i_1_n_5\,
      O(1) => \c_acc_reg[23]_i_1_n_6\,
      O(0) => \c_acc_reg[23]_i_1_n_7\,
      S(3) => \c_acc[23]_i_2_n_0\,
      S(2) => \c_acc[23]_i_3_n_0\,
      S(1) => \c_acc[23]_i_4_n_0\,
      S(0) => \c_acc[23]_i_5_n_0\
    );
\c_acc_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_7\,
      Q => \^o_c\(24)
    );
\c_acc_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_6\,
      Q => \^o_c\(25)
    );
\c_acc_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_5\,
      Q => \^o_c\(26)
    );
\c_acc_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[27]_i_1_n_4\,
      Q => \^o_c\(27)
    );
\c_acc_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[23]_i_1_n_0\,
      CO(3) => \c_acc_reg[27]_i_1_n_0\,
      CO(2) => \c_acc_reg[27]_i_1_n_1\,
      CO(1) => \c_acc_reg[27]_i_1_n_2\,
      CO(0) => \c_acc_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(27 downto 24),
      O(3) => \c_acc_reg[27]_i_1_n_4\,
      O(2) => \c_acc_reg[27]_i_1_n_5\,
      O(1) => \c_acc_reg[27]_i_1_n_6\,
      O(0) => \c_acc_reg[27]_i_1_n_7\,
      S(3) => \c_acc[27]_i_2_n_0\,
      S(2) => \c_acc[27]_i_3_n_0\,
      S(1) => \c_acc[27]_i_4_n_0\,
      S(0) => \c_acc[27]_i_5_n_0\
    );
\c_acc_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_7\,
      Q => \^o_c\(28)
    );
\c_acc_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_6\,
      Q => \^o_c\(29)
    );
\c_acc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_5\,
      Q => \^o_c\(2)
    );
\c_acc_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_5\,
      Q => \^o_c\(30)
    );
\c_acc_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[31]_i_1_n_4\,
      Q => \^o_c\(31)
    );
\c_acc_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[27]_i_1_n_0\,
      CO(3) => \c_acc_reg[31]_i_1_n_0\,
      CO(2) => \c_acc_reg[31]_i_1_n_1\,
      CO(1) => \c_acc_reg[31]_i_1_n_2\,
      CO(0) => \c_acc_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(31 downto 28),
      O(3) => \c_acc_reg[31]_i_1_n_4\,
      O(2) => \c_acc_reg[31]_i_1_n_5\,
      O(1) => \c_acc_reg[31]_i_1_n_6\,
      O(0) => \c_acc_reg[31]_i_1_n_7\,
      S(3) => \c_acc[31]_i_2_n_0\,
      S(2) => \c_acc[31]_i_3_n_0\,
      S(1) => \c_acc[31]_i_4_n_0\,
      S(0) => \c_acc[31]_i_5_n_0\
    );
\c_acc_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_7\,
      Q => \^o_c\(32)
    );
\c_acc_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_6\,
      Q => \^o_c\(33)
    );
\c_acc_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_5\,
      Q => \^o_c\(34)
    );
\c_acc_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[35]_i_1_n_4\,
      Q => \^o_c\(35)
    );
\c_acc_reg[35]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[31]_i_1_n_0\,
      CO(3) => \c_acc_reg[35]_i_1_n_0\,
      CO(2) => \c_acc_reg[35]_i_1_n_1\,
      CO(1) => \c_acc_reg[35]_i_1_n_2\,
      CO(0) => \c_acc_reg[35]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(35 downto 32),
      O(3) => \c_acc_reg[35]_i_1_n_4\,
      O(2) => \c_acc_reg[35]_i_1_n_5\,
      O(1) => \c_acc_reg[35]_i_1_n_6\,
      O(0) => \c_acc_reg[35]_i_1_n_7\,
      S(3) => \c_acc[35]_i_2_n_0\,
      S(2) => \c_acc[35]_i_3_n_0\,
      S(1) => \c_acc[35]_i_4_n_0\,
      S(0) => \c_acc[35]_i_5_n_0\
    );
\c_acc_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_7\,
      Q => \^o_c\(36)
    );
\c_acc_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_6\,
      Q => \^o_c\(37)
    );
\c_acc_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_5\,
      Q => \^o_c\(38)
    );
\c_acc_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[39]_i_1_n_4\,
      Q => \^o_c\(39)
    );
\c_acc_reg[39]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[35]_i_1_n_0\,
      CO(3) => \c_acc_reg[39]_i_1_n_0\,
      CO(2) => \c_acc_reg[39]_i_1_n_1\,
      CO(1) => \c_acc_reg[39]_i_1_n_2\,
      CO(0) => \c_acc_reg[39]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(39 downto 36),
      O(3) => \c_acc_reg[39]_i_1_n_4\,
      O(2) => \c_acc_reg[39]_i_1_n_5\,
      O(1) => \c_acc_reg[39]_i_1_n_6\,
      O(0) => \c_acc_reg[39]_i_1_n_7\,
      S(3) => \c_acc[39]_i_2_n_0\,
      S(2) => \c_acc[39]_i_3_n_0\,
      S(1) => \c_acc[39]_i_4_n_0\,
      S(0) => \c_acc[39]_i_5_n_0\
    );
\c_acc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[3]_i_1_n_4\,
      Q => \^o_c\(3)
    );
\c_acc_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \c_acc_reg[3]_i_1_n_0\,
      CO(2) => \c_acc_reg[3]_i_1_n_1\,
      CO(1) => \c_acc_reg[3]_i_1_n_2\,
      CO(0) => \c_acc_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(3 downto 0),
      O(3) => \c_acc_reg[3]_i_1_n_4\,
      O(2) => \c_acc_reg[3]_i_1_n_5\,
      O(1) => \c_acc_reg[3]_i_1_n_6\,
      O(0) => \c_acc_reg[3]_i_1_n_7\,
      S(3) => \c_acc[3]_i_2_n_0\,
      S(2) => \c_acc[3]_i_3_n_0\,
      S(1) => \c_acc[3]_i_4_n_0\,
      S(0) => \c_acc[3]_i_5_n_0\
    );
\c_acc_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_7\,
      Q => \^o_c\(40)
    );
\c_acc_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_6\,
      Q => \^o_c\(41)
    );
\c_acc_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_5\,
      Q => \^o_c\(42)
    );
\c_acc_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[43]_i_1_n_4\,
      Q => \^o_c\(43)
    );
\c_acc_reg[43]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[39]_i_1_n_0\,
      CO(3) => \c_acc_reg[43]_i_1_n_0\,
      CO(2) => \c_acc_reg[43]_i_1_n_1\,
      CO(1) => \c_acc_reg[43]_i_1_n_2\,
      CO(0) => \c_acc_reg[43]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(43 downto 40),
      O(3) => \c_acc_reg[43]_i_1_n_4\,
      O(2) => \c_acc_reg[43]_i_1_n_5\,
      O(1) => \c_acc_reg[43]_i_1_n_6\,
      O(0) => \c_acc_reg[43]_i_1_n_7\,
      S(3) => \c_acc[43]_i_2_n_0\,
      S(2) => \c_acc[43]_i_3_n_0\,
      S(1) => \c_acc[43]_i_4_n_0\,
      S(0) => \c_acc[43]_i_5_n_0\
    );
\c_acc_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_7\,
      Q => \^o_c\(44)
    );
\c_acc_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_6\,
      Q => \^o_c\(45)
    );
\c_acc_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_5\,
      Q => \^o_c\(46)
    );
\c_acc_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[47]_i_1_n_4\,
      Q => \^o_c\(47)
    );
\c_acc_reg[47]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[43]_i_1_n_0\,
      CO(3) => \c_acc_reg[47]_i_1_n_0\,
      CO(2) => \c_acc_reg[47]_i_1_n_1\,
      CO(1) => \c_acc_reg[47]_i_1_n_2\,
      CO(0) => \c_acc_reg[47]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(47 downto 44),
      O(3) => \c_acc_reg[47]_i_1_n_4\,
      O(2) => \c_acc_reg[47]_i_1_n_5\,
      O(1) => \c_acc_reg[47]_i_1_n_6\,
      O(0) => \c_acc_reg[47]_i_1_n_7\,
      S(3) => \c_acc[47]_i_2_n_0\,
      S(2) => \c_acc[47]_i_3_n_0\,
      S(1) => \c_acc[47]_i_4_n_0\,
      S(0) => \c_acc[47]_i_5_n_0\
    );
\c_acc_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_7\,
      Q => \^o_c\(48)
    );
\c_acc_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_6\,
      Q => \^o_c\(49)
    );
\c_acc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_7\,
      Q => \^o_c\(4)
    );
\c_acc_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_5\,
      Q => \^o_c\(50)
    );
\c_acc_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[51]_i_1_n_4\,
      Q => \^o_c\(51)
    );
\c_acc_reg[51]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[47]_i_1_n_0\,
      CO(3) => \c_acc_reg[51]_i_1_n_0\,
      CO(2) => \c_acc_reg[51]_i_1_n_1\,
      CO(1) => \c_acc_reg[51]_i_1_n_2\,
      CO(0) => \c_acc_reg[51]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(51 downto 48),
      O(3) => \c_acc_reg[51]_i_1_n_4\,
      O(2) => \c_acc_reg[51]_i_1_n_5\,
      O(1) => \c_acc_reg[51]_i_1_n_6\,
      O(0) => \c_acc_reg[51]_i_1_n_7\,
      S(3) => \c_acc[51]_i_2_n_0\,
      S(2) => \c_acc[51]_i_3_n_0\,
      S(1) => \c_acc[51]_i_4_n_0\,
      S(0) => \c_acc[51]_i_5_n_0\
    );
\c_acc_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_7\,
      Q => \^o_c\(52)
    );
\c_acc_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_6\,
      Q => \^o_c\(53)
    );
\c_acc_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_5\,
      Q => \^o_c\(54)
    );
\c_acc_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[55]_i_1_n_4\,
      Q => \^o_c\(55)
    );
\c_acc_reg[55]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[51]_i_1_n_0\,
      CO(3) => \c_acc_reg[55]_i_1_n_0\,
      CO(2) => \c_acc_reg[55]_i_1_n_1\,
      CO(1) => \c_acc_reg[55]_i_1_n_2\,
      CO(0) => \c_acc_reg[55]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(55 downto 52),
      O(3) => \c_acc_reg[55]_i_1_n_4\,
      O(2) => \c_acc_reg[55]_i_1_n_5\,
      O(1) => \c_acc_reg[55]_i_1_n_6\,
      O(0) => \c_acc_reg[55]_i_1_n_7\,
      S(3) => \c_acc[55]_i_2_n_0\,
      S(2) => \c_acc[55]_i_3_n_0\,
      S(1) => \c_acc[55]_i_4_n_0\,
      S(0) => \c_acc[55]_i_5_n_0\
    );
\c_acc_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_7\,
      Q => \^o_c\(56)
    );
\c_acc_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_6\,
      Q => \^o_c\(57)
    );
\c_acc_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_5\,
      Q => \^o_c\(58)
    );
\c_acc_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[59]_i_1_n_4\,
      Q => \^o_c\(59)
    );
\c_acc_reg[59]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[55]_i_1_n_0\,
      CO(3) => \c_acc_reg[59]_i_1_n_0\,
      CO(2) => \c_acc_reg[59]_i_1_n_1\,
      CO(1) => \c_acc_reg[59]_i_1_n_2\,
      CO(0) => \c_acc_reg[59]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(59 downto 56),
      O(3) => \c_acc_reg[59]_i_1_n_4\,
      O(2) => \c_acc_reg[59]_i_1_n_5\,
      O(1) => \c_acc_reg[59]_i_1_n_6\,
      O(0) => \c_acc_reg[59]_i_1_n_7\,
      S(3) => \c_acc[59]_i_2_n_0\,
      S(2) => \c_acc[59]_i_3_n_0\,
      S(1) => \c_acc[59]_i_4_n_0\,
      S(0) => \c_acc[59]_i_5_n_0\
    );
\c_acc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_6\,
      Q => \^o_c\(5)
    );
\c_acc_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_7\,
      Q => \^o_c\(60)
    );
\c_acc_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_6\,
      Q => \^o_c\(61)
    );
\c_acc_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_5\,
      Q => \^o_c\(62)
    );
\c_acc_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[63]_i_1_n_4\,
      Q => \^o_c\(63)
    );
\c_acc_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[59]_i_1_n_0\,
      CO(3) => \c_acc_reg[63]_i_1_n_0\,
      CO(2) => \c_acc_reg[63]_i_1_n_1\,
      CO(1) => \c_acc_reg[63]_i_1_n_2\,
      CO(0) => \c_acc_reg[63]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(63 downto 60),
      O(3) => \c_acc_reg[63]_i_1_n_4\,
      O(2) => \c_acc_reg[63]_i_1_n_5\,
      O(1) => \c_acc_reg[63]_i_1_n_6\,
      O(0) => \c_acc_reg[63]_i_1_n_7\,
      S(3) => \c_acc[63]_i_2_n_0\,
      S(2) => \c_acc[63]_i_3_n_0\,
      S(1) => \c_acc[63]_i_4_n_0\,
      S(0) => \c_acc[63]_i_5_n_0\
    );
\c_acc_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_7\,
      Q => \^o_c\(64)
    );
\c_acc_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_6\,
      Q => \^o_c\(65)
    );
\c_acc_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_5\,
      Q => \^o_c\(66)
    );
\c_acc_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[67]_i_1_n_4\,
      Q => \^o_c\(67)
    );
\c_acc_reg[67]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[63]_i_1_n_0\,
      CO(3) => \c_acc_reg[67]_i_1_n_0\,
      CO(2) => \c_acc_reg[67]_i_1_n_1\,
      CO(1) => \c_acc_reg[67]_i_1_n_2\,
      CO(0) => \c_acc_reg[67]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(67 downto 64),
      O(3) => \c_acc_reg[67]_i_1_n_4\,
      O(2) => \c_acc_reg[67]_i_1_n_5\,
      O(1) => \c_acc_reg[67]_i_1_n_6\,
      O(0) => \c_acc_reg[67]_i_1_n_7\,
      S(3) => \c_acc[67]_i_2_n_0\,
      S(2) => \c_acc[67]_i_3_n_0\,
      S(1) => \c_acc[67]_i_4_n_0\,
      S(0) => \c_acc[67]_i_5_n_0\
    );
\c_acc_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[68]_i_1_n_7\,
      Q => \^o_c\(68)
    );
\c_acc_reg[68]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[67]_i_1_n_0\,
      CO(3 downto 0) => \NLW_c_acc_reg[68]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3 downto 1) => \NLW_c_acc_reg[68]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \c_acc_reg[68]_i_1_n_7\,
      S(3) => '0',
      S(2) => '0',
      S(1) => '0',
      S(0) => \c_acc[68]_i_2_n_0\
    );
\c_acc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_5\,
      Q => \^o_c\(6)
    );
\c_acc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[7]_i_1_n_4\,
      Q => \^o_c\(7)
    );
\c_acc_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \c_acc_reg[3]_i_1_n_0\,
      CO(3) => \c_acc_reg[7]_i_1_n_0\,
      CO(2) => \c_acc_reg[7]_i_1_n_1\,
      CO(1) => \c_acc_reg[7]_i_1_n_2\,
      CO(0) => \c_acc_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \in\(7 downto 4),
      O(3) => \c_acc_reg[7]_i_1_n_4\,
      O(2) => \c_acc_reg[7]_i_1_n_5\,
      O(1) => \c_acc_reg[7]_i_1_n_6\,
      O(0) => \c_acc_reg[7]_i_1_n_7\,
      S(3) => \c_acc[7]_i_2_n_0\,
      S(2) => \c_acc[7]_i_3_n_0\,
      S(1) => \c_acc[7]_i_4_n_0\,
      S(0) => \c_acc[7]_i_5_n_0\
    );
\c_acc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_7\,
      Q => \^o_c\(8)
    );
\c_acc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \c_acc_reg[11]_i_1_n_6\,
      Q => \^o_c\(9)
    );
\c_in[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => \c_in[68]_i_2_n_0\,
      O => \c_in[67]_i_2_n_0\
    );
\c_in[68]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \c_in[68]_i_2_n_0\
    );
\c_in_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(0),
      Q => \in\(0)
    );
\c_in_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(10),
      Q => \in\(10)
    );
\c_in_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(11),
      Q => \in\(11)
    );
\c_in_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(12),
      Q => \in\(12)
    );
\c_in_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(13),
      Q => \in\(13)
    );
\c_in_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(14),
      Q => \in\(14)
    );
\c_in_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(15),
      Q => \in\(15)
    );
\c_in_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(16),
      Q => \in\(16)
    );
\c_in_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(17),
      Q => \in\(17)
    );
\c_in_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(18),
      Q => \in\(18)
    );
\c_in_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(19),
      Q => \in\(19)
    );
\c_in_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(1),
      Q => \in\(1)
    );
\c_in_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(20),
      Q => \in\(20)
    );
\c_in_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(21),
      Q => \in\(21)
    );
\c_in_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(22),
      Q => \in\(22)
    );
\c_in_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(23),
      Q => \in\(23)
    );
\c_in_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(24),
      Q => \in\(24)
    );
\c_in_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(25),
      Q => \in\(25)
    );
\c_in_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(26),
      Q => \in\(26)
    );
\c_in_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(27),
      Q => \in\(27)
    );
\c_in_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(28),
      Q => \in\(28)
    );
\c_in_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(29),
      Q => \in\(29)
    );
\c_in_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(2),
      Q => \in\(2)
    );
\c_in_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(30),
      Q => \in\(30)
    );
\c_in_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(31),
      Q => \in\(31)
    );
\c_in_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(32),
      Q => \in\(32)
    );
\c_in_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(33),
      Q => \in\(33)
    );
\c_in_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(34),
      Q => \in\(34)
    );
\c_in_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(35),
      Q => \in\(35)
    );
\c_in_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(36),
      Q => \in\(36)
    );
\c_in_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(37),
      Q => \in\(37)
    );
\c_in_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(38),
      Q => \in\(38)
    );
\c_in_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(39),
      Q => \in\(39)
    );
\c_in_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(3),
      Q => \in\(3)
    );
\c_in_reg[40]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(40),
      Q => \in\(40)
    );
\c_in_reg[41]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(41),
      Q => \in\(41)
    );
\c_in_reg[42]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(42),
      Q => \in\(42)
    );
\c_in_reg[43]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(43),
      Q => \in\(43)
    );
\c_in_reg[44]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(44),
      Q => \in\(44)
    );
\c_in_reg[45]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(45),
      Q => \in\(45)
    );
\c_in_reg[46]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(46),
      Q => \in\(46)
    );
\c_in_reg[47]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(47),
      Q => \in\(47)
    );
\c_in_reg[48]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(48),
      Q => \in\(48)
    );
\c_in_reg[49]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(49),
      Q => \in\(49)
    );
\c_in_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(4),
      Q => \in\(4)
    );
\c_in_reg[50]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(50),
      Q => \in\(50)
    );
\c_in_reg[51]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(51),
      Q => \in\(51)
    );
\c_in_reg[52]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(52),
      Q => \in\(52)
    );
\c_in_reg[53]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(53),
      Q => \in\(53)
    );
\c_in_reg[54]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(54),
      Q => \in\(54)
    );
\c_in_reg[55]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(55),
      Q => \in\(55)
    );
\c_in_reg[56]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(56),
      Q => \in\(56)
    );
\c_in_reg[57]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(57),
      Q => \in\(57)
    );
\c_in_reg[58]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(58),
      Q => \in\(58)
    );
\c_in_reg[59]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(59),
      Q => \in\(59)
    );
\c_in_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(5),
      Q => \in\(5)
    );
\c_in_reg[60]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(60),
      Q => \in\(60)
    );
\c_in_reg[61]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(61),
      Q => \in\(61)
    );
\c_in_reg[62]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(62),
      Q => \in\(62)
    );
\c_in_reg[63]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(63),
      Q => \in\(63)
    );
\c_in_reg[64]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(64),
      Q => \in\(64)
    );
\c_in_reg[65]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(65),
      Q => \in\(65)
    );
\c_in_reg[66]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(66),
      Q => \in\(66)
    );
\c_in_reg[67]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(67),
      Q => \in\(67)
    );
\c_in_reg[68]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(68),
      Q => \in\(68)
    );
\c_in_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(6),
      Q => \in\(6)
    );
\c_in_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(7),
      Q => \in\(7)
    );
\c_in_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(8),
      Q => \in\(8)
    );
\c_in_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => c_in(9),
      Q => \in\(9)
    );
\en_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => i_en,
      Q => \en_buf_reg_n_0_[0]\
    );
\en_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[0]\,
      Q => \en_buf_reg_n_0_[1]\
    );
\en_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[1]\,
      Q => sel0(0)
    );
\en_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(0),
      Q => sel0(1)
    );
\en_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(1),
      Q => sel0(2)
    );
\en_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(2),
      Q => sel0(3)
    );
\en_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => sel0(3),
      Q => \en_buf_reg_n_0_[6]\
    );
\en_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => i_clk,
      CE => '1',
      CLR => i_rst,
      D => \en_buf_reg_n_0_[6]\,
      Q => o_c_en
    );
u_dsp48_mul_ip: entity work.multiplier_35_1dsp_ip_dsp48_mul_ip
     port map (
      D(68 downto 0) => c_in(68 downto 0),
      Q(17 downto 0) => u_a(17 downto 0),
      \b_seq_reg[71]\(17 downto 0) => u_b(17 downto 0),
      \en_buf_reg[2]\ => \c_in[68]_i_2_n_0\,
      \en_buf_reg[4]\ => \c_in[67]_i_2_n_0\,
      \en_buf_reg[5]\(3 downto 0) => sel0(3 downto 0),
      i_clk => i_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity multiplier_35_1dsp_ip is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_en : in STD_LOGIC;
    i_a : in STD_LOGIC_VECTOR ( 34 downto 0 );
    i_b : in STD_LOGIC_VECTOR ( 34 downto 0 );
    o_c_en : out STD_LOGIC;
    o_c : out STD_LOGIC_VECTOR ( 68 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of multiplier_35_1dsp_ip : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp_ip,multiplier_35_1dsp,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp_ip,multiplier_35_1dsp,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=user,x_ipName=multiplier_35_1dsp,x_ipVersion=1.0,x_ipCoreRevision=4,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of multiplier_35_1dsp_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of multiplier_35_1dsp_ip : entity is "multiplier_35_1dsp,Vivado 2015.2.1";
end multiplier_35_1dsp_ip;

architecture STRUCTURE of multiplier_35_1dsp_ip is
begin
inst: entity work.multiplier_35_1dsp_ip_multiplier_35_1dsp
     port map (
      i_a(34 downto 0) => i_a(34 downto 0),
      i_b(34 downto 0) => i_b(34 downto 0),
      i_clk => i_clk,
      i_en => i_en,
      i_rst => i_rst,
      o_c(68 downto 0) => o_c(68 downto 0),
      o_c_en => o_c_en
    );
end STRUCTURE;
