

================================================================
== Vitis HLS Report for 'gemm'
================================================================
* Date:           Mon Jun 12 16:50:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |            |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |  Instance  |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |process_U0  |process_r  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    20|     6665|     6102|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        9|    -|
|Register             |        -|     -|        1|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    20|     6666|     6111|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------+-----------+---------+----+------+------+-----+
    |  Instance  |   Module  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------+-----------+---------+----+------+------+-----+
    |process_U0  |process_r  |        0|  20|  6665|  6102|    0|
    +------------+-----------+---------+----+------+------+-----+
    |Total       |           |        0|  20|  6665|  6102|    0|
    +------------+-----------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_start           |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|start_full_n       |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|start_out          |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|start_write        |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          gemm|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|          gemm|  return value|
|l_strA4_i_dout     |   in|   64|     ap_fifo|     l_strA4_i|       pointer|
|l_strA4_i_empty_n  |   in|    1|     ap_fifo|     l_strA4_i|       pointer|
|l_strA4_i_read     |  out|    1|     ap_fifo|     l_strA4_i|       pointer|
|l_strB5_i_dout     |   in|   64|     ap_fifo|     l_strB5_i|       pointer|
|l_strB5_i_empty_n  |   in|    1|     ap_fifo|     l_strB5_i|       pointer|
|l_strB5_i_read     |  out|    1|     ap_fifo|     l_strB5_i|       pointer|
|l_sum3_din         |  out|   64|     ap_fifo|        l_sum3|       pointer|
|l_sum3_full_n      |   in|    1|     ap_fifo|        l_sum3|       pointer|
|l_sum3_write       |  out|    1|     ap_fifo|        l_sum3|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

