Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 59e48327845d485a991abf49c9e085ef --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD_2_BIN_test_behav xil_defaultlib.BCD_2_BIN_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.FUNC_BLOCK
Compiling module xil_defaultlib.BCD_2_BIN
Compiling module xil_defaultlib.BCD_2_BIN_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD_2_BIN_test_behav
