# Verification-of-APB-UART-core-using-UVM-Architecture-in-Questa-Simulator
UVM-based functional verification of an APB-based UART Master Core RTL. Includes multi-agent environment, assertions, coverage collection, and multiple test scenarios (full/half duplex, parity, framing, timeout errors) achieving above 90% functional coverage and protocol compliance.
