{
	"author": [
		"David Goren",
		"Michael Zelikson",
		"Rachel Gordin",
		"Israel A. Wagner",
		"Anastasia Barger",
		"Alon Amir",
		"Betty Livshitz",
		"Anatoly Sherman",
		"Youri Tretiakov",
		"Robert A. Groves",
		"J. Park",
		"Donald L. Jordan",
		"Sue E. Strang",
		"Raminderpal Singh",
		"Carl E. Dickey",
		"David L. Harame"
	],
	"booktitle": "Proceedings of the 40th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2003",
	"dblpkey": "conf/dac/GorenZGWBALSTGPJSSDH03",
	"doi": "10.1145/775832.776017",
	"ee": "http://doi.acm.org/10.1145/775832.776017",
	"pages": "724-727",
	"publisher": "ACM",
	"stemmed": [
		"on",
		"chip",
		"interconnect",
		"awar",
		"design",
		"and",
		"model",
		"methodolog",
		"base",
		"on",
		"high",
		"bandwidth",
		"transmiss",
		"line",
		"devic"
	],
	"tag": [
		"design",
		"modelling"
	],
	"title": "On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2003
}