abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3691460635
maxLevel = 2
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit appNtk/alu4_1_0_2793_12.7.blif
time = 39626661 us
--------------- round 2 ---------------
seed = 2506699200
maxLevel = 2
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit appNtk/alu4_2_0_2789_12.7.blif
time = 77625782 us
--------------- round 3 ---------------
seed = 2084942964
maxLevel = 2
n202 is replaced by n851 with estimated error 0.0004
error = 0.0004
area = 2786
delay = 12.7
#gates = 1111
output circuit appNtk/alu4_3_0.0004_2786_12.7.blif
time = 114938138 us
--------------- round 4 ---------------
seed = 2548336894
maxLevel = 2
n1115 is replaced by n441 with estimated error 0.00045
error = 0.00045
area = 2783
delay = 12.7
#gates = 1110
output circuit appNtk/alu4_4_0.00045_2783_12.7.blif
time = 153785001 us
--------------- round 5 ---------------
seed = 2715290150
maxLevel = 2
n486 is replaced by zero with estimated error 0.00033
error = 0.00034
area = 2780
delay = 12.7
#gates = 1109
output circuit appNtk/alu4_5_0.00034_2780_12.7.blif
time = 192273661 us
--------------- round 6 ---------------
seed = 3591897753
maxLevel = 2
n316 is replaced by one with estimated error 0.00036
error = 0.00036
area = 2777
delay = 12.7
#gates = 1108
output circuit appNtk/alu4_6_0.00036_2777_12.7.blif
time = 228373909 us
--------------- round 7 ---------------
seed = 3471914497
maxLevel = 2
n569 is replaced by n979 with estimated error 0.00043
error = 0.00043
area = 2774
delay = 12.7
#gates = 1107
output circuit appNtk/alu4_7_0.00043_2774_12.7.blif
time = 264773124 us
--------------- round 8 ---------------
seed = 1464298033
maxLevel = 2
n1106 is replaced by n1059 with estimated error 0.00036
error = 0.00036
area = 2771
delay = 12.7
#gates = 1106
output circuit appNtk/alu4_8_0.00036_2771_12.7.blif
time = 299407984 us
--------------- round 9 ---------------
seed = 2453918482
maxLevel = 2
n504 is replaced by one with estimated error 0.00043
error = 0.00043
area = 2768
delay = 12.7
#gates = 1105
output circuit appNtk/alu4_9_0.00043_2768_12.7.blif
time = 327746409 us
--------------- round 10 ---------------
seed = 1914574234
maxLevel = 2
n409 is replaced by n770 with estimated error 0.0005
error = 0.0005
area = 2765
delay = 12.7
#gates = 1104
output circuit appNtk/alu4_10_0.0005_2765_12.7.blif
time = 347844157 us
--------------- round 11 ---------------
seed = 1716005107
maxLevel = 2
n300 is replaced by n67 with estimated error 0.0005
error = 0.0005
area = 2762
delay = 12.7
#gates = 1103
output circuit appNtk/alu4_11_0.0005_2762_12.7.blif
time = 361219114 us
--------------- round 12 ---------------
seed = 2556368505
maxLevel = 2
n487 is replaced by one with estimated error 0.00064
error = 0.00064
area = 2759
delay = 12.7
#gates = 1102
output circuit appNtk/alu4_12_0.00064_2759_12.7.blif
time = 374206557 us
--------------- round 13 ---------------
seed = 632179148
maxLevel = 2
n108 is replaced by n39 with estimated error 0.00049
error = 0.00049
area = 2757
delay = 12.7
#gates = 1101
output circuit appNtk/alu4_13_0.00049_2757_12.7.blif
time = 387145720 us
--------------- round 14 ---------------
seed = 2141962789
maxLevel = 2
n1050 is replaced by one with estimated error 0.00051
error = 0.00066
area = 2755
delay = 12.7
#gates = 1100
output circuit appNtk/alu4_14_0.00066_2755_12.7.blif
time = 400139056 us
--------------- round 15 ---------------
seed = 2548835072
maxLevel = 2
n633 is replaced by one with estimated error 0.00068
error = 0.00068
area = 2752
delay = 12.7
#gates = 1099
output circuit appNtk/alu4_15_0.00068_2752_12.7.blif
time = 413015047 us
--------------- round 16 ---------------
seed = 3802843690
maxLevel = 2
n967 is replaced by n345 with estimated error 0.00053
error = 0.00053
area = 2750
delay = 12.7
#gates = 1098
output circuit appNtk/alu4_16_0.00053_2750_12.7.blif
time = 425841750 us
--------------- round 17 ---------------
seed = 1677641689
maxLevel = 2
n1024 is replaced by zero with estimated error 0.00089
error = 0.00106
area = 2748
delay = 12.7
#gates = 1097
output circuit appNtk/alu4_17_0.00106_2748_12.7.blif
time = 438631287 us
--------------- round 18 ---------------
seed = 2702664500
maxLevel = 2
n292 is replaced by n574 with estimated error 0.00074
error = 0.00074
area = 2746
delay = 12.7
#gates = 1096
output circuit appNtk/alu4_18_0.00074_2746_12.7.blif
time = 451379485 us
--------------- round 19 ---------------
seed = 1015564113
maxLevel = 2
n736 is replaced by n118 with estimated error 0.00251
error = 0.00251
area = 2744
delay = 12.7
#gates = 1095
output circuit appNtk/alu4_19_0.00251_2744_12.7.blif
time = 464087234 us
--------------- round 20 ---------------
seed = 522365046
maxLevel = 2
n659 is replaced by n1028 with estimated error 0.00221
error = 0.00221
area = 2742
delay = 12.7
#gates = 1094
output circuit appNtk/alu4_20_0.00221_2742_12.7.blif
time = 476788402 us
--------------- round 21 ---------------
seed = 1684685639
maxLevel = 2
n721 is replaced by n394 with inverter with estimated error 0.00219
error = 0.00219
area = 2737
delay = 12.7
#gates = 1093
output circuit appNtk/alu4_21_0.00219_2737_12.7.blif
time = 489460146 us
--------------- round 22 ---------------
seed = 4258645838
maxLevel = 2
n284 is replaced by one with estimated error 0.00239
error = 0.00247
area = 2733
delay = 12.7
#gates = 1092
output circuit appNtk/alu4_22_0.00247_2733_12.7.blif
time = 502159850 us
--------------- round 23 ---------------
seed = 4273185877
maxLevel = 2
n691 is replaced by n168 with estimated error 0.00265
error = 0.00265
area = 2731
delay = 12.7
#gates = 1091
output circuit appNtk/alu4_23_0.00265_2731_12.7.blif
time = 514843482 us
--------------- round 24 ---------------
seed = 905943024
maxLevel = 2
n611 is replaced by one with estimated error 0.00246
error = 0.00246
area = 2727
delay = 12.7
#gates = 1090
output circuit appNtk/alu4_24_0.00246_2727_12.7.blif
time = 527271852 us
--------------- round 25 ---------------
seed = 3142142952
maxLevel = 2
n315 is replaced by n58 with estimated error 0.00923
error = 0.00923
area = 2725
delay = 12.7
#gates = 1089
output circuit appNtk/alu4_25_0.00923_2725_12.7.blif
time = 539639161 us
--------------- round 26 ---------------
seed = 3491928890
maxLevel = 2
n391 is replaced by n1004 with estimated error 0.00918
error = 0.00918
area = 2695
delay = 12.7
#gates = 1077
output circuit appNtk/alu4_26_0.00918_2695_12.7.blif
time = 551904398 us
--------------- round 27 ---------------
seed = 3826697337
maxLevel = 2
n1029 is replaced by n995 with inverter with estimated error 0.00913
error = 0.00913
area = 2688
delay = 12.7
#gates = 1075
output circuit appNtk/alu4_27_0.00913_2688_12.7.blif
time = 564128276 us
--------------- round 28 ---------------
seed = 910683399
maxLevel = 2
n524 is replaced by n501 with estimated error 0.00934
error = 0.00934
area = 2590
delay = 12.7
#gates = 1040
output circuit appNtk/alu4_28_0.00934_2590_12.7.blif
time = 576080728 us
--------------- round 29 ---------------
seed = 2349589742
maxLevel = 2
n1139 is replaced by n886 with estimated error 0.00948
error = 0.00948
area = 2589
delay = 12.7
#gates = 1039
output circuit appNtk/alu4_29_0.00948_2589_12.7.blif
time = 587329029 us
--------------- round 30 ---------------
seed = 2208261357
maxLevel = 2
n1053 is replaced by n995 with estimated error 0.00998
error = 0.00998
area = 2584
delay = 12.7
#gates = 1036
output circuit appNtk/alu4_30_0.00998_2584_12.7.blif
time = 598673301 us
--------------- round 31 ---------------
seed = 1212449924
maxLevel = 2
exceed error bound
