INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Hoc Tap/Hardware/thit k lun l/project/project_5/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
