\hypertarget{group___a_d_c__interrupts__definition}{}\doxysection{ADC interrupts definition}
\label{group___a_d_c__interrupts__definition}\index{ADC interrupts definition@{ADC interrupts definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}{ADC\+\_\+\+IT\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}{ADC\+\_\+\+IT\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{ADC\+\_\+\+IT\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}{ADC\+\_\+\+IT\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{ADC\+\_\+\+IT\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}{ADC\+\_\+\+IT\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6662fc8e92986aa733c01837bac8c50}{ADC\+\_\+\+IER\+\_\+\+JEOCIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaa4a17b2f33af88b894f54e68e4f9148b}{ADC\+\_\+\+IT\+\_\+\+JEOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0001e6467e508394cf7f72aba2ec8}{ADC\+\_\+\+IER\+\_\+\+JEOSIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gaaed0d609d1e547913724a13cb000fc31}{ADC\+\_\+\+IT\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gacacb81c883fcee6f00f993300fff6461}{ADC\+\_\+\+IT\+\_\+\+AWD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gae843883bdd162d68cc36c3735bdd8a12}{ADC\+\_\+\+IT\+\_\+\+AWD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_gad12ccf04090f488ec0dfa92d96a51dd9}{ADC\+\_\+\+IT\+\_\+\+JQOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699152ae847b4c8aaf33cfd2c03b884}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE}}
\item 
\#define \mbox{\hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{ADC\+\_\+\+IT\+\_\+\+AWD}}~\mbox{\hyperlink{group___a_d_c__interrupts__definition_gaaed0d609d1e547913724a13cb000fc31}{ADC\+\_\+\+IT\+\_\+\+AWD1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\label{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_AWD@{ADC\_IT\_AWD}}
\index{ADC\_IT\_AWD@{ADC\_IT\_AWD}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_AWD}{ADC\_IT\_AWD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+AWD~\mbox{\hyperlink{group___a_d_c__interrupts__definition_gaaed0d609d1e547913724a13cb000fc31}{ADC\+\_\+\+IT\+\_\+\+AWD1}}}

ADC Analog watchdog 1 interrupt source\+: naming for compatibility with other STM32 devices having only one analog watchdog \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gaaed0d609d1e547913724a13cb000fc31}\label{group___a_d_c__interrupts__definition_gaaed0d609d1e547913724a13cb000fc31}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_AWD1@{ADC\_IT\_AWD1}}
\index{ADC\_IT\_AWD1@{ADC\_IT\_AWD1}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_AWD1}{ADC\_IT\_AWD1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+AWD1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}}

ADC Analog watchdog 1 interrupt source (main analog watchdog) \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gacacb81c883fcee6f00f993300fff6461}\label{group___a_d_c__interrupts__definition_gacacb81c883fcee6f00f993300fff6461}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_AWD2@{ADC\_IT\_AWD2}}
\index{ADC\_IT\_AWD2@{ADC\_IT\_AWD2}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_AWD2}{ADC\_IT\_AWD2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+AWD2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}}

ADC Analog watchdog 2 interrupt source (additional analog watchdog) \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gae843883bdd162d68cc36c3735bdd8a12}\label{group___a_d_c__interrupts__definition_gae843883bdd162d68cc36c3735bdd8a12}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_AWD3@{ADC\_IT\_AWD3}}
\index{ADC\_IT\_AWD3@{ADC\_IT\_AWD3}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_AWD3}{ADC\_IT\_AWD3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+AWD3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}}

ADC Analog watchdog 3 interrupt source (additional analog watchdog) \mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}\label{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOC@{ADC\_IT\_EOC}}
\index{ADC\_IT\_EOC@{ADC\_IT\_EOC}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOC}{ADC\_IT\_EOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}}

ADC End of regular conversion interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}\label{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOS@{ADC\_IT\_EOS}}
\index{ADC\_IT\_EOS@{ADC\_IT\_EOS}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOS}{ADC\_IT\_EOS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOS~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}}

ADC End of regular sequence of conversions interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}\label{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_EOSMP@{ADC\_IT\_EOSMP}}
\index{ADC\_IT\_EOSMP@{ADC\_IT\_EOSMP}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_EOSMP}{ADC\_IT\_EOSMP}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+EOSMP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}}

ADC End of sampling interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}\label{group___a_d_c__interrupts__definition_gad439fc0cd69706704d47aeabfeddb631}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_JEOC@{ADC\_IT\_JEOC}}
\index{ADC\_IT\_JEOC@{ADC\_IT\_JEOC}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_JEOC}{ADC\_IT\_JEOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+JEOC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6662fc8e92986aa733c01837bac8c50}{ADC\+\_\+\+IER\+\_\+\+JEOCIE}}}

ADC End of injected conversion interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gaa4a17b2f33af88b894f54e68e4f9148b}\label{group___a_d_c__interrupts__definition_gaa4a17b2f33af88b894f54e68e4f9148b}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_JEOS@{ADC\_IT\_JEOS}}
\index{ADC\_IT\_JEOS@{ADC\_IT\_JEOS}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_JEOS}{ADC\_IT\_JEOS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+JEOS~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0001e6467e508394cf7f72aba2ec8}{ADC\+\_\+\+IER\+\_\+\+JEOSIE}}}

ADC End of injected sequence of conversions interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad12ccf04090f488ec0dfa92d96a51dd9}\label{group___a_d_c__interrupts__definition_gad12ccf04090f488ec0dfa92d96a51dd9}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_JQOVF@{ADC\_IT\_JQOVF}}
\index{ADC\_IT\_JQOVF@{ADC\_IT\_JQOVF}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_JQOVF}{ADC\_IT\_JQOVF}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+JQOVF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699152ae847b4c8aaf33cfd2c03b884}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE}}}

ADC Injected Context Queue Overflow interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}\label{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_OVR@{ADC\_IT\_OVR}}
\index{ADC\_IT\_OVR@{ADC\_IT\_OVR}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_OVR}{ADC\_IT\_OVR}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+OVR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}}

ADC overrun interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}\label{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}} 
\index{ADC interrupts definition@{ADC interrupts definition}!ADC\_IT\_RDY@{ADC\_IT\_RDY}}
\index{ADC\_IT\_RDY@{ADC\_IT\_RDY}!ADC interrupts definition@{ADC interrupts definition}}
\doxysubsubsection{\texorpdfstring{ADC\_IT\_RDY}{ADC\_IT\_RDY}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+IT\+\_\+\+RDY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}}

ADC Ready interrupt source 