{
    "beckhoff_ana_in_data": 40,
    "fl32_f_act": 1,
    "fl32_U_L1N_rms": 1,
    "fl32_U_L2N_rms": 1,
    "fl32_U_L3N_rms": 1,
    "fl32_U_NPE_rms": 1,
    "fl32_I_L1_rms": 1,
    "fl32_I_L2_rms": 1,
    "fl32_I_L3_rms": 1,
    "fl32_I_L4_rms": 1,
    "fl32_P_L1N_av": 1,
    "fl32_P_L2N_av": 1,
    "fl32_P_L3N_av": 1,
    "fl32_Q_L1N_av": 1,
    "fl32_Q_L2N_av": 1,
    "fl32_Q_L3N_av": 1,
    "fl32_U_re_pos_av": 1,
    "fl32_U_im_pos_av": 1,
    "fl32_U_re_neg_av": 1,
    "fl32_U_im_neg_av": 1,
    "fl32_U_re_zero_av": 1,
    "fl32_U_im_zero_av": 1,
    "fl32_I_re_pos_av": 1,
    "fl32_I_im_pos_av": 1,
    "fl32_I_re_neg_av": 1,
    "fl32_I_im_neg_av": 1,
    "fl32_I_re_zero_av": 1,
    "fl32_I_im_zero_av": 1,
    "fl32_P_pos_av": 1,
    "fl32_P_neg_av": 1,
    "fl32_P_zero_av": 1,
    "fl32_Q_pos_av": 1,
    "fl32_Q_neg_av": 1,
    "fl32_Q_zero_av": 1,
    "fl32_P_Bat_act": 1,
    "fl32_U_Bat_act": 1,
    "fl32_I_Bat_act": 1,
    "fl32_SoC_Bat_act": 1,
    "fl32_P_Ext_act": 1,
    "ui32_sts_0": 1,
    "ui32_sts_1": 1
}