-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=17;

ADDRESS_RADIX=HEX;
DATA_RADIX=HEX;

CONTENT BEGIN
	00  :   0000CCCC;
	01  :   0000DFDF;
	02  :   0000FFFF;
	03  :   00000003;
	04  :   00000001;
	05  :   00000005;
	06  :   0000A183;
	07  :   00018E33;
	08  :   00409203;
	09  :   00020E33;
	0A  :   0040D283;
	0B  :   00028E33;
	0C  :   00608303;
	0D  :   00030E33;
	0E  :   0060C383;
	0F  :   00038E33;
	10  :   0000006F;
END;
