
BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005544  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08005650  08005650  00006650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005674  08005674  0000700c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005674  08005674  0000700c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005674  08005674  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005674  08005674  00006674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005678  08005678  00006678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800567c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  2000000c  08005688  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08005688  000072ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf72  00000000  00000000  00007035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000221d  00000000  00000000  00013fa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  000161c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae4  00000000  00000000  00016fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175b0  00000000  00000000  00017acc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f1c7  00000000  00000000  0002f07c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c6bd  00000000  00000000  0003e243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca900  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ca0  00000000  00000000  000ca944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000ce5e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005638 	.word	0x08005638

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08005638 	.word	0x08005638

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2uiz>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	d20e      	bcs.n	8000716 <__aeabi_f2uiz+0x22>
 80006f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80006fc:	d30b      	bcc.n	8000716 <__aeabi_f2uiz+0x22>
 80006fe:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000702:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000706:	d409      	bmi.n	800071c <__aeabi_f2uiz+0x28>
 8000708:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800070c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000710:	fa23 f002 	lsr.w	r0, r3, r2
 8000714:	4770      	bx	lr
 8000716:	f04f 0000 	mov.w	r0, #0
 800071a:	4770      	bx	lr
 800071c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000720:	d101      	bne.n	8000726 <__aeabi_f2uiz+0x32>
 8000722:	0242      	lsls	r2, r0, #9
 8000724:	d102      	bne.n	800072c <__aeabi_f2uiz+0x38>
 8000726:	f04f 30ff 	mov.w	r0, #4294967295
 800072a:	4770      	bx	lr
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop

08000734 <Set_DQ_Pin_Output>:
 * | along with this program.  If not, see <http://www.gnu.org/licenses/>.
 * |----------------------------------------------------------------------
 */
#include "OneWire.h"

void Set_DQ_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	460b      	mov	r3, r1
 800073e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000740:	f107 0308 	add.w	r3, r7, #8
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800074e:	887b      	ldrh	r3, [r7, #2]
 8000750:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000752:	2301      	movs	r3, #1
 8000754:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	2300      	movs	r3, #0
 8000758:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075a:	2302      	movs	r3, #2
 800075c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800075e:	f107 0308 	add.w	r3, r7, #8
 8000762:	4619      	mov	r1, r3
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f003 f949 	bl	80039fc <HAL_GPIO_Init>
}
 800076a:	bf00      	nop
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <Set_DQ_Pin_Input>:

void Set_DQ_Pin_Input(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8000772:	b580      	push	{r7, lr}
 8000774:	b086      	sub	sp, #24
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
 800077a:	460b      	mov	r3, r1
 800077c:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800077e:	f107 0308 	add.w	r3, r7, #8
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
 8000786:	605a      	str	r2, [r3, #4]
 8000788:	609a      	str	r2, [r3, #8]
 800078a:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800078c:	887b      	ldrh	r3, [r7, #2]
 800078e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000794:	2301      	movs	r3, #1
 8000796:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	2302      	movs	r3, #2
 800079a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 800079c:	f107 0308 	add.w	r3, r7, #8
 80007a0:	4619      	mov	r1, r3
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f003 f92a 	bl	80039fc <HAL_GPIO_Init>
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <TM_OneWire_Init>:


void TM_OneWire_Init(TM_OneWire_t *OneWireStruct, GPIO_TypeDef *GPIOx,
		uint16_t GPIO_Pin) {
 80007b0:	b480      	push	{r7}
 80007b2:	b085      	sub	sp, #20
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	4613      	mov	r3, r2
 80007bc:	80fb      	strh	r3, [r7, #6]

	/* Save settings */
	OneWireStruct->GPIOx = GPIOx;
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	68ba      	ldr	r2, [r7, #8]
 80007c2:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	88fa      	ldrh	r2, [r7, #6]
 80007c8:	809a      	strh	r2, [r3, #4]
}
 80007ca:	bf00      	nop
 80007cc:	3714      	adds	r7, #20
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr

080007d4 <TM_OneWire_Reset>:

uint8_t TM_OneWire_Reset(TM_OneWire_t *OneWireStruct) {
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_OUTPUT(OneWireStruct);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	889b      	ldrh	r3, [r3, #4]
 80007e4:	4619      	mov	r1, r3
 80007e6:	4610      	mov	r0, r2
 80007e8:	f7ff ffa4 	bl	8000734 <Set_DQ_Pin_Output>
	ONEWIRE_LOW(OneWireStruct);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	6818      	ldr	r0, [r3, #0]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	889b      	ldrh	r3, [r3, #4]
 80007f4:	2200      	movs	r2, #0
 80007f6:	4619      	mov	r1, r3
 80007f8:	f003 fa9b 	bl	8003d32 <HAL_GPIO_WritePin>
	ONEWIRE_DELAY(480);
 80007fc:	f44f 70f0 	mov.w	r0, #480	@ 0x1e0
 8000800:	f000 fa48 	bl	8000c94 <Delay_us>

	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681a      	ldr	r2, [r3, #0]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	889b      	ldrh	r3, [r3, #4]
 800080c:	4619      	mov	r1, r3
 800080e:	4610      	mov	r0, r2
 8000810:	f7ff ffaf 	bl	8000772 <Set_DQ_Pin_Input>
	ONEWIRE_DELAY(70);
 8000814:	2046      	movs	r0, #70	@ 0x46
 8000816:	f000 fa3d 	bl	8000c94 <Delay_us>

	/* Check bit value */

	if(HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin) == 0){
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	889b      	ldrh	r3, [r3, #4]
 8000822:	4619      	mov	r1, r3
 8000824:	4610      	mov	r0, r2
 8000826:	f003 fa6d 	bl	8003d04 <HAL_GPIO_ReadPin>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d102      	bne.n	8000836 <TM_OneWire_Reset+0x62>
		i = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	73fb      	strb	r3, [r7, #15]
 8000834:	e001      	b.n	800083a <TM_OneWire_Reset+0x66>
	}else{
		i = 1;
 8000836:	2301      	movs	r3, #1
 8000838:	73fb      	strb	r3, [r7, #15]
	}

	/* Delay for 410 us */
	ONEWIRE_DELAY(410);
 800083a:	f44f 70cd 	mov.w	r0, #410	@ 0x19a
 800083e:	f000 fa29 	bl	8000c94 <Delay_us>


	return i;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
}
 8000844:	4618      	mov	r0, r3
 8000846:	3710      	adds	r7, #16
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <TM_OneWire_WriteBit>:

void TM_OneWire_WriteBit(TM_OneWire_t *OneWireStruct, uint8_t bit) {
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	460b      	mov	r3, r1
 8000856:	70fb      	strb	r3, [r7, #3]
	if (bit) {
 8000858:	78fb      	ldrb	r3, [r7, #3]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d01e      	beq.n	800089c <TM_OneWire_WriteBit+0x50>
		/* Set line low */
		ONEWIRE_OUTPUT(OneWireStruct);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	889b      	ldrh	r3, [r3, #4]
 8000866:	4619      	mov	r1, r3
 8000868:	4610      	mov	r0, r2
 800086a:	f7ff ff63 	bl	8000734 <Set_DQ_Pin_Output>
		ONEWIRE_LOW(OneWireStruct);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	6818      	ldr	r0, [r3, #0]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	889b      	ldrh	r3, [r3, #4]
 8000876:	2200      	movs	r2, #0
 8000878:	4619      	mov	r1, r3
 800087a:	f003 fa5a 	bl	8003d32 <HAL_GPIO_WritePin>
		ONEWIRE_DELAY(1);
 800087e:	2001      	movs	r0, #1
 8000880:	f000 fa08 	bl	8000c94 <Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	4619      	mov	r1, r3
 800088e:	4610      	mov	r0, r2
 8000890:	f7ff ff6f 	bl	8000772 <Set_DQ_Pin_Input>

		/* Wait for 55 us and release the line */
		ONEWIRE_DELAY(60);
 8000894:	203c      	movs	r0, #60	@ 0x3c
 8000896:	f000 f9fd 	bl	8000c94 <Delay_us>
		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);

	}

}
 800089a:	e01a      	b.n	80008d2 <TM_OneWire_WriteBit+0x86>
		ONEWIRE_OUTPUT(OneWireStruct);
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	889b      	ldrh	r3, [r3, #4]
 80008a4:	4619      	mov	r1, r3
 80008a6:	4610      	mov	r0, r2
 80008a8:	f7ff ff44 	bl	8000734 <Set_DQ_Pin_Output>
		ONEWIRE_LOW(OneWireStruct);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6818      	ldr	r0, [r3, #0]
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	889b      	ldrh	r3, [r3, #4]
 80008b4:	2200      	movs	r2, #0
 80008b6:	4619      	mov	r1, r3
 80008b8:	f003 fa3b 	bl	8003d32 <HAL_GPIO_WritePin>
		ONEWIRE_DELAY(60);
 80008bc:	203c      	movs	r0, #60	@ 0x3c
 80008be:	f000 f9e9 	bl	8000c94 <Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681a      	ldr	r2, [r3, #0]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	889b      	ldrh	r3, [r3, #4]
 80008ca:	4619      	mov	r1, r3
 80008cc:	4610      	mov	r0, r2
 80008ce:	f7ff ff50 	bl	8000772 <Set_DQ_Pin_Input>
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <TM_OneWire_ReadBit>:

uint8_t TM_OneWire_ReadBit(TM_OneWire_t *OneWireStruct) {
 80008da:	b580      	push	{r7, lr}
 80008dc:	b084      	sub	sp, #16
 80008de:	af00      	add	r7, sp, #0
 80008e0:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_OUTPUT(OneWireStruct);
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	889b      	ldrh	r3, [r3, #4]
 80008ee:	4619      	mov	r1, r3
 80008f0:	4610      	mov	r0, r2
 80008f2:	f7ff ff1f 	bl	8000734 <Set_DQ_Pin_Output>
	ONEWIRE_LOW(OneWireStruct);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6818      	ldr	r0, [r3, #0]
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	889b      	ldrh	r3, [r3, #4]
 80008fe:	2200      	movs	r2, #0
 8000900:	4619      	mov	r1, r3
 8000902:	f003 fa16 	bl	8003d32 <HAL_GPIO_WritePin>
	ONEWIRE_DELAY(3);
 8000906:	2003      	movs	r0, #3
 8000908:	f000 f9c4 	bl	8000c94 <Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	889b      	ldrh	r3, [r3, #4]
 8000914:	4619      	mov	r1, r3
 8000916:	4610      	mov	r0, r2
 8000918:	f7ff ff2b 	bl	8000772 <Set_DQ_Pin_Input>
	//ONEWIRE_DELAY(10);

	/* Read line value */
	if(HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681a      	ldr	r2, [r3, #0]
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	889b      	ldrh	r3, [r3, #4]
 8000924:	4619      	mov	r1, r3
 8000926:	4610      	mov	r0, r2
 8000928:	f003 f9ec 	bl	8003d04 <HAL_GPIO_ReadPin>
 800092c:	4603      	mov	r3, r0
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <TM_OneWire_ReadBit+0x5c>
		/* Bit is HIGH */
		bit = 1;
 8000932:	2301      	movs	r3, #1
 8000934:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	ONEWIRE_DELAY(50);
 8000936:	2032      	movs	r0, #50	@ 0x32
 8000938:	f000 f9ac 	bl	8000c94 <Delay_us>

	/* Return bit value */
	return bit;
 800093c:	7bfb      	ldrb	r3, [r7, #15]
}
 800093e:	4618      	mov	r0, r3
 8000940:	3710      	adds	r7, #16
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <TM_OneWire_WriteByte>:

void TM_OneWire_WriteByte(TM_OneWire_t *OneWireStruct, uint8_t byte) {
 8000946:	b580      	push	{r7, lr}
 8000948:	b084      	sub	sp, #16
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
 800094e:	460b      	mov	r3, r1
 8000950:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8000952:	2308      	movs	r3, #8
 8000954:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 8000956:	e00a      	b.n	800096e <TM_OneWire_WriteByte+0x28>
		/* LSB bit is first */
		TM_OneWire_WriteBit(OneWireStruct, byte & 0x01);
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	b2db      	uxtb	r3, r3
 8000960:	4619      	mov	r1, r3
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ff72 	bl	800084c <TM_OneWire_WriteBit>
		byte >>= 1;
 8000968:	78fb      	ldrb	r3, [r7, #3]
 800096a:	085b      	lsrs	r3, r3, #1
 800096c:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 800096e:	7bfb      	ldrb	r3, [r7, #15]
 8000970:	1e5a      	subs	r2, r3, #1
 8000972:	73fa      	strb	r2, [r7, #15]
 8000974:	2b00      	cmp	r3, #0
 8000976:	d1ef      	bne.n	8000958 <TM_OneWire_WriteByte+0x12>
	}
}
 8000978:	bf00      	nop
 800097a:	bf00      	nop
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <TM_OneWire_ReadByte>:

uint8_t TM_OneWire_ReadByte(TM_OneWire_t *OneWireStruct) {
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 800098a:	2308      	movs	r3, #8
 800098c:	73fb      	strb	r3, [r7, #15]
 800098e:	2300      	movs	r3, #0
 8000990:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8000992:	e00d      	b.n	80009b0 <TM_OneWire_ReadByte+0x2e>
		byte >>= 1;
 8000994:	7bbb      	ldrb	r3, [r7, #14]
 8000996:	085b      	lsrs	r3, r3, #1
 8000998:	73bb      	strb	r3, [r7, #14]
		byte |= (TM_OneWire_ReadBit(OneWireStruct) << 7);
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff ff9d 	bl	80008da <TM_OneWire_ReadBit>
 80009a0:	4603      	mov	r3, r0
 80009a2:	01db      	lsls	r3, r3, #7
 80009a4:	b25a      	sxtb	r2, r3
 80009a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
 80009b2:	1e5a      	subs	r2, r3, #1
 80009b4:	73fa      	strb	r2, [r7, #15]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1ec      	bne.n	8000994 <TM_OneWire_ReadByte+0x12>
	}

	return byte;
 80009ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3710      	adds	r7, #16
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <TM_OneWire_First>:

uint8_t TM_OneWire_First(TM_OneWire_t *OneWireStruct) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	TM_OneWire_ResetSearch(OneWireStruct);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f000 f816 	bl	80009fe <TM_OneWire_ResetSearch>

	/* Start with searching */
	return TM_OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 80009d2:	21f0      	movs	r1, #240	@ 0xf0
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f000 f824 	bl	8000a22 <TM_OneWire_Search>
 80009da:	4603      	mov	r3, r0
}
 80009dc:	4618      	mov	r0, r3
 80009de:	3708      	adds	r7, #8
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <TM_OneWire_Next>:

uint8_t TM_OneWire_Next(TM_OneWire_t *OneWireStruct) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
	/* Leave the search state alone */
	return TM_OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 80009ec:	21f0      	movs	r1, #240	@ 0xf0
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f000 f817 	bl	8000a22 <TM_OneWire_Search>
 80009f4:	4603      	mov	r3, r0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <TM_OneWire_ResetSearch>:

void TM_OneWire_ResetSearch(TM_OneWire_t *OneWireStruct) {
 80009fe:	b480      	push	{r7}
 8000a00:	b083      	sub	sp, #12
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2200      	movs	r2, #0
 8000a16:	71da      	strb	r2, [r3, #7]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr

08000a22 <TM_OneWire_Search>:

uint8_t TM_OneWire_Search(TM_OneWire_t *OneWireStruct, uint8_t command) {
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b084      	sub	sp, #16
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8000a32:	2300      	movs	r3, #0
 8000a34:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag) {
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	7a1b      	ldrb	r3, [r3, #8]
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	f040 809a 	bne.w	8000b80 <TM_OneWire_Search+0x15e>
		// 1-Wire reset
		if (TM_OneWire_Reset(OneWireStruct)) {
 8000a4c:	6878      	ldr	r0, [r7, #4]
 8000a4e:	f7ff fec1 	bl	80007d4 <TM_OneWire_Reset>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d00a      	beq.n	8000a6e <TM_OneWire_Search+0x4c>
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	2200      	movs	r2, #0
 8000a62:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2200      	movs	r2, #0
 8000a68:	71da      	strb	r2, [r3, #7]
			return 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	e09b      	b.n	8000ba6 <TM_OneWire_Search+0x184>
		}

		// issue the search command
		TM_OneWire_WriteByte(OneWireStruct, command);
 8000a6e:	78fb      	ldrb	r3, [r7, #3]
 8000a70:	4619      	mov	r1, r3
 8000a72:	6878      	ldr	r0, [r7, #4]
 8000a74:	f7ff ff67 	bl	8000946 <TM_OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = TM_OneWire_ReadBit(OneWireStruct);
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff ff2e 	bl	80008da <TM_OneWire_ReadBit>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = TM_OneWire_ReadBit(OneWireStruct);
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff ff29 	bl	80008da <TM_OneWire_ReadBit>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8000a8c:	7a7b      	ldrb	r3, [r7, #9]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	d102      	bne.n	8000a98 <TM_OneWire_Search+0x76>
 8000a92:	7a3b      	ldrb	r3, [r7, #8]
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d064      	beq.n	8000b62 <TM_OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8000a98:	7a7a      	ldrb	r2, [r7, #9]
 8000a9a:	7a3b      	ldrb	r3, [r7, #8]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d002      	beq.n	8000aa6 <TM_OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8000aa0:	7a7b      	ldrb	r3, [r7, #9]
 8000aa2:	72bb      	strb	r3, [r7, #10]
 8000aa4:	e026      	b.n	8000af4 <TM_OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	799b      	ldrb	r3, [r3, #6]
 8000aaa:	7bfa      	ldrb	r2, [r7, #15]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d20d      	bcs.n	8000acc <TM_OneWire_Search+0xaa>
						search_direction =
								((OneWireStruct->ROM_NO[rom_byte_number]
 8000ab0:	7b7b      	ldrb	r3, [r7, #13]
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	7a5a      	ldrb	r2, [r3, #9]
										& rom_byte_mask) > 0);
 8000ab8:	7afb      	ldrb	r3, [r7, #11]
 8000aba:	4013      	ands	r3, r2
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	bf14      	ite	ne
 8000ac2:	2301      	movne	r3, #1
 8000ac4:	2300      	moveq	r3, #0
 8000ac6:	b2db      	uxtb	r3, r3
						search_direction =
 8000ac8:	72bb      	strb	r3, [r7, #10]
 8000aca:	e008      	b.n	8000ade <TM_OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number
								== OneWireStruct->LastDiscrepancy);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	799b      	ldrb	r3, [r3, #6]
 8000ad0:	7bfa      	ldrb	r2, [r7, #15]
 8000ad2:	429a      	cmp	r2, r3
 8000ad4:	bf0c      	ite	eq
 8000ad6:	2301      	moveq	r3, #1
 8000ad8:	2300      	movne	r3, #0
 8000ada:	b2db      	uxtb	r3, r3
						search_direction = (id_bit_number
 8000adc:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8000ade:	7abb      	ldrb	r3, [r7, #10]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d107      	bne.n	8000af4 <TM_OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8000ae4:	7bfb      	ldrb	r3, [r7, #15]
 8000ae6:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8000ae8:	7bbb      	ldrb	r3, [r7, #14]
 8000aea:	2b08      	cmp	r3, #8
 8000aec:	d802      	bhi.n	8000af4 <TM_OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	7bba      	ldrb	r2, [r7, #14]
 8000af2:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8000af4:	7abb      	ldrb	r3, [r7, #10]
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d10c      	bne.n	8000b14 <TM_OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8000afa:	7b7b      	ldrb	r3, [r7, #13]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	4413      	add	r3, r2
 8000b00:	7a59      	ldrb	r1, [r3, #9]
 8000b02:	7b7b      	ldrb	r3, [r7, #13]
 8000b04:	7afa      	ldrb	r2, [r7, #11]
 8000b06:	430a      	orrs	r2, r1
 8000b08:	b2d1      	uxtb	r1, r2
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	460a      	mov	r2, r1
 8000b10:	725a      	strb	r2, [r3, #9]
 8000b12:	e010      	b.n	8000b36 <TM_OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8000b14:	7b7b      	ldrb	r3, [r7, #13]
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	7a5b      	ldrb	r3, [r3, #9]
 8000b1c:	b25a      	sxtb	r2, r3
 8000b1e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8000b22:	43db      	mvns	r3, r3
 8000b24:	b25b      	sxtb	r3, r3
 8000b26:	4013      	ands	r3, r2
 8000b28:	b25a      	sxtb	r2, r3
 8000b2a:	7b7b      	ldrb	r3, [r7, #13]
 8000b2c:	b2d1      	uxtb	r1, r2
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	4413      	add	r3, r2
 8000b32:	460a      	mov	r2, r1
 8000b34:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				TM_OneWire_WriteBit(OneWireStruct, search_direction);
 8000b36:	7abb      	ldrb	r3, [r7, #10]
 8000b38:	4619      	mov	r1, r3
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f7ff fe86 	bl	800084c <TM_OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	3301      	adds	r3, #1
 8000b44:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8000b46:	7afb      	ldrb	r3, [r7, #11]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8000b4c:	7afb      	ldrb	r3, [r7, #11]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d104      	bne.n	8000b5c <TM_OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8000b52:	7b7b      	ldrb	r3, [r7, #13]
 8000b54:	3301      	adds	r3, #1
 8000b56:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8000b5c:	7b7b      	ldrb	r3, [r7, #13]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d98a      	bls.n	8000a78 <TM_OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	2b40      	cmp	r3, #64	@ 0x40
 8000b66:	d90b      	bls.n	8000b80 <TM_OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	7bba      	ldrb	r2, [r7, #14]
 8000b6c:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	799b      	ldrb	r3, [r3, #6]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d102      	bne.n	8000b7c <TM_OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	2201      	movs	r2, #1
 8000b7a:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8000b80:	7b3b      	ldrb	r3, [r7, #12]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d003      	beq.n	8000b8e <TM_OneWire_Search+0x16c>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	7a5b      	ldrb	r3, [r3, #9]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d10a      	bne.n	8000ba4 <TM_OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	2200      	movs	r2, #0
 8000b92:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2200      	movs	r2, #0
 8000b98:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8000ba4:	7b3b      	ldrb	r3, [r7, #12]
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3710      	adds	r7, #16
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}

08000bae <TM_OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		TM_OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void TM_OneWire_SelectWithPointer(TM_OneWire_t *OneWireStruct, uint8_t *ROM) {
 8000bae:	b580      	push	{r7, lr}
 8000bb0:	b084      	sub	sp, #16
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
 8000bb6:	6039      	str	r1, [r7, #0]
	uint8_t i;
	TM_OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8000bb8:	2155      	movs	r1, #85	@ 0x55
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff fec3 	bl	8000946 <TM_OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	73fb      	strb	r3, [r7, #15]
 8000bc4:	e00a      	b.n	8000bdc <TM_OneWire_SelectWithPointer+0x2e>
		TM_OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8000bc6:	7bfb      	ldrb	r3, [r7, #15]
 8000bc8:	683a      	ldr	r2, [r7, #0]
 8000bca:	4413      	add	r3, r2
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	4619      	mov	r1, r3
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f7ff feb8 	bl	8000946 <TM_OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8000bd6:	7bfb      	ldrb	r3, [r7, #15]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	73fb      	strb	r3, [r7, #15]
 8000bdc:	7bfb      	ldrb	r3, [r7, #15]
 8000bde:	2b07      	cmp	r3, #7
 8000be0:	d9f1      	bls.n	8000bc6 <TM_OneWire_SelectWithPointer+0x18>
	}
}
 8000be2:	bf00      	nop
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <TM_OneWire_GetFullROM>:

void TM_OneWire_GetFullROM(TM_OneWire_t *OneWireStruct, uint8_t *firstIndex) {
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	73fb      	strb	r3, [r7, #15]
 8000bfa:	e00a      	b.n	8000c12 <TM_OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8000bfc:	7bfa      	ldrb	r2, [r7, #15]
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	6839      	ldr	r1, [r7, #0]
 8000c02:	440b      	add	r3, r1
 8000c04:	6879      	ldr	r1, [r7, #4]
 8000c06:	440a      	add	r2, r1
 8000c08:	7a52      	ldrb	r2, [r2, #9]
 8000c0a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8000c0c:	7bfb      	ldrb	r3, [r7, #15]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	73fb      	strb	r3, [r7, #15]
 8000c12:	7bfb      	ldrb	r3, [r7, #15]
 8000c14:	2b07      	cmp	r3, #7
 8000c16:	d9f1      	bls.n	8000bfc <TM_OneWire_GetFullROM+0x10>
	}
}
 8000c18:	bf00      	nop
 8000c1a:	bf00      	nop
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <TM_OneWire_CRC8>:

uint8_t TM_OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8000c24:	b480      	push	{r7}
 8000c26:	b085      	sub	sp, #20
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8000c30:	2300      	movs	r3, #0
 8000c32:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8000c34:	e022      	b.n	8000c7c <TM_OneWire_CRC8+0x58>
		inbyte = *addr++;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	1c5a      	adds	r2, r3, #1
 8000c3a:	607a      	str	r2, [r7, #4]
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8000c40:	2308      	movs	r3, #8
 8000c42:	737b      	strb	r3, [r7, #13]
 8000c44:	e017      	b.n	8000c76 <TM_OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8000c46:	7bfa      	ldrb	r2, [r7, #15]
 8000c48:	7bbb      	ldrb	r3, [r7, #14]
 8000c4a:	4053      	eors	r3, r2
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	f003 0301 	and.w	r3, r3, #1
 8000c52:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
 8000c56:	085b      	lsrs	r3, r3, #1
 8000c58:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8000c5a:	7b3b      	ldrb	r3, [r7, #12]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d004      	beq.n	8000c6a <TM_OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8000c60:	7bfb      	ldrb	r3, [r7, #15]
 8000c62:	f083 0373 	eor.w	r3, r3, #115	@ 0x73
 8000c66:	43db      	mvns	r3, r3
 8000c68:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8000c6a:	7bbb      	ldrb	r3, [r7, #14]
 8000c6c:	085b      	lsrs	r3, r3, #1
 8000c6e:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	3b01      	subs	r3, #1
 8000c74:	737b      	strb	r3, [r7, #13]
 8000c76:	7b7b      	ldrb	r3, [r7, #13]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d1e4      	bne.n	8000c46 <TM_OneWire_CRC8+0x22>
	while (len--) {
 8000c7c:	78fb      	ldrb	r3, [r7, #3]
 8000c7e:	1e5a      	subs	r2, r3, #1
 8000c80:	70fa      	strb	r2, [r7, #3]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d1d7      	bne.n	8000c36 <TM_OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	3714      	adds	r7, #20
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bc80      	pop	{r7}
 8000c90:	4770      	bx	lr
	...

08000c94 <Delay_us>:

#include "delay.h"

extern TIM_HandleTypeDef htim1;

void Delay_us(uint16_t us) {
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8000c9e:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <Delay_us+0x2c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 8000ca6:	bf00      	nop
 8000ca8:	4b05      	ldr	r3, [pc, #20]	@ (8000cc0 <Delay_us+0x2c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000cae:	88fb      	ldrh	r3, [r7, #6]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	d3f9      	bcc.n	8000ca8 <Delay_us+0x14>
}
 8000cb4:	bf00      	nop
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bc80      	pop	{r7}
 8000cbe:	4770      	bx	lr
 8000cc0:	20000100 	.word	0x20000100

08000cc4 <TM_DS18B20_StartAll>:

    return 1;
}

void
TM_DS18B20_StartAll(TM_OneWire_t* OneWire) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
    /* Reset pulse */
    TM_OneWire_Reset(OneWire);
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff fd81 	bl	80007d4 <TM_OneWire_Reset>
    /* Skip rom */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8000cd2:	21cc      	movs	r1, #204	@ 0xcc
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff fe36 	bl	8000946 <TM_OneWire_WriteByte>
    /* Start conversion on all connected devices */
    TM_OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8000cda:	2144      	movs	r1, #68	@ 0x44
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff fe32 	bl	8000946 <TM_OneWire_WriteByte>
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
	...

08000cec <TM_DS18B20_Read>:

uint8_t
TM_DS18B20_Read(TM_OneWire_t* OneWire, uint8_t* ROM, float* destination) {
 8000cec:	b590      	push	{r4, r7, lr}
 8000cee:	b08b      	sub	sp, #44	@ 0x2c
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
    uint16_t temperature;
    uint8_t resolution;
    int8_t digit, minus = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    float decimal;
    uint8_t i = 0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	77fb      	strb	r3, [r7, #31]
    uint8_t data[9];
    uint8_t crc;

    /* Check if device is DS18B20 */
    if (!TM_DS18B20_Is(ROM)) {
 8000d02:	68b8      	ldr	r0, [r7, #8]
 8000d04:	f000 f96e 	bl	8000fe4 <TM_DS18B20_Is>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d101      	bne.n	8000d12 <TM_DS18B20_Read+0x26>
        return 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	e0da      	b.n	8000ec8 <TM_DS18B20_Read+0x1dc>
    }

    /* Check if line is released, if it is, then conversion is complete */
    if (!TM_OneWire_ReadBit(OneWire)) {
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	f7ff fde1 	bl	80008da <TM_OneWire_ReadBit>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d101      	bne.n	8000d22 <TM_DS18B20_Read+0x36>
        /* Conversion is not finished yet */
        return 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e0d2      	b.n	8000ec8 <TM_DS18B20_Read+0x1dc>
    }

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000d22:	68f8      	ldr	r0, [r7, #12]
 8000d24:	f7ff fd56 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000d28:	68b9      	ldr	r1, [r7, #8]
 8000d2a:	68f8      	ldr	r0, [r7, #12]
 8000d2c:	f7ff ff3f 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Read scratchpad command by onewire protocol */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8000d30:	21be      	movs	r1, #190	@ 0xbe
 8000d32:	68f8      	ldr	r0, [r7, #12]
 8000d34:	f7ff fe07 	bl	8000946 <TM_OneWire_WriteByte>

    /* Get data */
    for (i = 0; i < 9; i++) {
 8000d38:	2300      	movs	r3, #0
 8000d3a:	77fb      	strb	r3, [r7, #31]
 8000d3c:	e00d      	b.n	8000d5a <TM_DS18B20_Read+0x6e>
        /* Read byte by byte */
        data[i] = TM_OneWire_ReadByte(OneWire);
 8000d3e:	7ffc      	ldrb	r4, [r7, #31]
 8000d40:	68f8      	ldr	r0, [r7, #12]
 8000d42:	f7ff fe1e 	bl	8000982 <TM_OneWire_ReadByte>
 8000d46:	4603      	mov	r3, r0
 8000d48:	461a      	mov	r2, r3
 8000d4a:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8000d4e:	443b      	add	r3, r7
 8000d50:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (i = 0; i < 9; i++) {
 8000d54:	7ffb      	ldrb	r3, [r7, #31]
 8000d56:	3301      	adds	r3, #1
 8000d58:	77fb      	strb	r3, [r7, #31]
 8000d5a:	7ffb      	ldrb	r3, [r7, #31]
 8000d5c:	2b08      	cmp	r3, #8
 8000d5e:	d9ee      	bls.n	8000d3e <TM_DS18B20_Read+0x52>
    }

    /* Calculate CRC */
    crc = TM_OneWire_CRC8(data, 8);
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2108      	movs	r1, #8
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff ff5c 	bl	8000c24 <TM_OneWire_CRC8>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	77bb      	strb	r3, [r7, #30]

    /* Check if CRC is ok */
    if (crc != data[8]) {
 8000d70:	7f3b      	ldrb	r3, [r7, #28]
 8000d72:	7fba      	ldrb	r2, [r7, #30]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d001      	beq.n	8000d7c <TM_DS18B20_Read+0x90>
        /* CRC invalid */
        return 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	e0a5      	b.n	8000ec8 <TM_DS18B20_Read+0x1dc>
    }

    /* First two bytes of scratchpad are temperature values */
    temperature = data[0] | (data[1] << 8);
 8000d7c:	7d3b      	ldrb	r3, [r7, #20]
 8000d7e:	b21a      	sxth	r2, r3
 8000d80:	7d7b      	ldrb	r3, [r7, #21]
 8000d82:	b21b      	sxth	r3, r3
 8000d84:	021b      	lsls	r3, r3, #8
 8000d86:	b21b      	sxth	r3, r3
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	b21b      	sxth	r3, r3
 8000d8c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff fd20 	bl	80007d4 <TM_OneWire_Reset>

    /* Check if temperature is negative */
    if (temperature & 0x8000) {
 8000d94:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	da05      	bge.n	8000da8 <TM_DS18B20_Read+0xbc>
        /* Two's complement, temperature is negative */
        temperature = ~temperature + 1;
 8000d9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d9e:	425b      	negs	r3, r3
 8000da0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        minus = 1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    }


    /* Get sensor resolution */
    resolution = ((data[4] & 0x60) >> 5) + 9;
 8000da8:	7e3b      	ldrb	r3, [r7, #24]
 8000daa:	115b      	asrs	r3, r3, #5
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f003 0303 	and.w	r3, r3, #3
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	3309      	adds	r3, #9
 8000db6:	777b      	strb	r3, [r7, #29]


    /* Store temperature integer digits and decimal digits */
    digit = temperature >> 4;
 8000db8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dba:	091b      	lsrs	r3, r3, #4
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    digit |= ((temperature >> 8) & 0x7) << 4;
 8000dc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	b25b      	sxtb	r3, r3
 8000dca:	011b      	lsls	r3, r3, #4
 8000dcc:	b25b      	sxtb	r3, r3
 8000dce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8000dd2:	b25a      	sxtb	r2, r3
 8000dd4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    /* Store decimal digits */
    switch (resolution) {
 8000dde:	7f7b      	ldrb	r3, [r7, #29]
 8000de0:	3b09      	subs	r3, #9
 8000de2:	2b03      	cmp	r3, #3
 8000de4:	d850      	bhi.n	8000e88 <TM_DS18B20_Read+0x19c>
 8000de6:	a201      	add	r2, pc, #4	@ (adr r2, 8000dec <TM_DS18B20_Read+0x100>)
 8000de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dec:	08000dfd 	.word	0x08000dfd
 8000df0:	08000e21 	.word	0x08000e21
 8000df4:	08000e45 	.word	0x08000e45
 8000df8:	08000e69 	.word	0x08000e69
        case 9: {
            decimal = (temperature >> 3) & 0x01;
 8000dfc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	b29b      	uxth	r3, r3
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fa5a 	bl	80002c0 <__aeabi_i2f>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8000e10:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000e14:	6a38      	ldr	r0, [r7, #32]
 8000e16:	f7ff faa7 	bl	8000368 <__aeabi_fmul>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e1e:	e038      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        case 10: {
            decimal = (temperature >> 2) & 0x03;
 8000e20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e22:	089b      	lsrs	r3, r3, #2
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	f003 0303 	and.w	r3, r3, #3
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f7ff fa48 	bl	80002c0 <__aeabi_i2f>
 8000e30:	4603      	mov	r3, r0
 8000e32:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8000e34:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8000e38:	6a38      	ldr	r0, [r7, #32]
 8000e3a:	f7ff fa95 	bl	8000368 <__aeabi_fmul>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e42:	e026      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        case 11: {
            decimal = (temperature >> 1) & 0x07;
 8000e44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e46:	085b      	lsrs	r3, r3, #1
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff fa36 	bl	80002c0 <__aeabi_i2f>
 8000e54:	4603      	mov	r3, r0
 8000e56:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8000e58:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8000e5c:	6a38      	ldr	r0, [r7, #32]
 8000e5e:	f7ff fa83 	bl	8000368 <__aeabi_fmul>
 8000e62:	4603      	mov	r3, r0
 8000e64:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e66:	e014      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        case 12: {
            decimal = temperature & 0x0F;
 8000e68:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000e6a:	f003 030f 	and.w	r3, r3, #15
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff fa26 	bl	80002c0 <__aeabi_i2f>
 8000e74:	4603      	mov	r3, r0
 8000e76:	623b      	str	r3, [r7, #32]
            decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8000e78:	f04f 5176 	mov.w	r1, #1031798784	@ 0x3d800000
 8000e7c:	6a38      	ldr	r0, [r7, #32]
 8000e7e:	f7ff fa73 	bl	8000368 <__aeabi_fmul>
 8000e82:	4603      	mov	r3, r0
 8000e84:	623b      	str	r3, [r7, #32]
        }
        break;
 8000e86:	e004      	b.n	8000e92 <TM_DS18B20_Read+0x1a6>
        default: {
            decimal = 0xFF;
 8000e88:	4b11      	ldr	r3, [pc, #68]	@ (8000ed0 <TM_DS18B20_Read+0x1e4>)
 8000e8a:	623b      	str	r3, [r7, #32]
            digit = 0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        }
    }

    /* Check for negative part */
    decimal = digit + decimal;
 8000e92:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fa12 	bl	80002c0 <__aeabi_i2f>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	6a38      	ldr	r0, [r7, #32]
 8000ea2:	f7ff f959 	bl	8000158 <__addsf3>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	623b      	str	r3, [r7, #32]
    if (minus) {
 8000eaa:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d006      	beq.n	8000ec0 <TM_DS18B20_Read+0x1d4>
        decimal = 0 - decimal;
 8000eb2:	6a39      	ldr	r1, [r7, #32]
 8000eb4:	f04f 0000 	mov.w	r0, #0
 8000eb8:	f7ff f94c 	bl	8000154 <__aeabi_fsub>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	623b      	str	r3, [r7, #32]
    }

    /* Set to pointer */
    *destination = decimal;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6a3a      	ldr	r2, [r7, #32]
 8000ec4:	601a      	str	r2, [r3, #0]

    /* Return 1, temperature valid */
    return 1;
 8000ec6:	2301      	movs	r3, #1
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	372c      	adds	r7, #44	@ 0x2c
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd90      	pop	{r4, r7, pc}
 8000ed0:	437f0000 	.word	0x437f0000

08000ed4 <TM_DS18B20_SetResolution>:
    /* Return 9 - 12 value according to number of bits */
    return ((conf & 0x60) >> 5) + 9;
}

uint8_t
TM_DS18B20_SetResolution(TM_OneWire_t* OneWire, uint8_t* ROM, TM_DS18B20_Resolution_t resolution) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	4613      	mov	r3, r2
 8000ee0:	71fb      	strb	r3, [r7, #7]
    uint8_t th, tl, conf;
    if (!TM_DS18B20_Is(ROM)) {
 8000ee2:	68b8      	ldr	r0, [r7, #8]
 8000ee4:	f000 f87e 	bl	8000fe4 <TM_DS18B20_Is>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d101      	bne.n	8000ef2 <TM_DS18B20_SetResolution+0x1e>
        return 0;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e074      	b.n	8000fdc <TM_DS18B20_SetResolution+0x108>
    }

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000ef2:	68f8      	ldr	r0, [r7, #12]
 8000ef4:	f7ff fc6e 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	68f8      	ldr	r0, [r7, #12]
 8000efc:	f7ff fe57 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Read scratchpad command by onewire protocol */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8000f00:	21be      	movs	r1, #190	@ 0xbe
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f7ff fd1f 	bl	8000946 <TM_OneWire_WriteByte>

    /* Ignore first 2 bytes */
    TM_OneWire_ReadByte(OneWire);
 8000f08:	68f8      	ldr	r0, [r7, #12]
 8000f0a:	f7ff fd3a 	bl	8000982 <TM_OneWire_ReadByte>
    TM_OneWire_ReadByte(OneWire);
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f7ff fd37 	bl	8000982 <TM_OneWire_ReadByte>

    th = TM_OneWire_ReadByte(OneWire);
 8000f14:	68f8      	ldr	r0, [r7, #12]
 8000f16:	f7ff fd34 	bl	8000982 <TM_OneWire_ReadByte>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	75bb      	strb	r3, [r7, #22]
    tl = TM_OneWire_ReadByte(OneWire);
 8000f1e:	68f8      	ldr	r0, [r7, #12]
 8000f20:	f7ff fd2f 	bl	8000982 <TM_OneWire_ReadByte>
 8000f24:	4603      	mov	r3, r0
 8000f26:	757b      	strb	r3, [r7, #21]
    conf = TM_OneWire_ReadByte(OneWire);
 8000f28:	68f8      	ldr	r0, [r7, #12]
 8000f2a:	f7ff fd2a 	bl	8000982 <TM_OneWire_ReadByte>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	75fb      	strb	r3, [r7, #23]

    if (resolution == TM_DS18B20_Resolution_9bits) {
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2b09      	cmp	r3, #9
 8000f36:	d108      	bne.n	8000f4a <TM_DS18B20_SetResolution+0x76>
        conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f3e:	75fb      	strb	r3, [r7, #23]
        conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
 8000f42:	f023 0320 	bic.w	r3, r3, #32
 8000f46:	75fb      	strb	r3, [r7, #23]
 8000f48:	e022      	b.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
    } else if (resolution == TM_DS18B20_Resolution_10bits) {
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	2b0a      	cmp	r3, #10
 8000f4e:	d108      	bne.n	8000f62 <TM_DS18B20_SetResolution+0x8e>
        conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8000f50:	7dfb      	ldrb	r3, [r7, #23]
 8000f52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000f56:	75fb      	strb	r3, [r7, #23]
        conf |= 1 << DS18B20_RESOLUTION_R0;
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	f043 0320 	orr.w	r3, r3, #32
 8000f5e:	75fb      	strb	r3, [r7, #23]
 8000f60:	e016      	b.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
    } else if (resolution == TM_DS18B20_Resolution_11bits) {
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	2b0b      	cmp	r3, #11
 8000f66:	d108      	bne.n	8000f7a <TM_DS18B20_SetResolution+0xa6>
        conf |= 1 << DS18B20_RESOLUTION_R1;
 8000f68:	7dfb      	ldrb	r3, [r7, #23]
 8000f6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f6e:	75fb      	strb	r3, [r7, #23]
        conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8000f70:	7dfb      	ldrb	r3, [r7, #23]
 8000f72:	f023 0320 	bic.w	r3, r3, #32
 8000f76:	75fb      	strb	r3, [r7, #23]
 8000f78:	e00a      	b.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
    } else if (resolution == TM_DS18B20_Resolution_12bits) {
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	2b0c      	cmp	r3, #12
 8000f7e:	d107      	bne.n	8000f90 <TM_DS18B20_SetResolution+0xbc>
        conf |= 1 << DS18B20_RESOLUTION_R1;
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
 8000f82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f86:	75fb      	strb	r3, [r7, #23]
        conf |= 1 << DS18B20_RESOLUTION_R0;
 8000f88:	7dfb      	ldrb	r3, [r7, #23]
 8000f8a:	f043 0320 	orr.w	r3, r3, #32
 8000f8e:	75fb      	strb	r3, [r7, #23]
    }

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000f90:	68f8      	ldr	r0, [r7, #12]
 8000f92:	f7ff fc1f 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	68f8      	ldr	r0, [r7, #12]
 8000f9a:	f7ff fe08 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8000f9e:	214e      	movs	r1, #78	@ 0x4e
 8000fa0:	68f8      	ldr	r0, [r7, #12]
 8000fa2:	f7ff fcd0 	bl	8000946 <TM_OneWire_WriteByte>

    /* Write bytes */
    TM_OneWire_WriteByte(OneWire, th);
 8000fa6:	7dbb      	ldrb	r3, [r7, #22]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f7ff fccb 	bl	8000946 <TM_OneWire_WriteByte>
    TM_OneWire_WriteByte(OneWire, tl);
 8000fb0:	7d7b      	ldrb	r3, [r7, #21]
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f7ff fcc6 	bl	8000946 <TM_OneWire_WriteByte>
    TM_OneWire_WriteByte(OneWire, conf);
 8000fba:	7dfb      	ldrb	r3, [r7, #23]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f7ff fcc1 	bl	8000946 <TM_OneWire_WriteByte>

    /* Reset line */
    TM_OneWire_Reset(OneWire);
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	f7ff fc05 	bl	80007d4 <TM_OneWire_Reset>
    /* Select ROM number */
    TM_OneWire_SelectWithPointer(OneWire, ROM);
 8000fca:	68b9      	ldr	r1, [r7, #8]
 8000fcc:	68f8      	ldr	r0, [r7, #12]
 8000fce:	f7ff fdee 	bl	8000bae <TM_OneWire_SelectWithPointer>
    /* Copy scratchpad to EEPROM of DS18B20 */
    TM_OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8000fd2:	2148      	movs	r1, #72	@ 0x48
 8000fd4:	68f8      	ldr	r0, [r7, #12]
 8000fd6:	f7ff fcb6 	bl	8000946 <TM_OneWire_WriteByte>

    return 1;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <TM_DS18B20_Is>:

uint8_t
TM_DS18B20_Is(uint8_t* ROM) {
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
    /* Checks if first byte is equal to DS18B20's family code */
    if (*ROM == DS18B20_FAMILY_CODE) {
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b28      	cmp	r3, #40	@ 0x28
 8000ff2:	d101      	bne.n	8000ff8 <TM_DS18B20_Is+0x14>
        return 1;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e000      	b.n	8000ffa <TM_DS18B20_Is+0x16>
    }
    return 0;
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <TM_DS18B20_AllDone>:
    /* Start alarm search */
    return TM_OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t
TM_DS18B20_AllDone(TM_OneWire_t* OneWire) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
    /* If read bit is low, then device is not finished yet with calculation temperature */
    return TM_OneWire_ReadBit(OneWire);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f7ff fc64 	bl	80008da <TM_OneWire_ReadBit>
 8001012:	4603      	mov	r3, r0
}
 8001014:	4618      	mov	r0, r3
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	f5ad 7d04 	sub.w	sp, sp, #528	@ 0x210
 8001022:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001024:	f001 fd16 	bl	8002a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001028:	f000 fd84 	bl	8001b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102c:	f000 ff20 	bl	8001e70 <MX_GPIO_Init>
  MX_CAN_Init();
 8001030:	f000 fdc2 	bl	8001bb8 <MX_CAN_Init>
  MX_SPI1_Init();
 8001034:	f000 fe12 	bl	8001c5c <MX_SPI1_Init>
  MX_TIM1_Init();
 8001038:	f000 fe7c 	bl	8001d34 <MX_TIM1_Init>
  MX_SPI2_Init();
 800103c:	f000 fe44 	bl	8001cc8 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001040:	f000 fec8 	bl	8001dd4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim1);
 8001044:	48bb      	ldr	r0, [pc, #748]	@ (8001334 <main+0x318>)
 8001046:	f004 f84f 	bl	80050e8 <HAL_TIM_Base_Start_IT>
	HAL_CAN_Start(&hcan);
 800104a:	48bb      	ldr	r0, [pc, #748]	@ (8001338 <main+0x31c>)
 800104c:	f001 ff4c 	bl	8002ee8 <HAL_CAN_Start>
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 8001050:	2102      	movs	r1, #2
 8001052:	48b9      	ldr	r0, [pc, #740]	@ (8001338 <main+0x31c>)
 8001054:	f002 f97c 	bl	8003350 <HAL_CAN_ActivateNotification>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <main+0x46>
			!= HAL_OK) {
		Error_Handler();
 800105e:	f001 fb55 	bl	800270c <Error_Handler>
	}

	GetModuleID();
 8001062:	f000 ffe7 	bl	8002034 <GetModuleID>

	PubModuleID();
 8001066:	f001 f829 	bl	80020bc <PubModuleID>
	TM_OneWire_Init(&OneWire1, GPIOA, DQ_Pin);
 800106a:	2201      	movs	r2, #1
 800106c:	49b3      	ldr	r1, [pc, #716]	@ (800133c <main+0x320>)
 800106e:	48b4      	ldr	r0, [pc, #720]	@ (8001340 <main+0x324>)
 8001070:	f7ff fb9e 	bl	80007b0 <TM_OneWire_Init>

	for (int n = 0; n < maxCells; n++)
 8001074:	2300      	movs	r3, #0
 8001076:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 800107a:	e00a      	b.n	8001092 <main+0x76>
		voltages[n] = 0;
 800107c:	4ab1      	ldr	r2, [pc, #708]	@ (8001344 <main+0x328>)
 800107e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001082:	2100      	movs	r1, #0
 8001084:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int n = 0; n < maxCells; n++)
 8001088:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800108c:	3301      	adds	r3, #1
 800108e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
 8001092:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001096:	2b17      	cmp	r3, #23
 8001098:	ddf0      	ble.n	800107c <main+0x60>
	for (int n = 0; n < maxTemps; n++)
 800109a:	2300      	movs	r3, #0
 800109c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 80010a0:	e00b      	b.n	80010ba <main+0x9e>
		temp[n] = 0;
 80010a2:	4aa9      	ldr	r2, [pc, #676]	@ (8001348 <main+0x32c>)
 80010a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010a8:	f04f 0100 	mov.w	r1, #0
 80010ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int n = 0; n < maxTemps; n++)
 80010b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010b4:	3301      	adds	r3, #1
 80010b6:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 80010ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010be:	2b25      	cmp	r3, #37	@ 0x25
 80010c0:	ddef      	ble.n	80010a2 <main+0x86>

	uint8_t cellBytes1[cellRegisters];
	uint8_t cellBytes2[cellRegisters];
	for (int n = 0; n < cellRegisters; n++) {
 80010c2:	2300      	movs	r3, #0
 80010c4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 80010c8:	e012      	b.n	80010f0 <main+0xd4>
		cellBytes1[n] = 0;
 80010ca:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 80010ce:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80010d2:	4413      	add	r3, r2
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
		cellBytes2[n] = 0;
 80010d8:	f507 72ac 	add.w	r2, r7, #344	@ 0x158
 80010dc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80010e0:	4413      	add	r3, r2
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
	for (int n = 0; n < cellRegisters; n++) {
 80010e6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80010ea:	3301      	adds	r3, #1
 80010ec:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 80010f0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80010f4:	2b12      	cmp	r3, #18
 80010f6:	dde8      	ble.n	80010ca <main+0xae>
	}
	// int voltages[24][8]; //De momento no hacemos la media
	uint8_t counter = 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	f887 31f3 	strb.w	r3, [r7, #499]	@ 0x1f3
	uint8_t slowCounter = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	f887 31f2 	strb.w	r3, [r7, #498]	@ 0x1f2

	uint8_t devices, sensor_count, device[maxTemps][8];

	/* Check for any device on 1-wire bus*/

	sensor_count = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	f887 31f0 	strb.w	r3, [r7, #496]	@ 0x1f0
	devices = TM_OneWire_First(&OneWire1);
 800110a:	488d      	ldr	r0, [pc, #564]	@ (8001340 <main+0x324>)
 800110c:	f7ff fc5a 	bl	80009c4 <TM_OneWire_First>
 8001110:	4603      	mov	r3, r0
 8001112:	f887 31f1 	strb.w	r3, [r7, #497]	@ 0x1f1
	while (devices) {
 8001116:	e014      	b.n	8001142 <main+0x126>
	    TM_OneWire_GetFullROM(&OneWire1, device[sensor_count]);
 8001118:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 800111c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001120:	00db      	lsls	r3, r3, #3
 8001122:	4413      	add	r3, r2
 8001124:	4619      	mov	r1, r3
 8001126:	4886      	ldr	r0, [pc, #536]	@ (8001340 <main+0x324>)
 8001128:	f7ff fd60 	bl	8000bec <TM_OneWire_GetFullROM>
	    sensor_count++;
 800112c:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 8001130:	3301      	adds	r3, #1
 8001132:	f887 31f0 	strb.w	r3, [r7, #496]	@ 0x1f0
	    devices = TM_OneWire_Next(&OneWire1);
 8001136:	4882      	ldr	r0, [pc, #520]	@ (8001340 <main+0x324>)
 8001138:	f7ff fc54 	bl	80009e4 <TM_OneWire_Next>
 800113c:	4603      	mov	r3, r0
 800113e:	f887 31f1 	strb.w	r3, [r7, #497]	@ 0x1f1
	while (devices) {
 8001142:	f897 31f1 	ldrb.w	r3, [r7, #497]	@ 0x1f1
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1e6      	bne.n	8001118 <main+0xfc>
	}

	// Set 9bit resolution for all sensors (93.75ms max conversion time)

	for (int i = 0; i < sensor_count; i++) {
 800114a:	2300      	movs	r3, #0
 800114c:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001150:	e00f      	b.n	8001172 <main+0x156>
		TM_DS18B20_SetResolution(&OneWire1, device[i],
 8001152:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001156:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800115a:	00db      	lsls	r3, r3, #3
 800115c:	4413      	add	r3, r2
 800115e:	2209      	movs	r2, #9
 8001160:	4619      	mov	r1, r3
 8001162:	4877      	ldr	r0, [pc, #476]	@ (8001340 <main+0x324>)
 8001164:	f7ff feb6 	bl	8000ed4 <TM_DS18B20_SetResolution>
	for (int i = 0; i < sensor_count; i++) {
 8001168:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800116c:	3301      	adds	r3, #1
 800116e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 8001172:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 8001176:	f8d7 21ec 	ldr.w	r2, [r7, #492]	@ 0x1ec
 800117a:	429a      	cmp	r2, r3
 800117c:	dbe9      	blt.n	8001152 <main+0x136>
				TM_DS18B20_Resolution_9bits);
	}

	// Calculates the necessary CAN packets for sending all the temperatures
	uint8_t n_packets_temps = sensor_count / 8 + ((sensor_count % 8) ? 1 : 0);
 800117e:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 8001182:	08db      	lsrs	r3, r3, #3
 8001184:	b2db      	uxtb	r3, r3
 8001186:	f897 21f0 	ldrb.w	r2, [r7, #496]	@ 0x1f0
 800118a:	f002 0207 	and.w	r2, r2, #7
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	2a00      	cmp	r2, #0
 8001192:	bf14      	ite	ne
 8001194:	2201      	movne	r2, #1
 8001196:	2200      	moveq	r2, #0
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	4413      	add	r3, r2
 800119c:	f887 3193 	strb.w	r3, [r7, #403]	@ 0x193
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		// Split up the 32-bit shuntBits variable into two 12-bit chunks for each LTC
		uint32_t shuntBitsL = 0; // shuntBits & 0x0FFF; // Lower 12 bits
 80011a0:	2300      	movs	r3, #0
 80011a2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
		uint32_t shuntBitsH = 0; // shuntBits >> 12; // Upper 12 bits
 80011a6:	2300      	movs	r3, #0
 80011a8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
		// Configure LTC6802 1 (HV-)

		configureLTC(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 80011ac:	2309      	movs	r3, #9
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80011b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011b8:	4960      	ldr	r1, [pc, #384]	@ (800133c <main+0x320>)
 80011ba:	4864      	ldr	r0, [pc, #400]	@ (800134c <main+0x330>)
 80011bc:	f001 fa2a 	bl	8002614 <configureLTC>
				shuntBitsL, 9);  // HV−
		configureLTC(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 80011c0:	230a      	movs	r3, #10
 80011c2:	9300      	str	r3, [sp, #0]
 80011c4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80011c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011cc:	4960      	ldr	r1, [pc, #384]	@ (8001350 <main+0x334>)
 80011ce:	4861      	ldr	r0, [pc, #388]	@ (8001354 <main+0x338>)
 80011d0:	f001 fa20 	bl	8002614 <configureLTC>
				shuntBitsH, 10); // HV+

		// Start voltage sampling
		startConversion(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN);
 80011d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011d8:	4958      	ldr	r1, [pc, #352]	@ (800133c <main+0x320>)
 80011da:	485c      	ldr	r0, [pc, #368]	@ (800134c <main+0x330>)
 80011dc:	f001 fa7a 	bl	80026d4 <startConversion>
		startConversion(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN);
 80011e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011e4:	495a      	ldr	r1, [pc, #360]	@ (8001350 <main+0x334>)
 80011e6:	485b      	ldr	r0, [pc, #364]	@ (8001354 <main+0x338>)
 80011e8:	f001 fa74 	bl	80026d4 <startConversion>

		// Wait for ADC conversion
		waitForADCComplete(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN);
 80011ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80011f0:	4952      	ldr	r1, [pc, #328]	@ (800133c <main+0x320>)
 80011f2:	4856      	ldr	r0, [pc, #344]	@ (800134c <main+0x330>)
 80011f4:	f000 ff9d 	bl	8002132 <waitForADCComplete>
		waitForADCComplete(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN);
 80011f8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011fc:	4954      	ldr	r1, [pc, #336]	@ (8001350 <main+0x334>)
 80011fe:	4855      	ldr	r0, [pc, #340]	@ (8001354 <main+0x338>)
 8001200:	f000 ff97 	bl	8002132 <waitForADCComplete>

		// Read cell voltage registers HV-
		if (readCellValues(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 8001204:	f507 73b6 	add.w	r3, r7, #364	@ 0x16c
 8001208:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800120c:	494b      	ldr	r1, [pc, #300]	@ (800133c <main+0x320>)
 800120e:	484f      	ldr	r0, [pc, #316]	@ (800134c <main+0x330>)
 8001210:	f000 ffbe 	bl	8002190 <readCellValues>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d00e      	beq.n	8001238 <main+0x21c>
				cellBytes1)) {
			decodeCellVoltages(cellBytes1, voltages, 0, shuntVoltage,
 800121a:	4b4f      	ldr	r3, [pc, #316]	@ (8001358 <main+0x33c>)
 800121c:	881b      	ldrh	r3, [r3, #0]
 800121e:	b29b      	uxth	r3, r3
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff f849 	bl	80002b8 <__aeabi_ui2f>
 8001226:	4603      	mov	r3, r0
 8001228:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 800122c:	4a4b      	ldr	r2, [pc, #300]	@ (800135c <main+0x340>)
 800122e:	9200      	str	r2, [sp, #0]
 8001230:	2200      	movs	r2, #0
 8001232:	4944      	ldr	r1, [pc, #272]	@ (8001344 <main+0x328>)
 8001234:	f000 ffe8 	bl	8002208 <decodeCellVoltages>
					&shuntBits);
		}

		if (readCellValues(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 8001238:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 800123c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001240:	4943      	ldr	r1, [pc, #268]	@ (8001350 <main+0x334>)
 8001242:	4844      	ldr	r0, [pc, #272]	@ (8001354 <main+0x338>)
 8001244:	f000 ffa4 	bl	8002190 <readCellValues>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d00e      	beq.n	800126c <main+0x250>
				cellBytes2)) {
			decodeCellVoltages(cellBytes2, voltages, 12, shuntVoltage,
 800124e:	4b42      	ldr	r3, [pc, #264]	@ (8001358 <main+0x33c>)
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	b29b      	uxth	r3, r3
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff f82f 	bl	80002b8 <__aeabi_ui2f>
 800125a:	4603      	mov	r3, r0
 800125c:	f507 70ac 	add.w	r0, r7, #344	@ 0x158
 8001260:	4a3e      	ldr	r2, [pc, #248]	@ (800135c <main+0x340>)
 8001262:	9200      	str	r2, [sp, #0]
 8001264:	220c      	movs	r2, #12
 8001266:	4937      	ldr	r1, [pc, #220]	@ (8001344 <main+0x328>)
 8001268:	f000 ffce 	bl	8002208 <decodeCellVoltages>
					&shuntBits);
		}

		// Start temperature sampling on all devices

		TM_DS18B20_StartAll(&OneWire1);
 800126c:	4834      	ldr	r0, [pc, #208]	@ (8001340 <main+0x324>)
 800126e:	f7ff fd29 	bl	8000cc4 <TM_DS18B20_StartAll>
		while (!TM_DS18B20_AllDone(&OneWire1))
 8001272:	bf00      	nop
 8001274:	4832      	ldr	r0, [pc, #200]	@ (8001340 <main+0x324>)
 8001276:	f7ff fec5 	bl	8001004 <TM_DS18B20_AllDone>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d0f9      	beq.n	8001274 <main+0x258>
			;

		// Extract temperature data

		for (int i = 0; i < sensor_count; i++) {
 8001280:	2300      	movs	r3, #0
 8001282:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001286:	e019      	b.n	80012bc <main+0x2a0>
			if (TM_DS18B20_Read(&OneWire1, device[i], &temp[i])) {
 8001288:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800128c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	18d1      	adds	r1, r2, r3
 8001294:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	4a2b      	ldr	r2, [pc, #172]	@ (8001348 <main+0x32c>)
 800129c:	4413      	add	r3, r2
 800129e:	461a      	mov	r2, r3
 80012a0:	4827      	ldr	r0, [pc, #156]	@ (8001340 <main+0x324>)
 80012a2:	f7ff fd23 	bl	8000cec <TM_DS18B20_Read>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d002      	beq.n	80012b2 <main+0x296>
				ds18b20_flag = 1;
 80012ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001360 <main+0x344>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < sensor_count; i++) {
 80012b2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80012b6:	3301      	adds	r3, #1
 80012b8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80012bc:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 80012c0:	f8d7 21e8 	ldr.w	r2, [r7, #488]	@ 0x1e8
 80012c4:	429a      	cmp	r2, r3
 80012c6:	dbdf      	blt.n	8001288 <main+0x26c>
			}
		}

		counter++;
 80012c8:	f897 31f3 	ldrb.w	r3, [r7, #499]	@ 0x1f3
 80012cc:	3301      	adds	r3, #1
 80012ce:	f887 31f3 	strb.w	r3, [r7, #499]	@ 0x1f3

		if (counter >= 8) {
 80012d2:	f897 31f3 	ldrb.w	r3, [r7, #499]	@ 0x1f3
 80012d6:	2b07      	cmp	r3, #7
 80012d8:	d922      	bls.n	8001320 <main+0x304>
			counter = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	f887 31f3 	strb.w	r3, [r7, #499]	@ 0x1f3
			slowCounter = (slowCounter + 1) % 4;
 80012e0:	f897 31f2 	ldrb.w	r3, [r7, #498]	@ 0x1f2
 80012e4:	3301      	adds	r3, #1
 80012e6:	425a      	negs	r2, r3
 80012e8:	f003 0303 	and.w	r3, r3, #3
 80012ec:	f002 0203 	and.w	r2, r2, #3
 80012f0:	bf58      	it	pl
 80012f2:	4253      	negpl	r3, r2
 80012f4:	f887 31f2 	strb.w	r3, [r7, #498]	@ 0x1f2

			updateLEDStatus(voltages, maxCells, shuntBits, slowCounter,
 80012f8:	4b18      	ldr	r3, [pc, #96]	@ (800135c <main+0x340>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	b299      	uxth	r1, r3
 80012fe:	4b19      	ldr	r3, [pc, #100]	@ (8001364 <main+0x348>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a15      	ldr	r2, [pc, #84]	@ (8001358 <main+0x33c>)
 8001304:	8812      	ldrh	r2, [r2, #0]
 8001306:	b292      	uxth	r2, r2
 8001308:	f897 01f2 	ldrb.w	r0, [r7, #498]	@ 0x1f2
 800130c:	9202      	str	r2, [sp, #8]
 800130e:	2210      	movs	r2, #16
 8001310:	9201      	str	r2, [sp, #4]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	4603      	mov	r3, r0
 8001316:	460a      	mov	r2, r1
 8001318:	2118      	movs	r1, #24
 800131a:	480a      	ldr	r0, [pc, #40]	@ (8001344 <main+0x328>)
 800131c:	f001 f916 	bl	800254c <updateLEDStatus>
					commsTimer, COMMS_TIMEOUT, shuntVoltage);
		}

		//ds18b20_flag = TM_OneWire_Reset(&OneWire1);

		if (commsTimer < COMMS_TIMEOUT)
 8001320:	4b10      	ldr	r3, [pc, #64]	@ (8001364 <main+0x348>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b0f      	cmp	r3, #15
 8001326:	d81f      	bhi.n	8001368 <main+0x34c>
			commsTimer++;
 8001328:	4b0e      	ldr	r3, [pc, #56]	@ (8001364 <main+0x348>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	3301      	adds	r3, #1
 800132e:	4a0d      	ldr	r2, [pc, #52]	@ (8001364 <main+0x348>)
 8001330:	6013      	str	r3, [r2, #0]
 8001332:	e01c      	b.n	800136e <main+0x352>
 8001334:	20000100 	.word	0x20000100
 8001338:	20000028 	.word	0x20000028
 800133c:	40010800 	.word	0x40010800
 8001340:	20000294 	.word	0x20000294
 8001344:	20000258 	.word	0x20000258
 8001348:	200001c0 	.word	0x200001c0
 800134c:	20000050 	.word	0x20000050
 8001350:	40010c00 	.word	0x40010c00
 8001354:	200000a8 	.word	0x200000a8
 8001358:	20000288 	.word	0x20000288
 800135c:	2000028c 	.word	0x2000028c
 8001360:	20000290 	.word	0x20000290
 8001364:	200001bc 	.word	0x200001bc
		else
			shuntVoltage = 0;
 8001368:	4b9f      	ldr	r3, [pc, #636]	@ (80015e8 <main+0x5cc>)
 800136a:	2200      	movs	r2, #0
 800136c:	801a      	strh	r2, [r3, #0]

		if (voltagesRequested) {
 800136e:	4b9f      	ldr	r3, [pc, #636]	@ (80015ec <main+0x5d0>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	f000 80b6 	beq.w	80014e6 <main+0x4ca>
			voltagesRequested = false;
 800137a:	4b9c      	ldr	r3, [pc, #624]	@ (80015ec <main+0x5d0>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 8001380:	4b9b      	ldr	r3, [pc, #620]	@ (80015f0 <main+0x5d4>)
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]

			uint16_t voltagesValid[19];
			int idx = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4

			// Copy 9 cell readings from HV-
			for (int i = 0; i < 9; i++) {
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001392:	e014      	b.n	80013be <main+0x3a2>
				voltagesValid[idx++] = voltages[i];
 8001394:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001398:	1c5a      	adds	r2, r3, #1
 800139a:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 800139e:	4995      	ldr	r1, [pc, #596]	@ (80015f4 <main+0x5d8>)
 80013a0:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80013a4:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80013a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80013ac:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 80013b0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i = 0; i < 9; i++) {
 80013b4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80013b8:	3301      	adds	r3, #1
 80013ba:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80013be:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80013c2:	2b08      	cmp	r3, #8
 80013c4:	dde6      	ble.n	8001394 <main+0x378>
			}

			// Copy 10 cell readings from HV+
			for (int i = 12; i < 22; i++) {
 80013c6:	230c      	movs	r3, #12
 80013c8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80013cc:	e014      	b.n	80013f8 <main+0x3dc>
				voltagesValid[idx++] = voltages[i];
 80013ce:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80013d2:	1c5a      	adds	r2, r3, #1
 80013d4:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 80013d8:	4986      	ldr	r1, [pc, #536]	@ (80015f4 <main+0x5d8>)
 80013da:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80013de:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 80013e2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80013e6:	f5a2 7200 	sub.w	r2, r2, #512	@ 0x200
 80013ea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int i = 12; i < 22; i++) {
 80013ee:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80013f2:	3301      	adds	r3, #1
 80013f4:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80013f8:	f8d7 31dc 	ldr.w	r3, [r7, #476]	@ 0x1dc
 80013fc:	2b15      	cmp	r3, #21
 80013fe:	dde6      	ble.n	80013ce <main+0x3b2>
			}

			// Send 5 packets
			for (int packet = 0; packet < 5; packet++) {
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001406:	e069      	b.n	80014dc <main+0x4c0>
				for (int n = 0; n < 4; n++) {
 8001408:	2300      	movs	r3, #0
 800140a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 800140e:	e03b      	b.n	8001488 <main+0x46c>
					int vidx = packet * 4 + n;
 8001410:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 8001414:	009b      	lsls	r3, r3, #2
 8001416:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800141a:	4413      	add	r3, r2
 800141c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
					if (vidx < 19) {
 8001420:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001424:	2b12      	cmp	r3, #18
 8001426:	dc1d      	bgt.n	8001464 <main+0x448>
						uint16_t voltageInt = voltagesValid[vidx];
 8001428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800142c:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001430:	f8d7 2184 	ldr.w	r2, [r7, #388]	@ 0x184
 8001434:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001438:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182
						txData[n * 2] = voltageInt >> 8;
 800143c:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8001440:	0a1b      	lsrs	r3, r3, #8
 8001442:	b29a      	uxth	r2, r3
 8001444:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001448:	005b      	lsls	r3, r3, #1
 800144a:	b2d1      	uxtb	r1, r2
 800144c:	4a6a      	ldr	r2, [pc, #424]	@ (80015f8 <main+0x5dc>)
 800144e:	54d1      	strb	r1, [r2, r3]
						txData[n * 2 + 1] = voltageInt & 0xFF;
 8001450:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	3301      	adds	r3, #1
 8001458:	f8b7 2182 	ldrh.w	r2, [r7, #386]	@ 0x182
 800145c:	b2d1      	uxtb	r1, r2
 800145e:	4a66      	ldr	r2, [pc, #408]	@ (80015f8 <main+0x5dc>)
 8001460:	54d1      	strb	r1, [r2, r3]
 8001462:	e00c      	b.n	800147e <main+0x462>
					} else {
						txData[n * 2] = 0;
 8001464:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	4a63      	ldr	r2, [pc, #396]	@ (80015f8 <main+0x5dc>)
 800146c:	2100      	movs	r1, #0
 800146e:	54d1      	strb	r1, [r2, r3]
						txData[n * 2 + 1] = 0;
 8001470:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	3301      	adds	r3, #1
 8001478:	4a5f      	ldr	r2, [pc, #380]	@ (80015f8 <main+0x5dc>)
 800147a:	2100      	movs	r1, #0
 800147c:	54d1      	strb	r1, [r2, r3]
				for (int n = 0; n < 4; n++) {
 800147e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001482:	3301      	adds	r3, #1
 8001484:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 8001488:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800148c:	2b03      	cmp	r3, #3
 800148e:	ddbf      	ble.n	8001410 <main+0x3f4>
					}
				}

				txHeader.DLC = 8;
 8001490:	4b5a      	ldr	r3, [pc, #360]	@ (80015fc <main+0x5e0>)
 8001492:	2208      	movs	r2, #8
 8001494:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 8001496:	4b59      	ldr	r3, [pc, #356]	@ (80015fc <main+0x5e0>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 800149c:	4b57      	ldr	r3, [pc, #348]	@ (80015fc <main+0x5e0>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + packet + 1;
 80014a2:	4b57      	ldr	r3, [pc, #348]	@ (8001600 <main+0x5e4>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	461a      	mov	r2, r3
 80014a8:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80014ac:	4413      	add	r3, r2
 80014ae:	3301      	adds	r3, #1
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b52      	ldr	r3, [pc, #328]	@ (80015fc <main+0x5e0>)
 80014b4:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 80014b6:	4b53      	ldr	r3, [pc, #332]	@ (8001604 <main+0x5e8>)
 80014b8:	4a4f      	ldr	r2, [pc, #316]	@ (80015f8 <main+0x5dc>)
 80014ba:	4950      	ldr	r1, [pc, #320]	@ (80015fc <main+0x5e0>)
 80014bc:	4852      	ldr	r0, [pc, #328]	@ (8001608 <main+0x5ec>)
 80014be:	f001 fd57 	bl	8002f70 <HAL_CAN_AddTxMessage>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <main+0x4b0>
						!= HAL_OK) {
					Error_Handler();
 80014c8:	f001 f920 	bl	800270c <Error_Handler>
				}

				HAL_Delay(1);
 80014cc:	2001      	movs	r0, #1
 80014ce:	f001 fb23 	bl	8002b18 <HAL_Delay>
			for (int packet = 0; packet < 5; packet++) {
 80014d2:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80014d6:	3301      	adds	r3, #1
 80014d8:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 80014dc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80014e0:	2b04      	cmp	r3, #4
 80014e2:	dd91      	ble.n	8001408 <main+0x3ec>
 80014e4:	e65c      	b.n	80011a0 <main+0x184>
			}
		} else if (temperaturesRequested) {
 80014e6:	4b49      	ldr	r3, [pc, #292]	@ (800160c <main+0x5f0>)
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d066      	beq.n	80015be <main+0x5a2>
			temperaturesRequested = false;
 80014f0:	4b46      	ldr	r3, [pc, #280]	@ (800160c <main+0x5f0>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 80014f6:	4b3e      	ldr	r3, [pc, #248]	@ (80015f0 <main+0x5d4>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]

			for (int packet = 0; packet < n_packets_temps; packet++) {
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001502:	e055      	b.n	80015b0 <main+0x594>

				for (int i = 0; i < 8; i++) {
 8001504:	2300      	movs	r3, #0
 8001506:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 800150a:	e029      	b.n	8001560 <main+0x544>
					if ((i + 8 * packet) < sensor_count) {
 800150c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001510:	00da      	lsls	r2, r3, #3
 8001512:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001516:	441a      	add	r2, r3
 8001518:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 800151c:	429a      	cmp	r2, r3
 800151e:	da14      	bge.n	800154a <main+0x52e>
						txData[i] = temp[i + 8 * packet];
 8001520:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001524:	00da      	lsls	r2, r3, #3
 8001526:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800152a:	4413      	add	r3, r2
 800152c:	4a38      	ldr	r2, [pc, #224]	@ (8001610 <main+0x5f4>)
 800152e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff f8de 	bl	80006f4 <__aeabi_f2uiz>
 8001538:	4603      	mov	r3, r0
 800153a:	b2d9      	uxtb	r1, r3
 800153c:	4a2e      	ldr	r2, [pc, #184]	@ (80015f8 <main+0x5dc>)
 800153e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001542:	4413      	add	r3, r2
 8001544:	460a      	mov	r2, r1
 8001546:	701a      	strb	r2, [r3, #0]
 8001548:	e005      	b.n	8001556 <main+0x53a>
					} else {
						txData[i] = 0;
 800154a:	4a2b      	ldr	r2, [pc, #172]	@ (80015f8 <main+0x5dc>)
 800154c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001550:	4413      	add	r3, r2
 8001552:	2200      	movs	r2, #0
 8001554:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 8; i++) {
 8001556:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800155a:	3301      	adds	r3, #1
 800155c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
 8001560:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001564:	2b07      	cmp	r3, #7
 8001566:	ddd1      	ble.n	800150c <main+0x4f0>
					}
				}

				txHeader.DLC = 8;
 8001568:	4b24      	ldr	r3, [pc, #144]	@ (80015fc <main+0x5e0>)
 800156a:	2208      	movs	r2, #8
 800156c:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 800156e:	4b23      	ldr	r3, [pc, #140]	@ (80015fc <main+0x5e0>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001574:	4b21      	ldr	r3, [pc, #132]	@ (80015fc <main+0x5e0>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + 20 + packet + 1;
 800157a:	4b21      	ldr	r3, [pc, #132]	@ (8001600 <main+0x5e4>)
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	f103 0214 	add.w	r2, r3, #20
 8001582:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001586:	4413      	add	r3, r2
 8001588:	3301      	adds	r3, #1
 800158a:	461a      	mov	r2, r3
 800158c:	4b1b      	ldr	r3, [pc, #108]	@ (80015fc <main+0x5e0>)
 800158e:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001590:	4b1c      	ldr	r3, [pc, #112]	@ (8001604 <main+0x5e8>)
 8001592:	4a19      	ldr	r2, [pc, #100]	@ (80015f8 <main+0x5dc>)
 8001594:	4919      	ldr	r1, [pc, #100]	@ (80015fc <main+0x5e0>)
 8001596:	481c      	ldr	r0, [pc, #112]	@ (8001608 <main+0x5ec>)
 8001598:	f001 fcea 	bl	8002f70 <HAL_CAN_AddTxMessage>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <main+0x58a>
						!= HAL_OK) {
					Error_Handler();
 80015a2:	f001 f8b3 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < n_packets_temps; packet++) {
 80015a6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80015aa:	3301      	adds	r3, #1
 80015ac:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 80015b0:	f897 3193 	ldrb.w	r3, [r7, #403]	@ 0x193
 80015b4:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 80015b8:	429a      	cmp	r2, r3
 80015ba:	dba3      	blt.n	8001504 <main+0x4e8>
 80015bc:	e5f0      	b.n	80011a0 <main+0x184>
				}
			}
		} else if (rawValuesRequested) {
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <main+0x5f8>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	f000 80c5 	beq.w	8001754 <main+0x738>
			rawValuesRequested = false;
 80015ca:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <main+0x5f8>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 80015d0:	4b07      	ldr	r3, [pc, #28]	@ (80015f0 <main+0x5d4>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]

			for (int packet = 0; packet < 3; packet++) {
 80015d6:	2300      	movs	r3, #0
 80015d8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80015dc:	e067      	b.n	80016ae <main+0x692>
				for (int i = 0; i < 6; i++) {
 80015de:	2300      	movs	r3, #0
 80015e0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80015e4:	e032      	b.n	800164c <main+0x630>
 80015e6:	bf00      	nop
 80015e8:	20000288 	.word	0x20000288
 80015ec:	200001b4 	.word	0x200001b4
 80015f0:	200001bc 	.word	0x200001bc
 80015f4:	20000258 	.word	0x20000258
 80015f8:	200001a8 	.word	0x200001a8
 80015fc:	20000190 	.word	0x20000190
 8001600:	200001ba 	.word	0x200001ba
 8001604:	200001b0 	.word	0x200001b0
 8001608:	20000028 	.word	0x20000028
 800160c:	200001b5 	.word	0x200001b5
 8001610:	200001c0 	.word	0x200001c0
 8001614:	200001b6 	.word	0x200001b6
					txData[i] = cellBytes1[packet * 6 + i];
 8001618:	f8d7 21c8 	ldr.w	r2, [r7, #456]	@ 0x1c8
 800161c:	4613      	mov	r3, r2
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	4413      	add	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	461a      	mov	r2, r3
 8001626:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800162a:	4413      	add	r3, r2
 800162c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001630:	443b      	add	r3, r7
 8001632:	f813 1c94 	ldrb.w	r1, [r3, #-148]
 8001636:	4ab2      	ldr	r2, [pc, #712]	@ (8001900 <main+0x8e4>)
 8001638:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 800163c:	4413      	add	r3, r2
 800163e:	460a      	mov	r2, r1
 8001640:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 8001642:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001646:	3301      	adds	r3, #1
 8001648:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800164c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001650:	2b05      	cmp	r3, #5
 8001652:	dde1      	ble.n	8001618 <main+0x5fc>
				}
				txData[6] = 0xC0 + packet;
 8001654:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001658:	b2db      	uxtb	r3, r3
 800165a:	3b40      	subs	r3, #64	@ 0x40
 800165c:	b2da      	uxtb	r2, r3
 800165e:	4ba8      	ldr	r3, [pc, #672]	@ (8001900 <main+0x8e4>)
 8001660:	719a      	strb	r2, [r3, #6]
				txData[7] = 0; // Padding
 8001662:	4ba7      	ldr	r3, [pc, #668]	@ (8001900 <main+0x8e4>)
 8001664:	2200      	movs	r2, #0
 8001666:	71da      	strb	r2, [r3, #7]

				txHeader.DLC = 8;
 8001668:	4ba6      	ldr	r3, [pc, #664]	@ (8001904 <main+0x8e8>)
 800166a:	2208      	movs	r2, #8
 800166c:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 800166e:	4ba5      	ldr	r3, [pc, #660]	@ (8001904 <main+0x8e8>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001674:	4ba3      	ldr	r3, [pc, #652]	@ (8001904 <main+0x8e8>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
				txHeader.StdId = moduleID + 100 + packet;
 800167a:	4ba3      	ldr	r3, [pc, #652]	@ (8001908 <main+0x8ec>)
 800167c:	881b      	ldrh	r3, [r3, #0]
 800167e:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8001682:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001686:	4413      	add	r3, r2
 8001688:	461a      	mov	r2, r3
 800168a:	4b9e      	ldr	r3, [pc, #632]	@ (8001904 <main+0x8e8>)
 800168c:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 800168e:	4b9f      	ldr	r3, [pc, #636]	@ (800190c <main+0x8f0>)
 8001690:	4a9b      	ldr	r2, [pc, #620]	@ (8001900 <main+0x8e4>)
 8001692:	499c      	ldr	r1, [pc, #624]	@ (8001904 <main+0x8e8>)
 8001694:	489e      	ldr	r0, [pc, #632]	@ (8001910 <main+0x8f4>)
 8001696:	f001 fc6b 	bl	8002f70 <HAL_CAN_AddTxMessage>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <main+0x688>
						!= HAL_OK)
					Error_Handler();
 80016a0:	f001 f834 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 80016a4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80016a8:	3301      	adds	r3, #1
 80016aa:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80016ae:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	dd93      	ble.n	80015de <main+0x5c2>
			}

			for (int packet = 0; packet < 3; packet++) {
 80016b6:	2300      	movs	r3, #0
 80016b8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80016bc:	e045      	b.n	800174a <main+0x72e>
				for (int i = 0; i < 6; i++) {
 80016be:	2300      	movs	r3, #0
 80016c0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80016c4:	e019      	b.n	80016fa <main+0x6de>
					txData[i] = cellBytes2[packet * 6 + i];
 80016c6:	f8d7 21c0 	ldr.w	r2, [r7, #448]	@ 0x1c0
 80016ca:	4613      	mov	r3, r2
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	4413      	add	r3, r2
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	461a      	mov	r2, r3
 80016d4:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80016d8:	4413      	add	r3, r2
 80016da:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80016de:	443b      	add	r3, r7
 80016e0:	f813 1ca8 	ldrb.w	r1, [r3, #-168]
 80016e4:	4a86      	ldr	r2, [pc, #536]	@ (8001900 <main+0x8e4>)
 80016e6:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80016ea:	4413      	add	r3, r2
 80016ec:	460a      	mov	r2, r1
 80016ee:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 80016f0:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80016f4:	3301      	adds	r3, #1
 80016f6:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80016fa:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80016fe:	2b05      	cmp	r3, #5
 8001700:	dde1      	ble.n	80016c6 <main+0x6aa>
				}
				txData[6] = 0xD0 + packet;
 8001702:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001706:	b2db      	uxtb	r3, r3
 8001708:	3b30      	subs	r3, #48	@ 0x30
 800170a:	b2da      	uxtb	r2, r3
 800170c:	4b7c      	ldr	r3, [pc, #496]	@ (8001900 <main+0x8e4>)
 800170e:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 8001710:	4b7b      	ldr	r3, [pc, #492]	@ (8001900 <main+0x8e4>)
 8001712:	2200      	movs	r2, #0
 8001714:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 110 + packet;
 8001716:	4b7c      	ldr	r3, [pc, #496]	@ (8001908 <main+0x8ec>)
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	f103 026e 	add.w	r2, r3, #110	@ 0x6e
 800171e:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001722:	4413      	add	r3, r2
 8001724:	461a      	mov	r2, r3
 8001726:	4b77      	ldr	r3, [pc, #476]	@ (8001904 <main+0x8e8>)
 8001728:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 800172a:	4b78      	ldr	r3, [pc, #480]	@ (800190c <main+0x8f0>)
 800172c:	4a74      	ldr	r2, [pc, #464]	@ (8001900 <main+0x8e4>)
 800172e:	4975      	ldr	r1, [pc, #468]	@ (8001904 <main+0x8e8>)
 8001730:	4877      	ldr	r0, [pc, #476]	@ (8001910 <main+0x8f4>)
 8001732:	f001 fc1d 	bl	8002f70 <HAL_CAN_AddTxMessage>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <main+0x724>
						!= HAL_OK)
					Error_Handler();
 800173c:	f000 ffe6 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 8001740:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001744:	3301      	adds	r3, #1
 8001746:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800174a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800174e:	2b02      	cmp	r3, #2
 8001750:	ddb5      	ble.n	80016be <main+0x6a2>
 8001752:	e525      	b.n	80011a0 <main+0x184>
			}
		} else if (selfTestRequested) {
 8001754:	4b6f      	ldr	r3, [pc, #444]	@ (8001914 <main+0x8f8>)
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 80b4 	beq.w	80018c8 <main+0x8ac>
			selfTestRequested = false;
 8001760:	4b6c      	ldr	r3, [pc, #432]	@ (8001914 <main+0x8f8>)
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 8001766:	4b6c      	ldr	r3, [pc, #432]	@ (8001918 <main+0x8fc>)
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]

			RunSelfTest(cellBytes1, cellBytes2, 0x1E);
 800176c:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 8001770:	f507 73b6 	add.w	r3, r7, #364	@ 0x16c
 8001774:	221e      	movs	r2, #30
 8001776:	4618      	mov	r0, r3
 8001778:	f000 fea2 	bl	80024c0 <RunSelfTest>

			for (int packet = 0; packet < 3; packet++) {
 800177c:	2300      	movs	r3, #0
 800177e:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001782:	e04e      	b.n	8001822 <main+0x806>
				for (int i = 0; i < 6; i++) {
 8001784:	2300      	movs	r3, #0
 8001786:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 800178a:	e019      	b.n	80017c0 <main+0x7a4>
					txData[i] = cellBytes1[packet * 6 + i];
 800178c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001790:	4613      	mov	r3, r2
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4413      	add	r3, r2
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	461a      	mov	r2, r3
 800179a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800179e:	4413      	add	r3, r2
 80017a0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80017a4:	443b      	add	r3, r7
 80017a6:	f813 1c94 	ldrb.w	r1, [r3, #-148]
 80017aa:	4a55      	ldr	r2, [pc, #340]	@ (8001900 <main+0x8e4>)
 80017ac:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80017b0:	4413      	add	r3, r2
 80017b2:	460a      	mov	r2, r1
 80017b4:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 80017b6:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80017ba:	3301      	adds	r3, #1
 80017bc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 80017c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80017c4:	2b05      	cmp	r3, #5
 80017c6:	dde1      	ble.n	800178c <main+0x770>
				}
				txData[6] = 0xE0 + packet; // etiqueta especial para Self Test
 80017c8:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	3b20      	subs	r3, #32
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	4b4b      	ldr	r3, [pc, #300]	@ (8001900 <main+0x8e4>)
 80017d4:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 80017d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001900 <main+0x8e4>)
 80017d8:	2200      	movs	r2, #0
 80017da:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 120 + packet;
 80017dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001908 <main+0x8ec>)
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	f103 0278 	add.w	r2, r3, #120	@ 0x78
 80017e4:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 80017e8:	4413      	add	r3, r2
 80017ea:	461a      	mov	r2, r3
 80017ec:	4b45      	ldr	r3, [pc, #276]	@ (8001904 <main+0x8e8>)
 80017ee:	601a      	str	r2, [r3, #0]
				txHeader.DLC = 8;
 80017f0:	4b44      	ldr	r3, [pc, #272]	@ (8001904 <main+0x8e8>)
 80017f2:	2208      	movs	r2, #8
 80017f4:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 80017f6:	4b43      	ldr	r3, [pc, #268]	@ (8001904 <main+0x8e8>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 80017fc:	4b41      	ldr	r3, [pc, #260]	@ (8001904 <main+0x8e8>)
 80017fe:	2200      	movs	r2, #0
 8001800:	60da      	str	r2, [r3, #12]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001802:	4b42      	ldr	r3, [pc, #264]	@ (800190c <main+0x8f0>)
 8001804:	4a3e      	ldr	r2, [pc, #248]	@ (8001900 <main+0x8e4>)
 8001806:	493f      	ldr	r1, [pc, #252]	@ (8001904 <main+0x8e8>)
 8001808:	4841      	ldr	r0, [pc, #260]	@ (8001910 <main+0x8f4>)
 800180a:	f001 fbb1 	bl	8002f70 <HAL_CAN_AddTxMessage>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <main+0x7fc>
						!= HAL_OK)
					Error_Handler();
 8001814:	f000 ff7a 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 8001818:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 800181c:	3301      	adds	r3, #1
 800181e:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001822:	f8d7 31b8 	ldr.w	r3, [r7, #440]	@ 0x1b8
 8001826:	2b02      	cmp	r3, #2
 8001828:	ddac      	ble.n	8001784 <main+0x768>
			}

			for (int packet = 0; packet < 3; packet++) {
 800182a:	2300      	movs	r3, #0
 800182c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001830:	e045      	b.n	80018be <main+0x8a2>
				for (int i = 0; i < 6; i++) {
 8001832:	2300      	movs	r3, #0
 8001834:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8001838:	e019      	b.n	800186e <main+0x852>
					txData[i] = cellBytes2[packet * 6 + i];
 800183a:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800183e:	4613      	mov	r3, r2
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	4413      	add	r3, r2
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	461a      	mov	r2, r3
 8001848:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800184c:	4413      	add	r3, r2
 800184e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001852:	443b      	add	r3, r7
 8001854:	f813 1ca8 	ldrb.w	r1, [r3, #-168]
 8001858:	4a29      	ldr	r2, [pc, #164]	@ (8001900 <main+0x8e4>)
 800185a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800185e:	4413      	add	r3, r2
 8001860:	460a      	mov	r2, r1
 8001862:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 8001864:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001868:	3301      	adds	r3, #1
 800186a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 800186e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001872:	2b05      	cmp	r3, #5
 8001874:	dde1      	ble.n	800183a <main+0x81e>
				}
				txData[6] = 0xF0 + packet;
 8001876:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800187a:	b2db      	uxtb	r3, r3
 800187c:	3b10      	subs	r3, #16
 800187e:	b2da      	uxtb	r2, r3
 8001880:	4b1f      	ldr	r3, [pc, #124]	@ (8001900 <main+0x8e4>)
 8001882:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 8001884:	4b1e      	ldr	r3, [pc, #120]	@ (8001900 <main+0x8e4>)
 8001886:	2200      	movs	r2, #0
 8001888:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 125 + packet;
 800188a:	4b1f      	ldr	r3, [pc, #124]	@ (8001908 <main+0x8ec>)
 800188c:	881b      	ldrh	r3, [r3, #0]
 800188e:	f103 027d 	add.w	r2, r3, #125	@ 0x7d
 8001892:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001896:	4413      	add	r3, r2
 8001898:	461a      	mov	r2, r3
 800189a:	4b1a      	ldr	r3, [pc, #104]	@ (8001904 <main+0x8e8>)
 800189c:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 800189e:	4b1b      	ldr	r3, [pc, #108]	@ (800190c <main+0x8f0>)
 80018a0:	4a17      	ldr	r2, [pc, #92]	@ (8001900 <main+0x8e4>)
 80018a2:	4918      	ldr	r1, [pc, #96]	@ (8001904 <main+0x8e8>)
 80018a4:	481a      	ldr	r0, [pc, #104]	@ (8001910 <main+0x8f4>)
 80018a6:	f001 fb63 	bl	8002f70 <HAL_CAN_AddTxMessage>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <main+0x898>
						!= HAL_OK)
					Error_Handler();
 80018b0:	f000 ff2c 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 80018b4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80018b8:	3301      	adds	r3, #1
 80018ba:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 80018be:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	ddb5      	ble.n	8001832 <main+0x816>
 80018c6:	e46b      	b.n	80011a0 <main+0x184>
			}
		} else if (selfTest2Requested) {
 80018c8:	4b14      	ldr	r3, [pc, #80]	@ (800191c <main+0x900>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 80c5 	beq.w	8001a5e <main+0xa42>
			selfTest2Requested = false;
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <main+0x900>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
			commsTimer = 0;
 80018da:	4b0f      	ldr	r3, [pc, #60]	@ (8001918 <main+0x8fc>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]

			RunSelfTest(cellBytes1, cellBytes2, 0x1F); // Self Test 2
 80018e0:	f507 71ac 	add.w	r1, r7, #344	@ 0x158
 80018e4:	f507 73b6 	add.w	r3, r7, #364	@ 0x16c
 80018e8:	221f      	movs	r2, #31
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 fde8 	bl	80024c0 <RunSelfTest>

			for (int packet = 0; packet < 3; packet++) {
 80018f0:	2300      	movs	r3, #0
 80018f2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80018f6:	e05e      	b.n	80019b6 <main+0x99a>
				for (int i = 0; i < 6; i++) {
 80018f8:	2300      	movs	r3, #0
 80018fa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80018fe:	e029      	b.n	8001954 <main+0x938>
 8001900:	200001a8 	.word	0x200001a8
 8001904:	20000190 	.word	0x20000190
 8001908:	200001ba 	.word	0x200001ba
 800190c:	200001b0 	.word	0x200001b0
 8001910:	20000028 	.word	0x20000028
 8001914:	200001b7 	.word	0x200001b7
 8001918:	200001bc 	.word	0x200001bc
 800191c:	200001b8 	.word	0x200001b8
					txData[i] = cellBytes1[packet * 6 + i];
 8001920:	f8d7 21a8 	ldr.w	r2, [r7, #424]	@ 0x1a8
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	461a      	mov	r2, r3
 800192e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001932:	4413      	add	r3, r2
 8001934:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001938:	443b      	add	r3, r7
 800193a:	f813 1c94 	ldrb.w	r1, [r3, #-148]
 800193e:	4a77      	ldr	r2, [pc, #476]	@ (8001b1c <main+0xb00>)
 8001940:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001944:	4413      	add	r3, r2
 8001946:	460a      	mov	r2, r1
 8001948:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 800194a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800194e:	3301      	adds	r3, #1
 8001950:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001954:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001958:	2b05      	cmp	r3, #5
 800195a:	dde1      	ble.n	8001920 <main+0x904>
				}
				txData[6] = 0xD0 + packet; // etiqueta para Self Test 2 LTC1
 800195c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001960:	b2db      	uxtb	r3, r3
 8001962:	3b30      	subs	r3, #48	@ 0x30
 8001964:	b2da      	uxtb	r2, r3
 8001966:	4b6d      	ldr	r3, [pc, #436]	@ (8001b1c <main+0xb00>)
 8001968:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 800196a:	4b6c      	ldr	r3, [pc, #432]	@ (8001b1c <main+0xb00>)
 800196c:	2200      	movs	r2, #0
 800196e:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 110 + packet;
 8001970:	4b6b      	ldr	r3, [pc, #428]	@ (8001b20 <main+0xb04>)
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	f103 026e 	add.w	r2, r3, #110	@ 0x6e
 8001978:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800197c:	4413      	add	r3, r2
 800197e:	461a      	mov	r2, r3
 8001980:	4b68      	ldr	r3, [pc, #416]	@ (8001b24 <main+0xb08>)
 8001982:	601a      	str	r2, [r3, #0]
				txHeader.DLC = 8;
 8001984:	4b67      	ldr	r3, [pc, #412]	@ (8001b24 <main+0xb08>)
 8001986:	2208      	movs	r2, #8
 8001988:	611a      	str	r2, [r3, #16]
				txHeader.IDE = CAN_ID_STD;
 800198a:	4b66      	ldr	r3, [pc, #408]	@ (8001b24 <main+0xb08>)
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
				txHeader.RTR = CAN_RTR_DATA;
 8001990:	4b64      	ldr	r3, [pc, #400]	@ (8001b24 <main+0xb08>)
 8001992:	2200      	movs	r2, #0
 8001994:	60da      	str	r2, [r3, #12]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001996:	4b64      	ldr	r3, [pc, #400]	@ (8001b28 <main+0xb0c>)
 8001998:	4a60      	ldr	r2, [pc, #384]	@ (8001b1c <main+0xb00>)
 800199a:	4962      	ldr	r1, [pc, #392]	@ (8001b24 <main+0xb08>)
 800199c:	4863      	ldr	r0, [pc, #396]	@ (8001b2c <main+0xb10>)
 800199e:	f001 fae7 	bl	8002f70 <HAL_CAN_AddTxMessage>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <main+0x990>
						!= HAL_OK)
					Error_Handler();
 80019a8:	f000 feb0 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 80019ac:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80019b0:	3301      	adds	r3, #1
 80019b2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80019b6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	dd9c      	ble.n	80018f8 <main+0x8dc>
			}

			for (int packet = 0; packet < 3; packet++) {
 80019be:	2300      	movs	r3, #0
 80019c0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80019c4:	e045      	b.n	8001a52 <main+0xa36>
				for (int i = 0; i < 6; i++) {
 80019c6:	2300      	movs	r3, #0
 80019c8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80019cc:	e019      	b.n	8001a02 <main+0x9e6>
					txData[i] = cellBytes2[packet * 6 + i];
 80019ce:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80019d2:	4613      	mov	r3, r2
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	4413      	add	r3, r2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	461a      	mov	r2, r3
 80019dc:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80019e0:	4413      	add	r3, r2
 80019e2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80019e6:	443b      	add	r3, r7
 80019e8:	f813 1ca8 	ldrb.w	r1, [r3, #-168]
 80019ec:	4a4b      	ldr	r2, [pc, #300]	@ (8001b1c <main+0xb00>)
 80019ee:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80019f2:	4413      	add	r3, r2
 80019f4:	460a      	mov	r2, r1
 80019f6:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 6; i++) {
 80019f8:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80019fc:	3301      	adds	r3, #1
 80019fe:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001a02:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 8001a06:	2b05      	cmp	r3, #5
 8001a08:	dde1      	ble.n	80019ce <main+0x9b2>
				}
				txData[6] = 0xC0 + packet; // etiqueta para Self Test 2 LTC2
 8001a0a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	3b40      	subs	r3, #64	@ 0x40
 8001a12:	b2da      	uxtb	r2, r3
 8001a14:	4b41      	ldr	r3, [pc, #260]	@ (8001b1c <main+0xb00>)
 8001a16:	719a      	strb	r2, [r3, #6]
				txData[7] = 0;
 8001a18:	4b40      	ldr	r3, [pc, #256]	@ (8001b1c <main+0xb00>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	71da      	strb	r2, [r3, #7]

				txHeader.StdId = moduleID + 115 + packet;
 8001a1e:	4b40      	ldr	r3, [pc, #256]	@ (8001b20 <main+0xb04>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	f103 0273 	add.w	r2, r3, #115	@ 0x73
 8001a26:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a2a:	4413      	add	r3, r2
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8001b24 <main+0xb08>)
 8001a30:	601a      	str	r2, [r3, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox)
 8001a32:	4b3d      	ldr	r3, [pc, #244]	@ (8001b28 <main+0xb0c>)
 8001a34:	4a39      	ldr	r2, [pc, #228]	@ (8001b1c <main+0xb00>)
 8001a36:	493b      	ldr	r1, [pc, #236]	@ (8001b24 <main+0xb08>)
 8001a38:	483c      	ldr	r0, [pc, #240]	@ (8001b2c <main+0xb10>)
 8001a3a:	f001 fa99 	bl	8002f70 <HAL_CAN_AddTxMessage>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <main+0xa2c>
						!= HAL_OK)
					Error_Handler();
 8001a44:	f000 fe62 	bl	800270c <Error_Handler>
			for (int packet = 0; packet < 3; packet++) {
 8001a48:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001a52:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	ddb5      	ble.n	80019c6 <main+0x9aa>
 8001a5a:	f7ff bba1 	b.w	80011a0 <main+0x184>
			}

		} else if (sendSensorROMs) {
 8001a5e:	4b34      	ldr	r3, [pc, #208]	@ (8001b30 <main+0xb14>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d053      	beq.n	8001b10 <main+0xaf4>
		    sendSensorROMs = false;
 8001a68:	4b31      	ldr	r3, [pc, #196]	@ (8001b30 <main+0xb14>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	701a      	strb	r2, [r3, #0]

		    for (int i = 0; i < sensor_count; i++) {
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001a74:	e044      	b.n	8001b00 <main+0xae4>
		        for (int j = 0; j < 8; j++) {
 8001a76:	2300      	movs	r3, #0
 8001a78:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001a7c:	e016      	b.n	8001aac <main+0xa90>
		            txData[j] = device[i][j];
 8001a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a82:	f5a3 72ec 	sub.w	r2, r3, #472	@ 0x1d8
 8001a86:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	441a      	add	r2, r3
 8001a8e:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001a92:	4413      	add	r3, r2
 8001a94:	7819      	ldrb	r1, [r3, #0]
 8001a96:	4a21      	ldr	r2, [pc, #132]	@ (8001b1c <main+0xb00>)
 8001a98:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001a9c:	4413      	add	r3, r2
 8001a9e:	460a      	mov	r2, r1
 8001aa0:	701a      	strb	r2, [r3, #0]
		        for (int j = 0; j < 8; j++) {
 8001aa2:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
 8001aac:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001ab0:	2b07      	cmp	r3, #7
 8001ab2:	dde4      	ble.n	8001a7e <main+0xa62>
		        }

		        txHeader.DLC = 8;
 8001ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b24 <main+0xb08>)
 8001ab6:	2208      	movs	r2, #8
 8001ab8:	611a      	str	r2, [r3, #16]
		        txHeader.IDE = CAN_ID_STD;
 8001aba:	4b1a      	ldr	r3, [pc, #104]	@ (8001b24 <main+0xb08>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
		        txHeader.RTR = CAN_RTR_DATA;
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <main+0xb08>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	60da      	str	r2, [r3, #12]
		        txHeader.StdId = moduleID + 500 + i;
 8001ac6:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <main+0xb04>)
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	f503 72fa 	add.w	r2, r3, #500	@ 0x1f4
 8001ace:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001ad2:	4413      	add	r3, r2
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <main+0xb08>)
 8001ad8:	601a      	str	r2, [r3, #0]

		        if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox) != HAL_OK) {
 8001ada:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <main+0xb0c>)
 8001adc:	4a0f      	ldr	r2, [pc, #60]	@ (8001b1c <main+0xb00>)
 8001ade:	4911      	ldr	r1, [pc, #68]	@ (8001b24 <main+0xb08>)
 8001ae0:	4812      	ldr	r0, [pc, #72]	@ (8001b2c <main+0xb10>)
 8001ae2:	f001 fa45 	bl	8002f70 <HAL_CAN_AddTxMessage>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <main+0xad4>
		            Error_Handler();
 8001aec:	f000 fe0e 	bl	800270c <Error_Handler>
		        }

		        HAL_Delay(1);
 8001af0:	2001      	movs	r0, #1
 8001af2:	f001 f811 	bl	8002b18 <HAL_Delay>
		    for (int i = 0; i < sensor_count; i++) {
 8001af6:	f8d7 3198 	ldr.w	r3, [r7, #408]	@ 0x198
 8001afa:	3301      	adds	r3, #1
 8001afc:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8001b00:	f897 31f0 	ldrb.w	r3, [r7, #496]	@ 0x1f0
 8001b04:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	dbb4      	blt.n	8001a76 <main+0xa5a>
 8001b0c:	f7ff bb48 	b.w	80011a0 <main+0x184>
		}



		else {
			HAL_Delay(4);
 8001b10:	2004      	movs	r0, #4
 8001b12:	f001 f801 	bl	8002b18 <HAL_Delay>
	while (1) {
 8001b16:	f7ff bb43 	b.w	80011a0 <main+0x184>
 8001b1a:	bf00      	nop
 8001b1c:	200001a8 	.word	0x200001a8
 8001b20:	200001ba 	.word	0x200001ba
 8001b24:	20000190 	.word	0x20000190
 8001b28:	200001b0 	.word	0x200001b0
 8001b2c:	20000028 	.word	0x20000028
 8001b30:	200001b9 	.word	0x200001b9

08001b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b090      	sub	sp, #64	@ 0x40
 8001b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3a:	f107 0318 	add.w	r3, r7, #24
 8001b3e:	2228      	movs	r2, #40	@ 0x28
 8001b40:	2100      	movs	r1, #0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 fd4c 	bl	80055e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
 8001b54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b5e:	2310      	movs	r3, #16
 8001b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b62:	2302      	movs	r3, #2
 8001b64:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001b66:	2300      	movs	r3, #0
 8001b68:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001b6a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b70:	f107 0318 	add.w	r3, r7, #24
 8001b74:	4618      	mov	r0, r3
 8001b76:	f002 f8f5 	bl	8003d64 <HAL_RCC_OscConfig>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001b80:	f000 fdc4 	bl	800270c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b84:	230f      	movs	r3, #15
 8001b86:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001b90:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001b96:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b9a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2102      	movs	r1, #2
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f002 fb61 	bl	8004268 <HAL_RCC_ClockConfig>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8001bac:	f000 fdae 	bl	800270c <Error_Handler>
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	3740      	adds	r7, #64	@ 0x40
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001bbe:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bc0:	4a25      	ldr	r2, [pc, #148]	@ (8001c58 <MX_CAN_Init+0xa0>)
 8001bc2:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8001bc4:	4b23      	ldr	r3, [pc, #140]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001bca:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001bd0:	4b20      	ldr	r3, [pc, #128]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bd8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001bdc:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001bde:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001be0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001be4:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001be6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001bec:	4b19      	ldr	r3, [pc, #100]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001bf2:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001bf8:	4b16      	ldr	r3, [pc, #88]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001c04:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001c0a:	4812      	ldr	r0, [pc, #72]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001c0c:	f000 ffa8 	bl	8002b60 <HAL_CAN_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8001c16:	f000 fd79 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8001c42:	463b      	mov	r3, r7
 8001c44:	4619      	mov	r1, r3
 8001c46:	4803      	ldr	r0, [pc, #12]	@ (8001c54 <MX_CAN_Init+0x9c>)
 8001c48:	f001 f885 	bl	8002d56 <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN_Init 2 */

}
 8001c4c:	bf00      	nop
 8001c4e:	3728      	adds	r7, #40	@ 0x28
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20000028 	.word	0x20000028
 8001c58:	40006400 	.word	0x40006400

08001c5c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c60:	4b17      	ldr	r3, [pc, #92]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c62:	4a18      	ldr	r2, [pc, #96]	@ (8001cc4 <MX_SPI1_Init+0x68>)
 8001c64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c66:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c68:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c6e:	4b14      	ldr	r3, [pc, #80]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c74:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c7a:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c7c:	2202      	movs	r2, #2
 8001c7e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c80:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c86:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c8c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c90:	2218      	movs	r2, #24
 8001c92:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c94:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c9a:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ca0:	4b07      	ldr	r3, [pc, #28]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001ca6:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001ca8:	220a      	movs	r2, #10
 8001caa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cac:	4804      	ldr	r0, [pc, #16]	@ (8001cc0 <MX_SPI1_Init+0x64>)
 8001cae:	f002 fc37 	bl	8004520 <HAL_SPI_Init>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d001      	beq.n	8001cbc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cb8:	f000 fd28 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cbc:	bf00      	nop
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000050 	.word	0x20000050
 8001cc4:	40013000 	.word	0x40013000

08001cc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ccc:	4b17      	ldr	r3, [pc, #92]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001cce:	4a18      	ldr	r2, [pc, #96]	@ (8001d30 <MX_SPI2_Init+0x68>)
 8001cd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001cd2:	4b16      	ldr	r3, [pc, #88]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001cd4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001cda:	4b14      	ldr	r3, [pc, #80]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ce0:	4b12      	ldr	r3, [pc, #72]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001ce6:	4b11      	ldr	r3, [pc, #68]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001ce8:	2202      	movs	r2, #2
 8001cea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001cec:	4b0f      	ldr	r3, [pc, #60]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001cf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cf8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001cfc:	2218      	movs	r2, #24
 8001cfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d00:	4b0a      	ldr	r3, [pc, #40]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d06:	4b09      	ldr	r3, [pc, #36]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d0c:	4b07      	ldr	r3, [pc, #28]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001d14:	220a      	movs	r2, #10
 8001d16:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d18:	4804      	ldr	r0, [pc, #16]	@ (8001d2c <MX_SPI2_Init+0x64>)
 8001d1a:	f002 fc01 	bl	8004520 <HAL_SPI_Init>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d24:	f000 fcf2 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	200000a8 	.word	0x200000a8
 8001d30:	40003800 	.word	0x40003800

08001d34 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d3a:	f107 0308 	add.w	r3, r7, #8
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]
 8001d44:	609a      	str	r2, [r3, #8]
 8001d46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d48:	463b      	mov	r3, r7
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	601a      	str	r2, [r3, #0]
 8001d4e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d50:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d52:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd0 <MX_TIM1_Init+0x9c>)
 8001d54:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001d56:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d58:	220f      	movs	r2, #15
 8001d5a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001d62:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d64:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d68:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d6a:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d70:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d7c:	4813      	ldr	r0, [pc, #76]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d7e:	f003 f964 	bl	800504a <HAL_TIM_Base_Init>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001d88:	f000 fcc0 	bl	800270c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d90:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d92:	f107 0308 	add.w	r3, r7, #8
 8001d96:	4619      	mov	r1, r3
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001d9a:	f003 f9f7 	bl	800518c <HAL_TIM_ConfigClockSource>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001da4:	f000 fcb2 	bl	800270c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da8:	2300      	movs	r3, #0
 8001daa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001db0:	463b      	mov	r3, r7
 8001db2:	4619      	mov	r1, r3
 8001db4:	4805      	ldr	r0, [pc, #20]	@ (8001dcc <MX_TIM1_Init+0x98>)
 8001db6:	f003 fbb5 	bl	8005524 <HAL_TIMEx_MasterConfigSynchronization>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001dc0:	f000 fca4 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001dc4:	bf00      	nop
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	20000100 	.word	0x20000100
 8001dd0:	40012c00 	.word	0x40012c00

08001dd4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dda:	f107 0308 	add.w	r3, r7, #8
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
 8001de2:	605a      	str	r2, [r3, #4]
 8001de4:	609a      	str	r2, [r3, #8]
 8001de6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de8:	463b      	mov	r3, r7
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001df0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001df2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001df6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64000 - 1;
 8001df8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001dfa:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8001dfe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e00:	4b1a      	ldr	r3, [pc, #104]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001e06:	4b19      	ldr	r3, [pc, #100]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e0e:	4b17      	ldr	r3, [pc, #92]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e14:	4b15      	ldr	r3, [pc, #84]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e1a:	4814      	ldr	r0, [pc, #80]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e1c:	f003 f915 	bl	800504a <HAL_TIM_Base_Init>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001e26:	f000 fc71 	bl	800270c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e2e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e30:	f107 0308 	add.w	r3, r7, #8
 8001e34:	4619      	mov	r1, r3
 8001e36:	480d      	ldr	r0, [pc, #52]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e38:	f003 f9a8 	bl	800518c <HAL_TIM_ConfigClockSource>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001e42:	f000 fc63 	bl	800270c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e4e:	463b      	mov	r3, r7
 8001e50:	4619      	mov	r1, r3
 8001e52:	4806      	ldr	r0, [pc, #24]	@ (8001e6c <MX_TIM2_Init+0x98>)
 8001e54:	f003 fb66 	bl	8005524 <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001e5e:	f000 fc55 	bl	800270c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e62:	bf00      	nop
 8001e64:	3718      	adds	r7, #24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000148 	.word	0x20000148

08001e70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e76:	f107 0310 	add.w	r3, r7, #16
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]
 8001e7e:	605a      	str	r2, [r3, #4]
 8001e80:	609a      	str	r2, [r3, #8]
 8001e82:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e84:	4b32      	ldr	r3, [pc, #200]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	4a31      	ldr	r2, [pc, #196]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001e8a:	f043 0320 	orr.w	r3, r3, #32
 8001e8e:	6193      	str	r3, [r2, #24]
 8001e90:	4b2f      	ldr	r3, [pc, #188]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001e92:	699b      	ldr	r3, [r3, #24]
 8001e94:	f003 0320 	and.w	r3, r3, #32
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001e9e:	699b      	ldr	r3, [r3, #24]
 8001ea0:	4a2b      	ldr	r2, [pc, #172]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001ea2:	f043 0304 	orr.w	r3, r3, #4
 8001ea6:	6193      	str	r3, [r2, #24]
 8001ea8:	4b29      	ldr	r3, [pc, #164]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001eaa:	699b      	ldr	r3, [r3, #24]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	60bb      	str	r3, [r7, #8]
 8001eb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb4:	4b26      	ldr	r3, [pc, #152]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	4a25      	ldr	r2, [pc, #148]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001eba:	f043 0308 	orr.w	r3, r3, #8
 8001ebe:	6193      	str	r3, [r2, #24]
 8001ec0:	4b23      	ldr	r3, [pc, #140]	@ (8001f50 <MX_GPIO_Init+0xe0>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DQ_Pin|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f248 4101 	movw	r1, #33793	@ 0x8401
 8001ed2:	4820      	ldr	r0, [pc, #128]	@ (8001f54 <MX_GPIO_Init+0xe4>)
 8001ed4:	f001 ff2d 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001ed8:	2201      	movs	r2, #1
 8001eda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ede:	481e      	ldr	r0, [pc, #120]	@ (8001f58 <MX_GPIO_Init+0xe8>)
 8001ee0:	f001 ff27 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eea:	481a      	ldr	r0, [pc, #104]	@ (8001f54 <MX_GPIO_Init+0xe4>)
 8001eec:	f001 ff21 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DQ_Pin PA8 PA10 PA15 */
  GPIO_InitStruct.Pin = DQ_Pin|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_15;
 8001ef0:	f248 5301 	movw	r3, #34049	@ 0x8501
 8001ef4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efe:	2302      	movs	r3, #2
 8001f00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f02:	f107 0310 	add.w	r3, r7, #16
 8001f06:	4619      	mov	r1, r3
 8001f08:	4812      	ldr	r0, [pc, #72]	@ (8001f54 <MX_GPIO_Init+0xe4>)
 8001f0a:	f001 fd77 	bl	80039fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001f0e:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001f12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1c:	f107 0310 	add.w	r3, r7, #16
 8001f20:	4619      	mov	r1, r3
 8001f22:	480d      	ldr	r0, [pc, #52]	@ (8001f58 <MX_GPIO_Init+0xe8>)
 8001f24:	f001 fd6a 	bl	80039fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f36:	2302      	movs	r3, #2
 8001f38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3a:	f107 0310 	add.w	r3, r7, #16
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <MX_GPIO_Init+0xe8>)
 8001f42:	f001 fd5b 	bl	80039fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f46:	bf00      	nop
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010800 	.word	0x40010800
 8001f58:	40010c00 	.word	0x40010c00

08001f5c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b08c      	sub	sp, #48	@ 0x30
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 8001f64:	f107 0308 	add.w	r3, r7, #8
 8001f68:	f107 0210 	add.w	r2, r7, #16
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f001 f8cd 	bl	800310e <HAL_CAN_GetRxMessage>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
		// Reception error
		Error_Handler();
 8001f7a:	f000 fbc7 	bl	800270c <Error_Handler>
	}

// Process received data
	uint32_t rxPacketID = rxHeader.StdId;
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (USE_29BIT_IDS) {
		rxPacketID = rxHeader.ExtId;
	}

	if (rxPacketID == moduleID) {
 8001f82:	4b24      	ldr	r3, [pc, #144]	@ (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001f84:	881b      	ldrh	r3, [r3, #0]
 8001f86:	461a      	mov	r2, r3
 8001f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d10a      	bne.n	8001fa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
		shuntVoltage = (rxData[0] << 8) + rxData[1];
 8001f8e:	7a3b      	ldrb	r3, [r7, #8]
 8001f90:	021b      	lsls	r3, r3, #8
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	7a7a      	ldrb	r2, [r7, #9]
 8001f96:	4413      	add	r3, r2
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002018 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001f9c:	801a      	strh	r2, [r3, #0]
		voltagesRequested = true;
 8001f9e:	4b1f      	ldr	r3, [pc, #124]	@ (800201c <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 20) {
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001fa6:	881b      	ldrh	r3, [r3, #0]
 8001fa8:	f103 0214 	add.w	r2, r3, #20
 8001fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d102      	bne.n	8001fb8 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
		temperaturesRequested = true;
 8001fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 25) {
 8001fb8:	4b16      	ldr	r3, [pc, #88]	@ (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	f103 0219 	add.w	r2, r3, #25
 8001fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d102      	bne.n	8001fcc <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
		rawValuesRequested = true;
 8001fc6:	4b17      	ldr	r3, [pc, #92]	@ (8002024 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 200) {
 8001fcc:	4b11      	ldr	r3, [pc, #68]	@ (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001fce:	881b      	ldrh	r3, [r3, #0]
 8001fd0:	f103 02c8 	add.w	r2, r3, #200	@ 0xc8
 8001fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d102      	bne.n	8001fe0 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
	    sendSensorROMs = true;
 8001fda:	4b13      	ldr	r3, [pc, #76]	@ (8002028 <HAL_CAN_RxFifo0MsgPendingCallback+0xcc>)
 8001fdc:	2201      	movs	r2, #1
 8001fde:	701a      	strb	r2, [r3, #0]
	}

	if (rxPacketID == moduleID + 15) {
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001fe2:	881b      	ldrh	r3, [r3, #0]
 8001fe4:	f103 020f 	add.w	r2, r3, #15
 8001fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d103      	bne.n	8001ff6 <HAL_CAN_RxFifo0MsgPendingCallback+0x9a>
		selfTestRequested = true;
 8001fee:	4b0f      	ldr	r3, [pc, #60]	@ (800202c <HAL_CAN_RxFifo0MsgPendingCallback+0xd0>)
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	701a      	strb	r2, [r3, #0]
	}

	else if (rxPacketID == moduleID + 16) {
		selfTest2Requested = true;
	}
}
 8001ff4:	e009      	b.n	800200a <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
	else if (rxPacketID == moduleID + 16) {
 8001ff6:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001ff8:	881b      	ldrh	r3, [r3, #0]
 8001ffa:	f103 0210 	add.w	r2, r3, #16
 8001ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002000:	429a      	cmp	r2, r3
 8002002:	d102      	bne.n	800200a <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
		selfTest2Requested = true;
 8002004:	4b0a      	ldr	r3, [pc, #40]	@ (8002030 <HAL_CAN_RxFifo0MsgPendingCallback+0xd4>)
 8002006:	2201      	movs	r2, #1
 8002008:	701a      	strb	r2, [r3, #0]
}
 800200a:	bf00      	nop
 800200c:	3730      	adds	r7, #48	@ 0x30
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200001ba 	.word	0x200001ba
 8002018:	20000288 	.word	0x20000288
 800201c:	200001b4 	.word	0x200001b4
 8002020:	200001b5 	.word	0x200001b5
 8002024:	200001b6 	.word	0x200001b6
 8002028:	200001b9 	.word	0x200001b9
 800202c:	200001b7 	.word	0x200001b7
 8002030:	200001b8 	.word	0x200001b8

08002034 <GetModuleID>:

void GetModuleID(void) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
	uint8_t rotarySwitch = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	71fb      	strb	r3, [r7, #7]

	if (MOD_ID_NUM1)
 800203e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002042:	481c      	ldr	r0, [pc, #112]	@ (80020b4 <GetModuleID+0x80>)
 8002044:	f001 fe5e 	bl	8003d04 <HAL_GPIO_ReadPin>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d102      	bne.n	8002054 <GetModuleID+0x20>
		rotarySwitch += 1;
 800204e:	79fb      	ldrb	r3, [r7, #7]
 8002050:	3301      	adds	r3, #1
 8002052:	71fb      	strb	r3, [r7, #7]
	if (MOD_ID_NUM2)
 8002054:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002058:	4816      	ldr	r0, [pc, #88]	@ (80020b4 <GetModuleID+0x80>)
 800205a:	f001 fe53 	bl	8003d04 <HAL_GPIO_ReadPin>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d102      	bne.n	800206a <GetModuleID+0x36>
		rotarySwitch += 2;
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	3302      	adds	r3, #2
 8002068:	71fb      	strb	r3, [r7, #7]
	if (MOD_ID_NUM4)
 800206a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800206e:	4811      	ldr	r0, [pc, #68]	@ (80020b4 <GetModuleID+0x80>)
 8002070:	f001 fe48 	bl	8003d04 <HAL_GPIO_ReadPin>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d102      	bne.n	8002080 <GetModuleID+0x4c>
		rotarySwitch += 4;
 800207a:	79fb      	ldrb	r3, [r7, #7]
 800207c:	3304      	adds	r3, #4
 800207e:	71fb      	strb	r3, [r7, #7]
	if (MOD_ID_NUM8)
 8002080:	2180      	movs	r1, #128	@ 0x80
 8002082:	480c      	ldr	r0, [pc, #48]	@ (80020b4 <GetModuleID+0x80>)
 8002084:	f001 fe3e 	bl	8003d04 <HAL_GPIO_ReadPin>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d102      	bne.n	8002094 <GetModuleID+0x60>
		rotarySwitch += 8;
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	3308      	adds	r3, #8
 8002092:	71fb      	strb	r3, [r7, #7]

	moduleID = BASE_ID + rotarySwitch * 30; // Atomic enough for 8-bit on STM32F1
 8002094:	79fb      	ldrb	r3, [r7, #7]
 8002096:	b29b      	uxth	r3, r3
 8002098:	461a      	mov	r2, r3
 800209a:	0112      	lsls	r2, r2, #4
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	4b03      	ldr	r3, [pc, #12]	@ (80020b8 <GetModuleID+0x84>)
 80020aa:	801a      	strh	r2, [r3, #0]
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40010c00 	.word	0x40010c00
 80020b8:	200001ba 	.word	0x200001ba

080020bc <PubModuleID>:

void PubModuleID(void) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	txHeader.DLC = 8;
 80020c0:	4b0e      	ldr	r3, [pc, #56]	@ (80020fc <PubModuleID+0x40>)
 80020c2:	2208      	movs	r2, #8
 80020c4:	611a      	str	r2, [r3, #16]
	txHeader.IDE = CAN_ID_STD;
 80020c6:	4b0d      	ldr	r3, [pc, #52]	@ (80020fc <PubModuleID+0x40>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 80020cc:	4b0b      	ldr	r3, [pc, #44]	@ (80020fc <PubModuleID+0x40>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	60da      	str	r2, [r3, #12]
	txHeader.StdId = moduleID;
 80020d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002100 <PubModuleID+0x44>)
 80020d4:	881b      	ldrh	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b08      	ldr	r3, [pc, #32]	@ (80020fc <PubModuleID+0x40>)
 80020da:	601a      	str	r2, [r3, #0]

	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &TxMailBox) != HAL_OK) {
 80020dc:	4b09      	ldr	r3, [pc, #36]	@ (8002104 <PubModuleID+0x48>)
 80020de:	4a0a      	ldr	r2, [pc, #40]	@ (8002108 <PubModuleID+0x4c>)
 80020e0:	4906      	ldr	r1, [pc, #24]	@ (80020fc <PubModuleID+0x40>)
 80020e2:	480a      	ldr	r0, [pc, #40]	@ (800210c <PubModuleID+0x50>)
 80020e4:	f000 ff44 	bl	8002f70 <HAL_CAN_AddTxMessage>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <PubModuleID+0x36>
		Error_Handler();
 80020ee:	f000 fb0d 	bl	800270c <Error_Handler>
	}

	HAL_Delay(1);
 80020f2:	2001      	movs	r0, #1
 80020f4:	f000 fd10 	bl	8002b18 <HAL_Delay>
}
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	20000190 	.word	0x20000190
 8002100:	200001ba 	.word	0x200001ba
 8002104:	200001b0 	.word	0x200001b0
 8002108:	200001a8 	.word	0x200001a8
 800210c:	20000028 	.word	0x20000028

08002110 <SPIWrite>:
	__HAL_TIM_SET_COUNTER(&htim1, 0);
	while (__HAL_TIM_GET_COUNTER(&htim1) < us)
		;
}*/

void SPIWrite(SPI_HandleTypeDef *hspi, uint8_t cmd) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	460b      	mov	r3, r1
 800211a:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi, (uint8_t*) &cmd, 1, HAL_MAX_DELAY);
 800211c:	1cf9      	adds	r1, r7, #3
 800211e:	f04f 33ff 	mov.w	r3, #4294967295
 8002122:	2201      	movs	r2, #1
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f002 fa7f 	bl	8004628 <HAL_SPI_Transmit>
}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <waitForADCComplete>:
// Read the data registers
	HAL_SPI_Receive(hspi, buff, numRegisters, HAL_MAX_DELAY);
}

void waitForADCComplete(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin) {
 8002132:	b580      	push	{r7, lr}
 8002134:	b086      	sub	sp, #24
 8002136:	af00      	add	r7, sp, #0
 8002138:	60f8      	str	r0, [r7, #12]
 800213a:	60b9      	str	r1, [r7, #8]
 800213c:	4613      	mov	r3, r2
 800213e:	80fb      	strh	r3, [r7, #6]
	uint8_t cmd = 0x40; // PLADC (Poll ADC Conversion Status)
 8002140:	2340      	movs	r3, #64	@ 0x40
 8002142:	75fb      	strb	r3, [r7, #23]
	uint8_t response = 0x00;
 8002144:	2300      	movs	r3, #0
 8002146:	75bb      	strb	r3, [r7, #22]

	do {
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 8002148:	88fb      	ldrh	r3, [r7, #6]
 800214a:	2200      	movs	r2, #0
 800214c:	4619      	mov	r1, r3
 800214e:	68b8      	ldr	r0, [r7, #8]
 8002150:	f001 fdef 	bl	8003d32 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(hspi, &cmd, 1, HAL_MAX_DELAY);
 8002154:	f107 0117 	add.w	r1, r7, #23
 8002158:	f04f 33ff 	mov.w	r3, #4294967295
 800215c:	2201      	movs	r2, #1
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f002 fa62 	bl	8004628 <HAL_SPI_Transmit>
		HAL_SPI_Receive(hspi, &response, 1, HAL_MAX_DELAY);
 8002164:	f107 0116 	add.w	r1, r7, #22
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
 800216c:	2201      	movs	r2, #1
 800216e:	68f8      	ldr	r0, [r7, #12]
 8002170:	f002 fb9e 	bl	80048b0 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	2201      	movs	r2, #1
 8002178:	4619      	mov	r1, r3
 800217a:	68b8      	ldr	r0, [r7, #8]
 800217c:	f001 fdd9 	bl	8003d32 <HAL_GPIO_WritePin>
	} while (response == 0x00); // Mientras el ADC esté ocupado
 8002180:	7dbb      	ldrb	r3, [r7, #22]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d0e0      	beq.n	8002148 <waitForADCComplete+0x16>
}
 8002186:	bf00      	nop
 8002188:	bf00      	nop
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <readCellValues>:

bool readCellValues(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin, uint8_t *buff) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	60b9      	str	r1, [r7, #8]
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	4613      	mov	r3, r2
 800219e:	80fb      	strh	r3, [r7, #6]
	uint8_t tx[2] = { 0x80, RDCV }; // Address + command
 80021a0:	2380      	movs	r3, #128	@ 0x80
 80021a2:	753b      	strb	r3, [r7, #20]
 80021a4:	2304      	movs	r3, #4
 80021a6:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 80021a8:	88fb      	ldrh	r3, [r7, #6]
 80021aa:	2200      	movs	r2, #0
 80021ac:	4619      	mov	r1, r3
 80021ae:	68b8      	ldr	r0, [r7, #8]
 80021b0:	f001 fdbf 	bl	8003d32 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, tx, 2, HAL_MAX_DELAY);
 80021b4:	f107 0114 	add.w	r1, r7, #20
 80021b8:	f04f 33ff 	mov.w	r3, #4294967295
 80021bc:	2202      	movs	r2, #2
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f002 fa32 	bl	8004628 <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, buff, 19, HAL_MAX_DELAY);
 80021c4:	f04f 33ff 	mov.w	r3, #4294967295
 80021c8:	2213      	movs	r2, #19
 80021ca:	6839      	ldr	r1, [r7, #0]
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f002 fb6f 	bl	80048b0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 80021d2:	88fb      	ldrh	r3, [r7, #6]
 80021d4:	2201      	movs	r2, #1
 80021d6:	4619      	mov	r1, r3
 80021d8:	68b8      	ldr	r0, [r7, #8]
 80021da:	f001 fdaa 	bl	8003d32 <HAL_GPIO_WritePin>

	uint8_t pec_received = buff[18];
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	7c9b      	ldrb	r3, [r3, #18]
 80021e2:	75fb      	strb	r3, [r7, #23]
	uint8_t pec_calc = calculatePEC(buff, 18);
 80021e4:	2112      	movs	r1, #18
 80021e6:	6838      	ldr	r0, [r7, #0]
 80021e8:	f000 f932 	bl	8002450 <calculatePEC>
 80021ec:	4603      	mov	r3, r0
 80021ee:	75bb      	strb	r3, [r7, #22]

	return pec_received == pec_calc;
 80021f0:	7dfa      	ldrb	r2, [r7, #23]
 80021f2:	7dbb      	ldrb	r3, [r7, #22]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	bf0c      	ite	eq
 80021f8:	2301      	moveq	r3, #1
 80021fa:	2300      	movne	r3, #0
 80021fc:	b2db      	uxtb	r3, r3
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <decodeCellVoltages>:

void decodeCellVoltages(const uint8_t *cellBytes, uint16_t *voltages_mV,
		int offset, float shuntVoltage, uint32_t *shuntBits) {
 8002208:	b580      	push	{r7, lr}
 800220a:	b08c      	sub	sp, #48	@ 0x30
 800220c:	af00      	add	r7, sp, #0
 800220e:	60f8      	str	r0, [r7, #12]
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	603b      	str	r3, [r7, #0]
	int correction = (offset == 0) ? LOW_LTC_CORRECTION : HIGH_LTC_CORRECTION;
 8002216:	2306      	movs	r3, #6
 8002218:	623b      	str	r3, [r7, #32]

	for (int i = 0; i < 6; i++) {
 800221a:	2300      	movs	r3, #0
 800221c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800221e:	e10c      	b.n	800243a <decodeCellVoltages+0x232>
		int idx = i * 3;
 8002220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002222:	4613      	mov	r3, r2
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	4413      	add	r3, r2
 8002228:	61fb      	str	r3, [r7, #28]

		uint16_t adc1 = cellBytes[idx] + ((cellBytes[idx + 1] & 0x0F) << 8);
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	4413      	add	r3, r2
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	4619      	mov	r1, r3
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	3301      	adds	r3, #1
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	4413      	add	r3, r2
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	b29b      	uxth	r3, r3
 8002242:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002246:	b29b      	uxth	r3, r3
 8002248:	440b      	add	r3, r1
 800224a:	837b      	strh	r3, [r7, #26]
		uint16_t adc2 = ((cellBytes[idx + 1] >> 4) & 0x0F)
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	3301      	adds	r3, #1
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	4413      	add	r3, r2
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	091b      	lsrs	r3, r3, #4
 8002258:	b2db      	uxtb	r3, r3
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	b29a      	uxth	r2, r3
				+ (cellBytes[idx + 2] << 4);
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	3302      	adds	r3, #2
 8002264:	68f9      	ldr	r1, [r7, #12]
 8002266:	440b      	add	r3, r1
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	b29b      	uxth	r3, r3
		uint16_t adc2 = ((cellBytes[idx + 1] >> 4) & 0x0F)
 800226e:	4413      	add	r3, r2
 8002270:	833b      	strh	r3, [r7, #24]

		int c1 = offset + i * 2;
 8002272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	617b      	str	r3, [r7, #20]
		int c2 = offset + i * 2 + 1;
 800227c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800227e:	005a      	lsls	r2, r3, #1
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4413      	add	r3, r2
 8002284:	3301      	adds	r3, #1
 8002286:	613b      	str	r3, [r7, #16]

		float v1 = adc1 * 1.5f;
 8002288:	8b7b      	ldrh	r3, [r7, #26]
 800228a:	4618      	mov	r0, r3
 800228c:	f7fe f818 	bl	80002c0 <__aeabi_i2f>
 8002290:	4603      	mov	r3, r0
 8002292:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe f866 	bl	8000368 <__aeabi_fmul>
 800229c:	4603      	mov	r3, r0
 800229e:	62bb      	str	r3, [r7, #40]	@ 0x28
		float v2 = adc2 * 1.5f;
 80022a0:	8b3b      	ldrh	r3, [r7, #24]
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7fe f80c 	bl	80002c0 <__aeabi_i2f>
 80022a8:	4603      	mov	r3, r0
 80022aa:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7fe f85a 	bl	8000368 <__aeabi_fmul>
 80022b4:	4603      	mov	r3, r0
 80022b6:	627b      	str	r3, [r7, #36]	@ 0x24

		if (v1 > 0) {
 80022b8:	f04f 0100 	mov.w	r1, #0
 80022bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022be:	f7fe fa0f 	bl	80006e0 <__aeabi_fcmpgt>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d01f      	beq.n	8002308 <decodeCellVoltages+0x100>
			v1 += correction;
 80022c8:	6a38      	ldr	r0, [r7, #32]
 80022ca:	f7fd fff9 	bl	80002c0 <__aeabi_i2f>
 80022ce:	4603      	mov	r3, r0
 80022d0:	4619      	mov	r1, r3
 80022d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80022d4:	f7fd ff40 	bl	8000158 <__addsf3>
 80022d8:	4603      	mov	r3, r0
 80022da:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (c1 == 0 || c1 == 12)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d002      	beq.n	80022e8 <decodeCellVoltages+0xe0>
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	2b0c      	cmp	r3, #12
 80022e6:	d10f      	bne.n	8002308 <decodeCellVoltages+0x100>
				v1 -= correction / 2.0f;
 80022e8:	6a38      	ldr	r0, [r7, #32]
 80022ea:	f7fd ffe9 	bl	80002c0 <__aeabi_i2f>
 80022ee:	4603      	mov	r3, r0
 80022f0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7fe f8eb 	bl	80004d0 <__aeabi_fdiv>
 80022fa:	4603      	mov	r3, r0
 80022fc:	4619      	mov	r1, r3
 80022fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002300:	f7fd ff28 	bl	8000154 <__aeabi_fsub>
 8002304:	4603      	mov	r3, r0
 8002306:	62bb      	str	r3, [r7, #40]	@ 0x28
		}
		if (v2 > 0) {
 8002308:	f04f 0100 	mov.w	r1, #0
 800230c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800230e:	f7fe f9e7 	bl	80006e0 <__aeabi_fcmpgt>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d01f      	beq.n	8002358 <decodeCellVoltages+0x150>
			v2 += correction;
 8002318:	6a38      	ldr	r0, [r7, #32]
 800231a:	f7fd ffd1 	bl	80002c0 <__aeabi_i2f>
 800231e:	4603      	mov	r3, r0
 8002320:	4619      	mov	r1, r3
 8002322:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002324:	f7fd ff18 	bl	8000158 <__addsf3>
 8002328:	4603      	mov	r3, r0
 800232a:	627b      	str	r3, [r7, #36]	@ 0x24
			if (c2 == 0 || c2 == 12)
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d002      	beq.n	8002338 <decodeCellVoltages+0x130>
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	2b0c      	cmp	r3, #12
 8002336:	d10f      	bne.n	8002358 <decodeCellVoltages+0x150>
				v2 -= correction / 2.0f;
 8002338:	6a38      	ldr	r0, [r7, #32]
 800233a:	f7fd ffc1 	bl	80002c0 <__aeabi_i2f>
 800233e:	4603      	mov	r3, r0
 8002340:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe f8c3 	bl	80004d0 <__aeabi_fdiv>
 800234a:	4603      	mov	r3, r0
 800234c:	4619      	mov	r1, r3
 800234e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002350:	f7fd ff00 	bl	8000154 <__aeabi_fsub>
 8002354:	4603      	mov	r3, r0
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		voltages_mV[c1] = (v1 <= 5000.0f) ? v1 : 0.0f;
 8002358:	493c      	ldr	r1, [pc, #240]	@ (800244c <decodeCellVoltages+0x244>)
 800235a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800235c:	f7fe f9ac 	bl	80006b8 <__aeabi_fcmple>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d005      	beq.n	8002372 <decodeCellVoltages+0x16a>
 8002366:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002368:	f7fe f9c4 	bl	80006f4 <__aeabi_f2uiz>
 800236c:	4603      	mov	r3, r0
 800236e:	b299      	uxth	r1, r3
 8002370:	e000      	b.n	8002374 <decodeCellVoltages+0x16c>
 8002372:	2100      	movs	r1, #0
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	68ba      	ldr	r2, [r7, #8]
 800237a:	4413      	add	r3, r2
 800237c:	460a      	mov	r2, r1
 800237e:	801a      	strh	r2, [r3, #0]
		voltages_mV[c2] = (v2 <= 5000.0f) ? v2 : 0.0f;
 8002380:	4932      	ldr	r1, [pc, #200]	@ (800244c <decodeCellVoltages+0x244>)
 8002382:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002384:	f7fe f998 	bl	80006b8 <__aeabi_fcmple>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <decodeCellVoltages+0x192>
 800238e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002390:	f7fe f9b0 	bl	80006f4 <__aeabi_f2uiz>
 8002394:	4603      	mov	r3, r0
 8002396:	b299      	uxth	r1, r3
 8002398:	e000      	b.n	800239c <decodeCellVoltages+0x194>
 800239a:	2100      	movs	r1, #0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	4413      	add	r3, r2
 80023a4:	460a      	mov	r2, r1
 80023a6:	801a      	strh	r2, [r3, #0]

		if (v1 > shuntVoltage && shuntVoltage > 0)
 80023a8:	6839      	ldr	r1, [r7, #0]
 80023aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80023ac:	f7fe f998 	bl	80006e0 <__aeabi_fcmpgt>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d011      	beq.n	80023da <decodeCellVoltages+0x1d2>
 80023b6:	f04f 0100 	mov.w	r1, #0
 80023ba:	6838      	ldr	r0, [r7, #0]
 80023bc:	f7fe f990 	bl	80006e0 <__aeabi_fcmpgt>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <decodeCellVoltages+0x1d2>
			*shuntBits |= (1 << c1);
 80023c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2101      	movs	r1, #1
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	fa01 f202 	lsl.w	r2, r1, r2
 80023d2:	431a      	orrs	r2, r3
 80023d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	e009      	b.n	80023ee <decodeCellVoltages+0x1e6>
		else
			*shuntBits &= ~(1 << c1);
 80023da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2101      	movs	r1, #1
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	fa01 f202 	lsl.w	r2, r1, r2
 80023e6:	43d2      	mvns	r2, r2
 80023e8:	401a      	ands	r2, r3
 80023ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023ec:	601a      	str	r2, [r3, #0]

		if (v2 > shuntVoltage && shuntVoltage > 0)
 80023ee:	6839      	ldr	r1, [r7, #0]
 80023f0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80023f2:	f7fe f975 	bl	80006e0 <__aeabi_fcmpgt>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d011      	beq.n	8002420 <decodeCellVoltages+0x218>
 80023fc:	f04f 0100 	mov.w	r1, #0
 8002400:	6838      	ldr	r0, [r7, #0]
 8002402:	f7fe f96d 	bl	80006e0 <__aeabi_fcmpgt>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d009      	beq.n	8002420 <decodeCellVoltages+0x218>
			*shuntBits |= (1 << c2);
 800240c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2101      	movs	r1, #1
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	fa01 f202 	lsl.w	r2, r1, r2
 8002418:	431a      	orrs	r2, r3
 800241a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	e009      	b.n	8002434 <decodeCellVoltages+0x22c>
		else
			*shuntBits &= ~(1 << c2);
 8002420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2101      	movs	r1, #1
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	fa01 f202 	lsl.w	r2, r1, r2
 800242c:	43d2      	mvns	r2, r2
 800242e:	401a      	ands	r2, r3
 8002430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002432:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 6; i++) {
 8002434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002436:	3301      	adds	r3, #1
 8002438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800243a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800243c:	2b05      	cmp	r3, #5
 800243e:	f77f aeef 	ble.w	8002220 <decodeCellVoltages+0x18>
	}
}
 8002442:	bf00      	nop
 8002444:	bf00      	nop
 8002446:	3730      	adds	r7, #48	@ 0x30
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	459c4000 	.word	0x459c4000

08002450 <calculatePEC>:

static inline uint8_t calculatePEC(const uint8_t *data, uint8_t len) {
 8002450:	b480      	push	{r7}
 8002452:	b085      	sub	sp, #20
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0x00;
 800245c:	2300      	movs	r3, #0
 800245e:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < len; i++) {
 8002460:	2300      	movs	r3, #0
 8002462:	73bb      	strb	r3, [r7, #14]
 8002464:	e022      	b.n	80024ac <calculatePEC+0x5c>
		crc ^= data[i];
 8002466:	7bbb      	ldrb	r3, [r7, #14]
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	4413      	add	r3, r2
 800246c:	781a      	ldrb	r2, [r3, #0]
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	4053      	eors	r3, r2
 8002472:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8002474:	2300      	movs	r3, #0
 8002476:	737b      	strb	r3, [r7, #13]
 8002478:	e012      	b.n	80024a0 <calculatePEC+0x50>
			if (crc & 0x80)
 800247a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800247e:	2b00      	cmp	r3, #0
 8002480:	da08      	bge.n	8002494 <calculatePEC+0x44>
				crc = (crc << 1) ^ 0x07;
 8002482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	b25b      	sxtb	r3, r3
 800248a:	f083 0307 	eor.w	r3, r3, #7
 800248e:	b25b      	sxtb	r3, r3
 8002490:	73fb      	strb	r3, [r7, #15]
 8002492:	e002      	b.n	800249a <calculatePEC+0x4a>
			else
				crc <<= 1;
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	005b      	lsls	r3, r3, #1
 8002498:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 800249a:	7b7b      	ldrb	r3, [r7, #13]
 800249c:	3301      	adds	r3, #1
 800249e:	737b      	strb	r3, [r7, #13]
 80024a0:	7b7b      	ldrb	r3, [r7, #13]
 80024a2:	2b07      	cmp	r3, #7
 80024a4:	d9e9      	bls.n	800247a <calculatePEC+0x2a>
	for (uint8_t i = 0; i < len; i++) {
 80024a6:	7bbb      	ldrb	r3, [r7, #14]
 80024a8:	3301      	adds	r3, #1
 80024aa:	73bb      	strb	r3, [r7, #14]
 80024ac:	7bba      	ldrb	r2, [r7, #14]
 80024ae:	78fb      	ldrb	r3, [r7, #3]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d3d8      	bcc.n	8002466 <calculatePEC+0x16>
		}
	}
	return crc;
 80024b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bc80      	pop	{r7}
 80024be:	4770      	bx	lr

080024c0 <RunSelfTest>:

void RunSelfTest(uint8_t *cellBytes1, uint8_t *cellBytes2, uint8_t testCommand) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	4613      	mov	r3, r2
 80024cc:	71fb      	strb	r3, [r7, #7]
// Enviar comando de Self Test
	HAL_GPIO_WritePin(LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 80024ce:	2200      	movs	r2, #0
 80024d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024d4:	4819      	ldr	r0, [pc, #100]	@ (800253c <RunSelfTest+0x7c>)
 80024d6:	f001 fc2c 	bl	8003d32 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	SPIWrite(&hspi1, testCommand);
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	4619      	mov	r1, r3
 80024de:	4818      	ldr	r0, [pc, #96]	@ (8002540 <RunSelfTest+0x80>)
 80024e0:	f7ff fe16 	bl	8002110 <SPIWrite>
	HAL_GPIO_WritePin(LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 80024e4:	2201      	movs	r2, #1
 80024e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024ea:	4814      	ldr	r0, [pc, #80]	@ (800253c <RunSelfTest+0x7c>)
 80024ec:	f001 fc21 	bl	8003d32 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	HAL_GPIO_WritePin(LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 80024f0:	2200      	movs	r2, #0
 80024f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80024f6:	4813      	ldr	r0, [pc, #76]	@ (8002544 <RunSelfTest+0x84>)
 80024f8:	f001 fc1b 	bl	8003d32 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	SPIWrite(&hspi2, testCommand);
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	4619      	mov	r1, r3
 8002500:	4811      	ldr	r0, [pc, #68]	@ (8002548 <RunSelfTest+0x88>)
 8002502:	f7ff fe05 	bl	8002110 <SPIWrite>
	HAL_GPIO_WritePin(LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 8002506:	2201      	movs	r2, #1
 8002508:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800250c:	480d      	ldr	r0, [pc, #52]	@ (8002544 <RunSelfTest+0x84>)
 800250e:	f001 fc10 	bl	8003d32 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	HAL_Delay(20);
 8002512:	2014      	movs	r0, #20
 8002514:	f000 fb00 	bl	8002b18 <HAL_Delay>

// Leer registros de celdas
	readCellValues(&hspi1, LTC6802_CS1_GPIO_PORT, LTC6802_CS1_GPIO_PIN,
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800251e:	4907      	ldr	r1, [pc, #28]	@ (800253c <RunSelfTest+0x7c>)
 8002520:	4807      	ldr	r0, [pc, #28]	@ (8002540 <RunSelfTest+0x80>)
 8002522:	f7ff fe35 	bl	8002190 <readCellValues>
			cellBytes1);
	readCellValues(&hspi2, LTC6802_CS2_GPIO_PORT, LTC6802_CS2_GPIO_PIN,
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800252c:	4905      	ldr	r1, [pc, #20]	@ (8002544 <RunSelfTest+0x84>)
 800252e:	4806      	ldr	r0, [pc, #24]	@ (8002548 <RunSelfTest+0x88>)
 8002530:	f7ff fe2e 	bl	8002190 <readCellValues>
			cellBytes2);
}
 8002534:	bf00      	nop
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40010800 	.word	0x40010800
 8002540:	20000050 	.word	0x20000050
 8002544:	40010c00 	.word	0x40010c00
 8002548:	200000a8 	.word	0x200000a8

0800254c <updateLEDStatus>:

void updateLEDStatus(uint16_t *voltages, int num_cells, uint16_t shuntBits,
		uint8_t slowCounter, uint32_t commsTimer, uint32_t comms_timeout,
		uint16_t shuntVoltage) {
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	4611      	mov	r1, r2
 8002558:	461a      	mov	r2, r3
 800255a:	460b      	mov	r3, r1
 800255c:	80fb      	strh	r3, [r7, #6]
 800255e:	4613      	mov	r3, r2
 8002560:	717b      	strb	r3, [r7, #5]
	char notAllZeroVolts = false;
 8002562:	2300      	movs	r3, #0
 8002564:	75fb      	strb	r3, [r7, #23]

	for (int n = 0; n < num_cells; n++) {
 8002566:	2300      	movs	r3, #0
 8002568:	613b      	str	r3, [r7, #16]
 800256a:	e00b      	b.n	8002584 <updateLEDStatus+0x38>
		if (voltages[n] > 0)
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	4413      	add	r3, r2
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <updateLEDStatus+0x32>
			notAllZeroVolts = true;
 800257a:	2301      	movs	r3, #1
 800257c:	75fb      	strb	r3, [r7, #23]
	for (int n = 0; n < num_cells; n++) {
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	3301      	adds	r3, #1
 8002582:	613b      	str	r3, [r7, #16]
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	429a      	cmp	r2, r3
 800258a:	dbef      	blt.n	800256c <updateLEDStatus+0x20>
	}

// LEDs default: Green ON, Red OFF
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);   // Green ON
 800258c:	2201      	movs	r2, #1
 800258e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002592:	481f      	ldr	r0, [pc, #124]	@ (8002610 <updateLEDStatus+0xc4>)
 8002594:	f001 fbcd 	bl	8003d32 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Red OFF
 8002598:	2200      	movs	r2, #0
 800259a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800259e:	481c      	ldr	r0, [pc, #112]	@ (8002610 <updateLEDStatus+0xc4>)
 80025a0:	f001 fbc7 	bl	8003d32 <HAL_GPIO_WritePin>

	if ((shuntBits != 0) && (slowCounter & 0x01)) {
 80025a4:	88fb      	ldrh	r3, [r7, #6]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00b      	beq.n	80025c2 <updateLEDStatus+0x76>
 80025aa:	797b      	ldrb	r3, [r7, #5]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d006      	beq.n	80025c2 <updateLEDStatus+0x76>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Red blinking - balancing
 80025b4:	2201      	movs	r2, #1
 80025b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025ba:	4815      	ldr	r0, [pc, #84]	@ (8002610 <updateLEDStatus+0xc4>)
 80025bc:	f001 fbb9 	bl	8003d32 <HAL_GPIO_WritePin>
		if (slowCounter & 0x01)
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Red blinking - no cells
	} else if ((commsTimer == COMMS_TIMEOUT) && (slowCounter & 0x01)) {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Green blinkng - no CAN comunication
	}
}
 80025c0:	e022      	b.n	8002608 <updateLEDStatus+0xbc>
	} else if (!notAllZeroVolts) {
 80025c2:	7dfb      	ldrb	r3, [r7, #23]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d111      	bne.n	80025ec <updateLEDStatus+0xa0>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Green OFF
 80025c8:	2200      	movs	r2, #0
 80025ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025ce:	4810      	ldr	r0, [pc, #64]	@ (8002610 <updateLEDStatus+0xc4>)
 80025d0:	f001 fbaf 	bl	8003d32 <HAL_GPIO_WritePin>
		if (slowCounter & 0x01)
 80025d4:	797b      	ldrb	r3, [r7, #5]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d014      	beq.n	8002608 <updateLEDStatus+0xbc>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // Red blinking - no cells
 80025de:	2201      	movs	r2, #1
 80025e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80025e4:	480a      	ldr	r0, [pc, #40]	@ (8002610 <updateLEDStatus+0xc4>)
 80025e6:	f001 fba4 	bl	8003d32 <HAL_GPIO_WritePin>
}
 80025ea:	e00d      	b.n	8002608 <updateLEDStatus+0xbc>
	} else if ((commsTimer == COMMS_TIMEOUT) && (slowCounter & 0x01)) {
 80025ec:	6a3b      	ldr	r3, [r7, #32]
 80025ee:	2b10      	cmp	r3, #16
 80025f0:	d10a      	bne.n	8002608 <updateLEDStatus+0xbc>
 80025f2:	797b      	ldrb	r3, [r7, #5]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <updateLEDStatus+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Green blinkng - no CAN comunication
 80025fc:	2200      	movs	r2, #0
 80025fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002602:	4803      	ldr	r0, [pc, #12]	@ (8002610 <updateLEDStatus+0xc4>)
 8002604:	f001 fb95 	bl	8003d32 <HAL_GPIO_WritePin>
}
 8002608:	bf00      	nop
 800260a:	3718      	adds	r7, #24
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	40010800 	.word	0x40010800

08002614 <configureLTC>:

void configureLTC(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin, uint32_t shuntBits, uint8_t activeCells) {
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	4613      	mov	r3, r2
 8002622:	80fb      	strh	r3, [r7, #6]
	uint8_t mask = 0x00;
 8002624:	2300      	movs	r3, #0
 8002626:	77fb      	strb	r3, [r7, #31]

// Bits 6,5,4 de CFGR3 → MASK_C12, MASK_C11, MASK_C10
	switch (activeCells) {
 8002628:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800262c:	3b09      	subs	r3, #9
 800262e:	2b03      	cmp	r3, #3
 8002630:	d816      	bhi.n	8002660 <configureLTC+0x4c>
 8002632:	a201      	add	r2, pc, #4	@ (adr r2, 8002638 <configureLTC+0x24>)
 8002634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002638:	0800265b 	.word	0x0800265b
 800263c:	08002655 	.word	0x08002655
 8002640:	0800264f 	.word	0x0800264f
 8002644:	08002649 	.word	0x08002649
	case 12:
		mask = 0b00000000;
 8002648:	2300      	movs	r3, #0
 800264a:	77fb      	strb	r3, [r7, #31]
		break;
 800264c:	e00b      	b.n	8002666 <configureLTC+0x52>
	case 11:
		mask = 0b00100000; // MASK_C12 = 1
 800264e:	2320      	movs	r3, #32
 8002650:	77fb      	strb	r3, [r7, #31]
		break;
 8002652:	e008      	b.n	8002666 <configureLTC+0x52>
	case 10:
		mask = 0b01100000; // MASK_C12 + MASK_C11 = 1
 8002654:	2360      	movs	r3, #96	@ 0x60
 8002656:	77fb      	strb	r3, [r7, #31]
		break;
 8002658:	e005      	b.n	8002666 <configureLTC+0x52>
	case 9:
		mask = 0b01110000; // MASK_C12 + MASK_C11 + MASK_C10 = 1
 800265a:	2370      	movs	r3, #112	@ 0x70
 800265c:	77fb      	strb	r3, [r7, #31]
		break;
 800265e:	e002      	b.n	8002666 <configureLTC+0x52>
	default:
		mask = 0b00000000;
 8002660:	2300      	movs	r3, #0
 8002662:	77fb      	strb	r3, [r7, #31]
		break;
 8002664:	bf00      	nop
	}

	uint8_t wrbuf[6] = { 0x01,				// CFGR0 (normal mode, reference ON)
 8002666:	2301      	movs	r3, #1
 8002668:	763b      	strb	r3, [r7, #24]
			(uint8_t) (shuntBits & 0xFF), // CFGR1
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	b2db      	uxtb	r3, r3
	uint8_t wrbuf[6] = { 0x01,				// CFGR0 (normal mode, reference ON)
 800266e:	767b      	strb	r3, [r7, #25]
			(uint8_t) (shuntBits >> 8),	 // CFGR2
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	0a1b      	lsrs	r3, r3, #8
 8002674:	b2db      	uxtb	r3, r3
	uint8_t wrbuf[6] = { 0x01,				// CFGR0 (normal mode, reference ON)
 8002676:	76bb      	strb	r3, [r7, #26]
 8002678:	7ffb      	ldrb	r3, [r7, #31]
 800267a:	76fb      	strb	r3, [r7, #27]
 800267c:	2300      	movs	r3, #0
 800267e:	773b      	strb	r3, [r7, #28]
 8002680:	2300      	movs	r3, #0
 8002682:	777b      	strb	r3, [r7, #29]
			mask,						 // CFGR3 (cell mask)
			0x00,						 // CFGR4 (VUV)
			0x00						 // CFGR5 (VOV)
			};

	uint8_t tx[2] = { 0x80, WRCFG }; // Broadcast WRCFG
 8002684:	2380      	movs	r3, #128	@ 0x80
 8002686:	753b      	strb	r3, [r7, #20]
 8002688:	2301      	movs	r3, #1
 800268a:	757b      	strb	r3, [r7, #21]

	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 800268c:	88fb      	ldrh	r3, [r7, #6]
 800268e:	2200      	movs	r2, #0
 8002690:	4619      	mov	r1, r3
 8002692:	68b8      	ldr	r0, [r7, #8]
 8002694:	f001 fb4d 	bl	8003d32 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, tx, 2, HAL_MAX_DELAY);
 8002698:	f107 0114 	add.w	r1, r7, #20
 800269c:	f04f 33ff 	mov.w	r3, #4294967295
 80026a0:	2202      	movs	r2, #2
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f001 ffc0 	bl	8004628 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, wrbuf, 6, HAL_MAX_DELAY);
 80026a8:	f107 0118 	add.w	r1, r7, #24
 80026ac:	f04f 33ff 	mov.w	r3, #4294967295
 80026b0:	2206      	movs	r2, #6
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f001 ffb8 	bl	8004628 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	2201      	movs	r2, #1
 80026bc:	4619      	mov	r1, r3
 80026be:	68b8      	ldr	r0, [r7, #8]
 80026c0:	f001 fb37 	bl	8003d32 <HAL_GPIO_WritePin>

	HAL_Delay(5);
 80026c4:	2005      	movs	r0, #5
 80026c6:	f000 fa27 	bl	8002b18 <HAL_Delay>
}
 80026ca:	bf00      	nop
 80026cc:	3720      	adds	r7, #32
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop

080026d4 <startConversion>:

void startConversion(SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port,
		uint16_t cs_pin) {
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	4613      	mov	r3, r2
 80026e0:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 80026e2:	88fb      	ldrh	r3, [r7, #6]
 80026e4:	2200      	movs	r2, #0
 80026e6:	4619      	mov	r1, r3
 80026e8:	68b8      	ldr	r0, [r7, #8]
 80026ea:	f001 fb22 	bl	8003d32 <HAL_GPIO_WritePin>
	SPIWrite(hspi, STCVAD); // Start cell voltage ADC
 80026ee:	2310      	movs	r3, #16
 80026f0:	4619      	mov	r1, r3
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f7ff fd0c 	bl	8002110 <SPIWrite>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	2201      	movs	r2, #1
 80026fc:	4619      	mov	r1, r3
 80026fe:	68b8      	ldr	r0, [r7, #8]
 8002700:	f001 fb17 	bl	8003d32 <HAL_GPIO_WritePin>
}
 8002704:	bf00      	nop
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002710:	b672      	cpsid	i
}
 8002712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002714:	bf00      	nop
 8002716:	e7fd      	b.n	8002714 <Error_Handler+0x8>

08002718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800271e:	4b15      	ldr	r3, [pc, #84]	@ (8002774 <HAL_MspInit+0x5c>)
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	4a14      	ldr	r2, [pc, #80]	@ (8002774 <HAL_MspInit+0x5c>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6193      	str	r3, [r2, #24]
 800272a:	4b12      	ldr	r3, [pc, #72]	@ (8002774 <HAL_MspInit+0x5c>)
 800272c:	699b      	ldr	r3, [r3, #24]
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002736:	4b0f      	ldr	r3, [pc, #60]	@ (8002774 <HAL_MspInit+0x5c>)
 8002738:	69db      	ldr	r3, [r3, #28]
 800273a:	4a0e      	ldr	r2, [pc, #56]	@ (8002774 <HAL_MspInit+0x5c>)
 800273c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002740:	61d3      	str	r3, [r2, #28]
 8002742:	4b0c      	ldr	r3, [pc, #48]	@ (8002774 <HAL_MspInit+0x5c>)
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274a:	607b      	str	r3, [r7, #4]
 800274c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800274e:	4b0a      	ldr	r3, [pc, #40]	@ (8002778 <HAL_MspInit+0x60>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800275a:	60fb      	str	r3, [r7, #12]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002762:	60fb      	str	r3, [r7, #12]
 8002764:	4a04      	ldr	r2, [pc, #16]	@ (8002778 <HAL_MspInit+0x60>)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	bc80      	pop	{r7}
 8002772:	4770      	bx	lr
 8002774:	40021000 	.word	0x40021000
 8002778:	40010000 	.word	0x40010000

0800277c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b088      	sub	sp, #32
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	f107 0310 	add.w	r3, r7, #16
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a20      	ldr	r2, [pc, #128]	@ (8002818 <HAL_CAN_MspInit+0x9c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d139      	bne.n	8002810 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800279c:	4b1f      	ldr	r3, [pc, #124]	@ (800281c <HAL_CAN_MspInit+0xa0>)
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	4a1e      	ldr	r2, [pc, #120]	@ (800281c <HAL_CAN_MspInit+0xa0>)
 80027a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027a6:	61d3      	str	r3, [r2, #28]
 80027a8:	4b1c      	ldr	r3, [pc, #112]	@ (800281c <HAL_CAN_MspInit+0xa0>)
 80027aa:	69db      	ldr	r3, [r3, #28]
 80027ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b0:	60fb      	str	r3, [r7, #12]
 80027b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b4:	4b19      	ldr	r3, [pc, #100]	@ (800281c <HAL_CAN_MspInit+0xa0>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	4a18      	ldr	r2, [pc, #96]	@ (800281c <HAL_CAN_MspInit+0xa0>)
 80027ba:	f043 0304 	orr.w	r3, r3, #4
 80027be:	6193      	str	r3, [r2, #24]
 80027c0:	4b16      	ldr	r3, [pc, #88]	@ (800281c <HAL_CAN_MspInit+0xa0>)
 80027c2:	699b      	ldr	r3, [r3, #24]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	60bb      	str	r3, [r7, #8]
 80027ca:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80027cc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80027d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027da:	f107 0310 	add.w	r3, r7, #16
 80027de:	4619      	mov	r1, r3
 80027e0:	480f      	ldr	r0, [pc, #60]	@ (8002820 <HAL_CAN_MspInit+0xa4>)
 80027e2:	f001 f90b 	bl	80039fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80027e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027f0:	2303      	movs	r3, #3
 80027f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f4:	f107 0310 	add.w	r3, r7, #16
 80027f8:	4619      	mov	r1, r3
 80027fa:	4809      	ldr	r0, [pc, #36]	@ (8002820 <HAL_CAN_MspInit+0xa4>)
 80027fc:	f001 f8fe 	bl	80039fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8002800:	2200      	movs	r2, #0
 8002802:	2100      	movs	r1, #0
 8002804:	2014      	movs	r0, #20
 8002806:	f001 f8c2 	bl	800398e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800280a:	2014      	movs	r0, #20
 800280c:	f001 f8db 	bl	80039c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002810:	bf00      	nop
 8002812:	3720      	adds	r7, #32
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	40006400 	.word	0x40006400
 800281c:	40021000 	.word	0x40021000
 8002820:	40010800 	.word	0x40010800

08002824 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	@ 0x28
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0318 	add.w	r3, r7, #24
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a37      	ldr	r2, [pc, #220]	@ (800291c <HAL_SPI_MspInit+0xf8>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d130      	bne.n	80028a6 <HAL_SPI_MspInit+0x82>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002844:	4b36      	ldr	r3, [pc, #216]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	4a35      	ldr	r2, [pc, #212]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 800284a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800284e:	6193      	str	r3, [r2, #24]
 8002850:	4b33      	ldr	r3, [pc, #204]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002858:	617b      	str	r3, [r7, #20]
 800285a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800285c:	4b30      	ldr	r3, [pc, #192]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	4a2f      	ldr	r2, [pc, #188]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 8002862:	f043 0304 	orr.w	r3, r3, #4
 8002866:	6193      	str	r3, [r2, #24]
 8002868:	4b2d      	ldr	r3, [pc, #180]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002874:	23a0      	movs	r3, #160	@ 0xa0
 8002876:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800287c:	2303      	movs	r3, #3
 800287e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002880:	f107 0318 	add.w	r3, r7, #24
 8002884:	4619      	mov	r1, r3
 8002886:	4827      	ldr	r0, [pc, #156]	@ (8002924 <HAL_SPI_MspInit+0x100>)
 8002888:	f001 f8b8 	bl	80039fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800288c:	2340      	movs	r3, #64	@ 0x40
 800288e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002890:	2300      	movs	r3, #0
 8002892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002898:	f107 0318 	add.w	r3, r7, #24
 800289c:	4619      	mov	r1, r3
 800289e:	4821      	ldr	r0, [pc, #132]	@ (8002924 <HAL_SPI_MspInit+0x100>)
 80028a0:	f001 f8ac 	bl	80039fc <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80028a4:	e036      	b.n	8002914 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a1f      	ldr	r2, [pc, #124]	@ (8002928 <HAL_SPI_MspInit+0x104>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d131      	bne.n	8002914 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80028b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	4a1a      	ldr	r2, [pc, #104]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 80028b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028ba:	61d3      	str	r3, [r2, #28]
 80028bc:	4b18      	ldr	r3, [pc, #96]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028c4:	60fb      	str	r3, [r7, #12]
 80028c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c8:	4b15      	ldr	r3, [pc, #84]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	4a14      	ldr	r2, [pc, #80]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 80028ce:	f043 0308 	orr.w	r3, r3, #8
 80028d2:	6193      	str	r3, [r2, #24]
 80028d4:	4b12      	ldr	r3, [pc, #72]	@ (8002920 <HAL_SPI_MspInit+0xfc>)
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	60bb      	str	r3, [r7, #8]
 80028de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80028e0:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80028e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028e6:	2302      	movs	r3, #2
 80028e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ea:	2303      	movs	r3, #3
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ee:	f107 0318 	add.w	r3, r7, #24
 80028f2:	4619      	mov	r1, r3
 80028f4:	480d      	ldr	r0, [pc, #52]	@ (800292c <HAL_SPI_MspInit+0x108>)
 80028f6:	f001 f881 	bl	80039fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80028fa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80028fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002900:	2300      	movs	r3, #0
 8002902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002908:	f107 0318 	add.w	r3, r7, #24
 800290c:	4619      	mov	r1, r3
 800290e:	4807      	ldr	r0, [pc, #28]	@ (800292c <HAL_SPI_MspInit+0x108>)
 8002910:	f001 f874 	bl	80039fc <HAL_GPIO_Init>
}
 8002914:	bf00      	nop
 8002916:	3728      	adds	r7, #40	@ 0x28
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40013000 	.word	0x40013000
 8002920:	40021000 	.word	0x40021000
 8002924:	40010800 	.word	0x40010800
 8002928:	40003800 	.word	0x40003800
 800292c:	40010c00 	.word	0x40010c00

08002930 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a12      	ldr	r2, [pc, #72]	@ (8002988 <HAL_TIM_Base_MspInit+0x58>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d10c      	bne.n	800295c <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002942:	4b12      	ldr	r3, [pc, #72]	@ (800298c <HAL_TIM_Base_MspInit+0x5c>)
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	4a11      	ldr	r2, [pc, #68]	@ (800298c <HAL_TIM_Base_MspInit+0x5c>)
 8002948:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800294c:	6193      	str	r3, [r2, #24]
 800294e:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <HAL_TIM_Base_MspInit+0x5c>)
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800295a:	e010      	b.n	800297e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM2)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002964:	d10b      	bne.n	800297e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002966:	4b09      	ldr	r3, [pc, #36]	@ (800298c <HAL_TIM_Base_MspInit+0x5c>)
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	4a08      	ldr	r2, [pc, #32]	@ (800298c <HAL_TIM_Base_MspInit+0x5c>)
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	61d3      	str	r3, [r2, #28]
 8002972:	4b06      	ldr	r3, [pc, #24]	@ (800298c <HAL_TIM_Base_MspInit+0x5c>)
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	60bb      	str	r3, [r7, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr
 8002988:	40012c00 	.word	0x40012c00
 800298c:	40021000 	.word	0x40021000

08002990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <NMI_Handler+0x4>

08002998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <HardFault_Handler+0x4>

080029a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <MemManage_Handler+0x4>

080029a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029ac:	bf00      	nop
 80029ae:	e7fd      	b.n	80029ac <BusFault_Handler+0x4>

080029b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029b4:	bf00      	nop
 80029b6:	e7fd      	b.n	80029b4 <UsageFault_Handler+0x4>

080029b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029d4:	bf00      	nop
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029e0:	f000 f87e 	bl	8002ae0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80029ec:	4802      	ldr	r0, [pc, #8]	@ (80029f8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80029ee:	f000 fcd4 	bl	800339a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000028 	.word	0x20000028

080029fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a08:	f7ff fff8 	bl	80029fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a0c:	480b      	ldr	r0, [pc, #44]	@ (8002a3c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a0e:	490c      	ldr	r1, [pc, #48]	@ (8002a40 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a10:	4a0c      	ldr	r2, [pc, #48]	@ (8002a44 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a14:	e002      	b.n	8002a1c <LoopCopyDataInit>

08002a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a1a:	3304      	adds	r3, #4

08002a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a20:	d3f9      	bcc.n	8002a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a22:	4a09      	ldr	r2, [pc, #36]	@ (8002a48 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a24:	4c09      	ldr	r4, [pc, #36]	@ (8002a4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a28:	e001      	b.n	8002a2e <LoopFillZerobss>

08002a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a2c:	3204      	adds	r2, #4

08002a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a30:	d3fb      	bcc.n	8002a2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a32:	f002 fddd 	bl	80055f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a36:	f7fe faf1 	bl	800101c <main>
  bx lr
 8002a3a:	4770      	bx	lr
  ldr r0, =_sdata
 8002a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002a44:	0800567c 	.word	0x0800567c
  ldr r2, =_sbss
 8002a48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002a4c:	200002ac 	.word	0x200002ac

08002a50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a50:	e7fe      	b.n	8002a50 <ADC1_2_IRQHandler>
	...

08002a54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a58:	4b08      	ldr	r3, [pc, #32]	@ (8002a7c <HAL_Init+0x28>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a07      	ldr	r2, [pc, #28]	@ (8002a7c <HAL_Init+0x28>)
 8002a5e:	f043 0310 	orr.w	r3, r3, #16
 8002a62:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a64:	2003      	movs	r0, #3
 8002a66:	f000 ff87 	bl	8003978 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6a:	200f      	movs	r0, #15
 8002a6c:	f000 f808 	bl	8002a80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a70:	f7ff fe52 	bl	8002718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40022000 	.word	0x40022000

08002a80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b082      	sub	sp, #8
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a88:	4b12      	ldr	r3, [pc, #72]	@ (8002ad4 <HAL_InitTick+0x54>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4b12      	ldr	r3, [pc, #72]	@ (8002ad8 <HAL_InitTick+0x58>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	4619      	mov	r1, r3
 8002a92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a96:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 ff9f 	bl	80039e2 <HAL_SYSTICK_Config>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e00e      	b.n	8002acc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2b0f      	cmp	r3, #15
 8002ab2:	d80a      	bhi.n	8002aca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	6879      	ldr	r1, [r7, #4]
 8002ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8002abc:	f000 ff67 	bl	800398e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac0:	4a06      	ldr	r2, [pc, #24]	@ (8002adc <HAL_InitTick+0x5c>)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	20000008 	.word	0x20000008
 8002adc:	20000004 	.word	0x20000004

08002ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae4:	4b05      	ldr	r3, [pc, #20]	@ (8002afc <HAL_IncTick+0x1c>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b05      	ldr	r3, [pc, #20]	@ (8002b00 <HAL_IncTick+0x20>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4413      	add	r3, r2
 8002af0:	4a03      	ldr	r2, [pc, #12]	@ (8002b00 <HAL_IncTick+0x20>)
 8002af2:	6013      	str	r3, [r2, #0]
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bc80      	pop	{r7}
 8002afa:	4770      	bx	lr
 8002afc:	20000008 	.word	0x20000008
 8002b00:	200002a8 	.word	0x200002a8

08002b04 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	af00      	add	r7, sp, #0
  return uwTick;
 8002b08:	4b02      	ldr	r3, [pc, #8]	@ (8002b14 <HAL_GetTick+0x10>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr
 8002b14:	200002a8 	.word	0x200002a8

08002b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b084      	sub	sp, #16
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b20:	f7ff fff0 	bl	8002b04 <HAL_GetTick>
 8002b24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b30:	d005      	beq.n	8002b3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b32:	4b0a      	ldr	r3, [pc, #40]	@ (8002b5c <HAL_Delay+0x44>)
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	461a      	mov	r2, r3
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b3e:	bf00      	nop
 8002b40:	f7ff ffe0 	bl	8002b04 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	68fa      	ldr	r2, [r7, #12]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d8f7      	bhi.n	8002b40 <HAL_Delay+0x28>
  {
  }
}
 8002b50:	bf00      	nop
 8002b52:	bf00      	nop
 8002b54:	3710      	adds	r7, #16
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000008 	.word	0x20000008

08002b60 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d101      	bne.n	8002b72 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e0ed      	b.n	8002d4e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d102      	bne.n	8002b84 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff fdfc 	bl	800277c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b94:	f7ff ffb6 	bl	8002b04 <HAL_GetTick>
 8002b98:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b9a:	e012      	b.n	8002bc2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b9c:	f7ff ffb2 	bl	8002b04 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b0a      	cmp	r3, #10
 8002ba8:	d90b      	bls.n	8002bc2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bae:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2205      	movs	r2, #5
 8002bba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e0c5      	b.n	8002d4e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d0e5      	beq.n	8002b9c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0202 	bic.w	r2, r2, #2
 8002bde:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002be0:	f7ff ff90 	bl	8002b04 <HAL_GetTick>
 8002be4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002be6:	e012      	b.n	8002c0e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002be8:	f7ff ff8c 	bl	8002b04 <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b0a      	cmp	r3, #10
 8002bf4:	d90b      	bls.n	8002c0e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bfa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2205      	movs	r2, #5
 8002c06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e09f      	b.n	8002d4e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1e5      	bne.n	8002be8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	7e1b      	ldrb	r3, [r3, #24]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d108      	bne.n	8002c36 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	e007      	b.n	8002c46 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c44:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	7e5b      	ldrb	r3, [r3, #25]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d108      	bne.n	8002c60 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	e007      	b.n	8002c70 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	7e9b      	ldrb	r3, [r3, #26]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d108      	bne.n	8002c8a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0220 	orr.w	r2, r2, #32
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	e007      	b.n	8002c9a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f022 0220 	bic.w	r2, r2, #32
 8002c98:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	7edb      	ldrb	r3, [r3, #27]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d108      	bne.n	8002cb4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0210 	bic.w	r2, r2, #16
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	e007      	b.n	8002cc4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f042 0210 	orr.w	r2, r2, #16
 8002cc2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	7f1b      	ldrb	r3, [r3, #28]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d108      	bne.n	8002cde <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0208 	orr.w	r2, r2, #8
 8002cda:	601a      	str	r2, [r3, #0]
 8002cdc:	e007      	b.n	8002cee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0208 	bic.w	r2, r2, #8
 8002cec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	7f5b      	ldrb	r3, [r3, #29]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d108      	bne.n	8002d08 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f042 0204 	orr.w	r2, r2, #4
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	e007      	b.n	8002d18 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f022 0204 	bic.w	r2, r2, #4
 8002d16:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	689a      	ldr	r2, [r3, #8]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	431a      	orrs	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	ea42 0103 	orr.w	r1, r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	1e5a      	subs	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b087      	sub	sp, #28
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
 8002d5e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d6c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d6e:	7cfb      	ldrb	r3, [r7, #19]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d003      	beq.n	8002d7c <HAL_CAN_ConfigFilter+0x26>
 8002d74:	7cfb      	ldrb	r3, [r7, #19]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	f040 80aa 	bne.w	8002ed0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002d82:	f043 0201 	orr.w	r2, r3, #1
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	f003 031f 	and.w	r3, r3, #31
 8002d94:	2201      	movs	r2, #1
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	43db      	mvns	r3, r3
 8002da6:	401a      	ands	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	69db      	ldr	r3, [r3, #28]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d123      	bne.n	8002dfe <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	401a      	ands	r2, r3
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	68db      	ldr	r3, [r3, #12]
 8002dcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002dd8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	3248      	adds	r2, #72	@ 0x48
 8002dde:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002df2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002df4:	6979      	ldr	r1, [r7, #20]
 8002df6:	3348      	adds	r3, #72	@ 0x48
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	440b      	add	r3, r1
 8002dfc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d122      	bne.n	8002e4c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002e26:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	3248      	adds	r2, #72	@ 0x48
 8002e2c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002e40:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002e42:	6979      	ldr	r1, [r7, #20]
 8002e44:	3348      	adds	r3, #72	@ 0x48
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	440b      	add	r3, r1
 8002e4a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d109      	bne.n	8002e68 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	401a      	ands	r2, r3
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002e66:	e007      	b.n	8002e78 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	431a      	orrs	r2, r3
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	691b      	ldr	r3, [r3, #16]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d109      	bne.n	8002e94 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002e92:	e007      	b.n	8002ea4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d107      	bne.n	8002ebc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002ec2:	f023 0201 	bic.w	r2, r3, #1
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	e006      	b.n	8002ede <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
  }
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	371c      	adds	r7, #28
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d12e      	bne.n	8002f5a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2202      	movs	r2, #2
 8002f00:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 0201 	bic.w	r2, r2, #1
 8002f12:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002f14:	f7ff fdf6 	bl	8002b04 <HAL_GetTick>
 8002f18:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f1a:	e012      	b.n	8002f42 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f1c:	f7ff fdf2 	bl	8002b04 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b0a      	cmp	r3, #10
 8002f28:	d90b      	bls.n	8002f42 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2205      	movs	r2, #5
 8002f3a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e012      	b.n	8002f68 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f003 0301 	and.w	r3, r3, #1
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1e5      	bne.n	8002f1c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002f56:	2300      	movs	r3, #0
 8002f58:	e006      	b.n	8002f68 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
  }
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3710      	adds	r7, #16
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b089      	sub	sp, #36	@ 0x24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
 8002f7c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f84:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f8e:	7ffb      	ldrb	r3, [r7, #31]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d003      	beq.n	8002f9c <HAL_CAN_AddTxMessage+0x2c>
 8002f94:	7ffb      	ldrb	r3, [r7, #31]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	f040 80ad 	bne.w	80030f6 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f9c:	69bb      	ldr	r3, [r7, #24]
 8002f9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d10a      	bne.n	8002fbc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002fb0:	69bb      	ldr	r3, [r7, #24]
 8002fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	f000 8095 	beq.w	80030e6 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	0e1b      	lsrs	r3, r3, #24
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002fc6:	2201      	movs	r2, #1
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	409a      	lsls	r2, r3
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d10d      	bne.n	8002ff4 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002fe2:	68f9      	ldr	r1, [r7, #12]
 8002fe4:	6809      	ldr	r1, [r1, #0]
 8002fe6:	431a      	orrs	r2, r3
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	3318      	adds	r3, #24
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	440b      	add	r3, r1
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	e00f      	b.n	8003014 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ffe:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003004:	68f9      	ldr	r1, [r7, #12]
 8003006:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003008:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	3318      	adds	r3, #24
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	440b      	add	r3, r1
 8003012:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6819      	ldr	r1, [r3, #0]
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	691a      	ldr	r2, [r3, #16]
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	3318      	adds	r3, #24
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	440b      	add	r3, r1
 8003024:	3304      	adds	r3, #4
 8003026:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	7d1b      	ldrb	r3, [r3, #20]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d111      	bne.n	8003054 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	3318      	adds	r3, #24
 8003038:	011b      	lsls	r3, r3, #4
 800303a:	4413      	add	r3, r2
 800303c:	3304      	adds	r3, #4
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	6811      	ldr	r1, [r2, #0]
 8003044:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	3318      	adds	r3, #24
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	440b      	add	r3, r1
 8003050:	3304      	adds	r3, #4
 8003052:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3307      	adds	r3, #7
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	061a      	lsls	r2, r3, #24
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3306      	adds	r3, #6
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	041b      	lsls	r3, r3, #16
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3305      	adds	r3, #5
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	4313      	orrs	r3, r2
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	3204      	adds	r2, #4
 8003074:	7812      	ldrb	r2, [r2, #0]
 8003076:	4610      	mov	r0, r2
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	6811      	ldr	r1, [r2, #0]
 800307c:	ea43 0200 	orr.w	r2, r3, r0
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	440b      	add	r3, r1
 8003086:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800308a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	3303      	adds	r3, #3
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	061a      	lsls	r2, r3, #24
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3302      	adds	r3, #2
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	041b      	lsls	r3, r3, #16
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3301      	adds	r3, #1
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	021b      	lsls	r3, r3, #8
 80030a6:	4313      	orrs	r3, r2
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	7812      	ldrb	r2, [r2, #0]
 80030ac:	4610      	mov	r0, r2
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	6811      	ldr	r1, [r2, #0]
 80030b2:	ea43 0200 	orr.w	r2, r3, r0
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	440b      	add	r3, r1
 80030bc:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80030c0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	3318      	adds	r3, #24
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	4413      	add	r3, r2
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	6811      	ldr	r1, [r2, #0]
 80030d4:	f043 0201 	orr.w	r2, r3, #1
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	3318      	adds	r3, #24
 80030dc:	011b      	lsls	r3, r3, #4
 80030de:	440b      	add	r3, r1
 80030e0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e00e      	b.n	8003104 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e006      	b.n	8003104 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030fa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
  }
}
 8003104:	4618      	mov	r0, r3
 8003106:	3724      	adds	r7, #36	@ 0x24
 8003108:	46bd      	mov	sp, r7
 800310a:	bc80      	pop	{r7}
 800310c:	4770      	bx	lr

0800310e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800310e:	b480      	push	{r7}
 8003110:	b087      	sub	sp, #28
 8003112:	af00      	add	r7, sp, #0
 8003114:	60f8      	str	r0, [r7, #12]
 8003116:	60b9      	str	r1, [r7, #8]
 8003118:	607a      	str	r2, [r7, #4]
 800311a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003122:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003124:	7dfb      	ldrb	r3, [r7, #23]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d003      	beq.n	8003132 <HAL_CAN_GetRxMessage+0x24>
 800312a:	7dfb      	ldrb	r3, [r7, #23]
 800312c:	2b02      	cmp	r3, #2
 800312e:	f040 8103 	bne.w	8003338 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10e      	bne.n	8003156 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	f003 0303 	and.w	r3, r3, #3
 8003142:	2b00      	cmp	r3, #0
 8003144:	d116      	bne.n	8003174 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e0f7      	b.n	8003346 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	f003 0303 	and.w	r3, r3, #3
 8003160:	2b00      	cmp	r3, #0
 8003162:	d107      	bne.n	8003174 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003168:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0e8      	b.n	8003346 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	331b      	adds	r3, #27
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	4413      	add	r3, r2
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0204 	and.w	r2, r3, #4
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10c      	bne.n	80031ac <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	331b      	adds	r3, #27
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	4413      	add	r3, r2
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	0d5b      	lsrs	r3, r3, #21
 80031a2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	e00b      	b.n	80031c4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	331b      	adds	r3, #27
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	4413      	add	r3, r2
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	08db      	lsrs	r3, r3, #3
 80031bc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	331b      	adds	r3, #27
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	4413      	add	r3, r2
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0202 	and.w	r2, r3, #2
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	331b      	adds	r3, #27
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	4413      	add	r3, r2
 80031e6:	3304      	adds	r3, #4
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2208      	movs	r2, #8
 80031f6:	611a      	str	r2, [r3, #16]
 80031f8:	e00b      	b.n	8003212 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	331b      	adds	r3, #27
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	4413      	add	r3, r2
 8003206:	3304      	adds	r3, #4
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 020f 	and.w	r2, r3, #15
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	331b      	adds	r3, #27
 800321a:	011b      	lsls	r3, r3, #4
 800321c:	4413      	add	r3, r2
 800321e:	3304      	adds	r3, #4
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	0a1b      	lsrs	r3, r3, #8
 8003224:	b2da      	uxtb	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	331b      	adds	r3, #27
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	4413      	add	r3, r2
 8003236:	3304      	adds	r3, #4
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	0c1b      	lsrs	r3, r3, #16
 800323c:	b29a      	uxth	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	4413      	add	r3, r2
 800324c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	b2da      	uxtb	r2, r3
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	011b      	lsls	r3, r3, #4
 8003260:	4413      	add	r3, r2
 8003262:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	0a1a      	lsrs	r2, r3, #8
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	3301      	adds	r3, #1
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	011b      	lsls	r3, r3, #4
 800327a:	4413      	add	r3, r2
 800327c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	0c1a      	lsrs	r2, r3, #16
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	3302      	adds	r3, #2
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	68bb      	ldr	r3, [r7, #8]
 8003292:	011b      	lsls	r3, r3, #4
 8003294:	4413      	add	r3, r2
 8003296:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	0e1a      	lsrs	r2, r3, #24
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	3303      	adds	r3, #3
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	4413      	add	r3, r2
 80032b0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	3304      	adds	r3, #4
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	4413      	add	r3, r2
 80032c8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	0a1a      	lsrs	r2, r3, #8
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	3305      	adds	r3, #5
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	011b      	lsls	r3, r3, #4
 80032e0:	4413      	add	r3, r2
 80032e2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	0c1a      	lsrs	r2, r3, #16
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	3306      	adds	r3, #6
 80032ee:	b2d2      	uxtb	r2, r2
 80032f0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	4413      	add	r3, r2
 80032fc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	0e1a      	lsrs	r2, r3, #24
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	3307      	adds	r3, #7
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d108      	bne.n	8003324 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68da      	ldr	r2, [r3, #12]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 0220 	orr.w	r2, r2, #32
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	e007      	b.n	8003334 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691a      	ldr	r2, [r3, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f042 0220 	orr.w	r2, r2, #32
 8003332:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003334:	2300      	movs	r3, #0
 8003336:	e006      	b.n	8003346 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
  }
}
 8003346:	4618      	mov	r0, r3
 8003348:	371c      	adds	r7, #28
 800334a:	46bd      	mov	sp, r7
 800334c:	bc80      	pop	{r7}
 800334e:	4770      	bx	lr

08003350 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003360:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003362:	7bfb      	ldrb	r3, [r7, #15]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d002      	beq.n	800336e <HAL_CAN_ActivateNotification+0x1e>
 8003368:	7bfb      	ldrb	r3, [r7, #15]
 800336a:	2b02      	cmp	r3, #2
 800336c:	d109      	bne.n	8003382 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6959      	ldr	r1, [r3, #20]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e006      	b.n	8003390 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003386:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
  }
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr

0800339a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b08a      	sub	sp, #40	@ 0x28
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80033a2:	2300      	movs	r3, #0
 80033a4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695b      	ldr	r3, [r3, #20]
 80033ac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80033d6:	6a3b      	ldr	r3, [r7, #32]
 80033d8:	f003 0301 	and.w	r3, r3, #1
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d07c      	beq.n	80034da <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d023      	beq.n	8003432 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2201      	movs	r2, #1
 80033f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d003      	beq.n	8003404 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f000 f983 	bl	8003708 <HAL_CAN_TxMailbox0CompleteCallback>
 8003402:	e016      	b.n	8003432 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b00      	cmp	r3, #0
 800340c:	d004      	beq.n	8003418 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003414:	627b      	str	r3, [r7, #36]	@ 0x24
 8003416:	e00c      	b.n	8003432 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	f003 0308 	and.w	r3, r3, #8
 800341e:	2b00      	cmp	r3, #0
 8003420:	d004      	beq.n	800342c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003424:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003428:	627b      	str	r3, [r7, #36]	@ 0x24
 800342a:	e002      	b.n	8003432 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 f986 	bl	800373e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d024      	beq.n	8003486 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003444:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800344c:	2b00      	cmp	r3, #0
 800344e:	d003      	beq.n	8003458 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f000 f962 	bl	800371a <HAL_CAN_TxMailbox1CompleteCallback>
 8003456:	e016      	b.n	8003486 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800345e:	2b00      	cmp	r3, #0
 8003460:	d004      	beq.n	800346c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003464:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24
 800346a:	e00c      	b.n	8003486 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003472:	2b00      	cmp	r3, #0
 8003474:	d004      	beq.n	8003480 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800347c:	627b      	str	r3, [r7, #36]	@ 0x24
 800347e:	e002      	b.n	8003486 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f965 	bl	8003750 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d024      	beq.n	80034da <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003498:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d003      	beq.n	80034ac <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f941 	bl	800372c <HAL_CAN_TxMailbox2CompleteCallback>
 80034aa:	e016      	b.n	80034da <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80034ac:	69bb      	ldr	r3, [r7, #24]
 80034ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d004      	beq.n	80034c0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80034b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80034bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80034be:	e00c      	b.n	80034da <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d004      	beq.n	80034d4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d2:	e002      	b.n	80034da <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 f944 	bl	8003762 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80034da:	6a3b      	ldr	r3, [r7, #32]
 80034dc:	f003 0308 	and.w	r3, r3, #8
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d00c      	beq.n	80034fe <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f003 0310 	and.w	r3, r3, #16
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d007      	beq.n	80034fe <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80034ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034f4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2210      	movs	r2, #16
 80034fc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80034fe:	6a3b      	ldr	r3, [r7, #32]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00b      	beq.n	8003520 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f003 0308 	and.w	r3, r3, #8
 800350e:	2b00      	cmp	r3, #0
 8003510:	d006      	beq.n	8003520 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2208      	movs	r2, #8
 8003518:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 f92a 	bl	8003774 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d009      	beq.n	800353e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b00      	cmp	r3, #0
 8003536:	d002      	beq.n	800353e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f7fe fd0f 	bl	8001f5c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00c      	beq.n	8003562 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	f003 0310 	and.w	r3, r3, #16
 800354e:	2b00      	cmp	r3, #0
 8003550:	d007      	beq.n	8003562 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003558:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2210      	movs	r2, #16
 8003560:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	f003 0320 	and.w	r3, r3, #32
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00b      	beq.n	8003584 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	f003 0308 	and.w	r3, r3, #8
 8003572:	2b00      	cmp	r3, #0
 8003574:	d006      	beq.n	8003584 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	2208      	movs	r2, #8
 800357c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 f90a 	bl	8003798 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003584:	6a3b      	ldr	r3, [r7, #32]
 8003586:	f003 0310 	and.w	r3, r3, #16
 800358a:	2b00      	cmp	r3, #0
 800358c:	d009      	beq.n	80035a2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	2b00      	cmp	r3, #0
 800359a:	d002      	beq.n	80035a2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800359c:	6878      	ldr	r0, [r7, #4]
 800359e:	f000 f8f2 	bl	8003786 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00b      	beq.n	80035c4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f003 0310 	and.w	r3, r3, #16
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d006      	beq.n	80035c4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2210      	movs	r2, #16
 80035bc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f8f3 	bl	80037aa <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80035c4:	6a3b      	ldr	r3, [r7, #32]
 80035c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00b      	beq.n	80035e6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80035ce:	69fb      	ldr	r3, [r7, #28]
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d006      	beq.n	80035e6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2208      	movs	r2, #8
 80035de:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f8eb 	bl	80037bc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d07b      	beq.n	80036e8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f003 0304 	and.w	r3, r3, #4
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d072      	beq.n	80036e0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80035fa:	6a3b      	ldr	r3, [r7, #32]
 80035fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003600:	2b00      	cmp	r3, #0
 8003602:	d008      	beq.n	8003616 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	f043 0301 	orr.w	r3, r3, #1
 8003614:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003616:	6a3b      	ldr	r3, [r7, #32]
 8003618:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800361c:	2b00      	cmp	r3, #0
 800361e:	d008      	beq.n	8003632 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800362a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362c:	f043 0302 	orr.w	r3, r3, #2
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003632:	6a3b      	ldr	r3, [r7, #32]
 8003634:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003638:	2b00      	cmp	r3, #0
 800363a:	d008      	beq.n	800364e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003648:	f043 0304 	orr.w	r3, r3, #4
 800364c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800364e:	6a3b      	ldr	r3, [r7, #32]
 8003650:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003654:	2b00      	cmp	r3, #0
 8003656:	d043      	beq.n	80036e0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800365e:	2b00      	cmp	r3, #0
 8003660:	d03e      	beq.n	80036e0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003668:	2b60      	cmp	r3, #96	@ 0x60
 800366a:	d02b      	beq.n	80036c4 <HAL_CAN_IRQHandler+0x32a>
 800366c:	2b60      	cmp	r3, #96	@ 0x60
 800366e:	d82e      	bhi.n	80036ce <HAL_CAN_IRQHandler+0x334>
 8003670:	2b50      	cmp	r3, #80	@ 0x50
 8003672:	d022      	beq.n	80036ba <HAL_CAN_IRQHandler+0x320>
 8003674:	2b50      	cmp	r3, #80	@ 0x50
 8003676:	d82a      	bhi.n	80036ce <HAL_CAN_IRQHandler+0x334>
 8003678:	2b40      	cmp	r3, #64	@ 0x40
 800367a:	d019      	beq.n	80036b0 <HAL_CAN_IRQHandler+0x316>
 800367c:	2b40      	cmp	r3, #64	@ 0x40
 800367e:	d826      	bhi.n	80036ce <HAL_CAN_IRQHandler+0x334>
 8003680:	2b30      	cmp	r3, #48	@ 0x30
 8003682:	d010      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x30c>
 8003684:	2b30      	cmp	r3, #48	@ 0x30
 8003686:	d822      	bhi.n	80036ce <HAL_CAN_IRQHandler+0x334>
 8003688:	2b10      	cmp	r3, #16
 800368a:	d002      	beq.n	8003692 <HAL_CAN_IRQHandler+0x2f8>
 800368c:	2b20      	cmp	r3, #32
 800368e:	d005      	beq.n	800369c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003690:	e01d      	b.n	80036ce <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003694:	f043 0308 	orr.w	r3, r3, #8
 8003698:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800369a:	e019      	b.n	80036d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800369c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800369e:	f043 0310 	orr.w	r3, r3, #16
 80036a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036a4:	e014      	b.n	80036d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80036a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a8:	f043 0320 	orr.w	r3, r3, #32
 80036ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036ae:	e00f      	b.n	80036d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80036b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036b8:	e00a      	b.n	80036d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036c2:	e005      	b.n	80036d0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80036c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80036cc:	e000      	b.n	80036d0 <HAL_CAN_IRQHandler+0x336>
            break;
 80036ce:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	699a      	ldr	r2, [r3, #24]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80036de:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2204      	movs	r2, #4
 80036e6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80036e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d008      	beq.n	8003700 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f4:	431a      	orrs	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f867 	bl	80037ce <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003700:	bf00      	nop
 8003702:	3728      	adds	r7, #40	@ 0x28
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003710:	bf00      	nop
 8003712:	370c      	adds	r7, #12
 8003714:	46bd      	mov	sp, r7
 8003716:	bc80      	pop	{r7}
 8003718:	4770      	bx	lr

0800371a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003722:	bf00      	nop
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	bc80      	pop	{r7}
 800372a:	4770      	bx	lr

0800372c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr

0800373e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800373e:	b480      	push	{r7}
 8003740:	b083      	sub	sp, #12
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	bc80      	pop	{r7}
 800374e:	4770      	bx	lr

08003750 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	bc80      	pop	{r7}
 8003760:	4770      	bx	lr

08003762 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800376a:	bf00      	nop
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	bc80      	pop	{r7}
 8003772:	4770      	bx	lr

08003774 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr

08003786 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800378e:	bf00      	nop
 8003790:	370c      	adds	r7, #12
 8003792:	46bd      	mov	sp, r7
 8003794:	bc80      	pop	{r7}
 8003796:	4770      	bx	lr

08003798 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr

080037aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80037b2:	bf00      	nop
 80037b4:	370c      	adds	r7, #12
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80037c4:	bf00      	nop
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr

080037ce <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b083      	sub	sp, #12
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	bc80      	pop	{r7}
 80037de:	4770      	bx	lr

080037e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003824 <__NVIC_SetPriorityGrouping+0x44>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037f6:	68ba      	ldr	r2, [r7, #8]
 80037f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037fc:	4013      	ands	r3, r2
 80037fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003808:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800380c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003810:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003812:	4a04      	ldr	r2, [pc, #16]	@ (8003824 <__NVIC_SetPriorityGrouping+0x44>)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	60d3      	str	r3, [r2, #12]
}
 8003818:	bf00      	nop
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	e000ed00 	.word	0xe000ed00

08003828 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800382c:	4b04      	ldr	r3, [pc, #16]	@ (8003840 <__NVIC_GetPriorityGrouping+0x18>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	0a1b      	lsrs	r3, r3, #8
 8003832:	f003 0307 	and.w	r3, r3, #7
}
 8003836:	4618      	mov	r0, r3
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	e000ed00 	.word	0xe000ed00

08003844 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800384e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003852:	2b00      	cmp	r3, #0
 8003854:	db0b      	blt.n	800386e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003856:	79fb      	ldrb	r3, [r7, #7]
 8003858:	f003 021f 	and.w	r2, r3, #31
 800385c:	4906      	ldr	r1, [pc, #24]	@ (8003878 <__NVIC_EnableIRQ+0x34>)
 800385e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003862:	095b      	lsrs	r3, r3, #5
 8003864:	2001      	movs	r0, #1
 8003866:	fa00 f202 	lsl.w	r2, r0, r2
 800386a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800386e:	bf00      	nop
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr
 8003878:	e000e100 	.word	0xe000e100

0800387c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	6039      	str	r1, [r7, #0]
 8003886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800388c:	2b00      	cmp	r3, #0
 800388e:	db0a      	blt.n	80038a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	b2da      	uxtb	r2, r3
 8003894:	490c      	ldr	r1, [pc, #48]	@ (80038c8 <__NVIC_SetPriority+0x4c>)
 8003896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800389a:	0112      	lsls	r2, r2, #4
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	440b      	add	r3, r1
 80038a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038a4:	e00a      	b.n	80038bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	4908      	ldr	r1, [pc, #32]	@ (80038cc <__NVIC_SetPriority+0x50>)
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	3b04      	subs	r3, #4
 80038b4:	0112      	lsls	r2, r2, #4
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	440b      	add	r3, r1
 80038ba:	761a      	strb	r2, [r3, #24]
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bc80      	pop	{r7}
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	e000e100 	.word	0xe000e100
 80038cc:	e000ed00 	.word	0xe000ed00

080038d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b089      	sub	sp, #36	@ 0x24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	f003 0307 	and.w	r3, r3, #7
 80038e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	f1c3 0307 	rsb	r3, r3, #7
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	bf28      	it	cs
 80038ee:	2304      	movcs	r3, #4
 80038f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	3304      	adds	r3, #4
 80038f6:	2b06      	cmp	r3, #6
 80038f8:	d902      	bls.n	8003900 <NVIC_EncodePriority+0x30>
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	3b03      	subs	r3, #3
 80038fe:	e000      	b.n	8003902 <NVIC_EncodePriority+0x32>
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003904:	f04f 32ff 	mov.w	r2, #4294967295
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43da      	mvns	r2, r3
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	401a      	ands	r2, r3
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003918:	f04f 31ff 	mov.w	r1, #4294967295
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	fa01 f303 	lsl.w	r3, r1, r3
 8003922:	43d9      	mvns	r1, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003928:	4313      	orrs	r3, r2
         );
}
 800392a:	4618      	mov	r0, r3
 800392c:	3724      	adds	r7, #36	@ 0x24
 800392e:	46bd      	mov	sp, r7
 8003930:	bc80      	pop	{r7}
 8003932:	4770      	bx	lr

08003934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	3b01      	subs	r3, #1
 8003940:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003944:	d301      	bcc.n	800394a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003946:	2301      	movs	r3, #1
 8003948:	e00f      	b.n	800396a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800394a:	4a0a      	ldr	r2, [pc, #40]	@ (8003974 <SysTick_Config+0x40>)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	3b01      	subs	r3, #1
 8003950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003952:	210f      	movs	r1, #15
 8003954:	f04f 30ff 	mov.w	r0, #4294967295
 8003958:	f7ff ff90 	bl	800387c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800395c:	4b05      	ldr	r3, [pc, #20]	@ (8003974 <SysTick_Config+0x40>)
 800395e:	2200      	movs	r2, #0
 8003960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003962:	4b04      	ldr	r3, [pc, #16]	@ (8003974 <SysTick_Config+0x40>)
 8003964:	2207      	movs	r2, #7
 8003966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	e000e010 	.word	0xe000e010

08003978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b082      	sub	sp, #8
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f7ff ff2d 	bl	80037e0 <__NVIC_SetPriorityGrouping>
}
 8003986:	bf00      	nop
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800398e:	b580      	push	{r7, lr}
 8003990:	b086      	sub	sp, #24
 8003992:	af00      	add	r7, sp, #0
 8003994:	4603      	mov	r3, r0
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
 800399a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80039a0:	f7ff ff42 	bl	8003828 <__NVIC_GetPriorityGrouping>
 80039a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	68b9      	ldr	r1, [r7, #8]
 80039aa:	6978      	ldr	r0, [r7, #20]
 80039ac:	f7ff ff90 	bl	80038d0 <NVIC_EncodePriority>
 80039b0:	4602      	mov	r2, r0
 80039b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039b6:	4611      	mov	r1, r2
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff ff5f 	bl	800387c <__NVIC_SetPriority>
}
 80039be:	bf00      	nop
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b082      	sub	sp, #8
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	4603      	mov	r3, r0
 80039ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff ff35 	bl	8003844 <__NVIC_EnableIRQ>
}
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b082      	sub	sp, #8
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7ff ffa2 	bl	8003934 <SysTick_Config>
 80039f0:	4603      	mov	r3, r0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b08b      	sub	sp, #44	@ 0x2c
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a06:	2300      	movs	r3, #0
 8003a08:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a0e:	e169      	b.n	8003ce4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a10:	2201      	movs	r2, #1
 8003a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	4013      	ands	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	f040 8158 	bne.w	8003cde <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	4a9a      	ldr	r2, [pc, #616]	@ (8003c9c <HAL_GPIO_Init+0x2a0>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d05e      	beq.n	8003af6 <HAL_GPIO_Init+0xfa>
 8003a38:	4a98      	ldr	r2, [pc, #608]	@ (8003c9c <HAL_GPIO_Init+0x2a0>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d875      	bhi.n	8003b2a <HAL_GPIO_Init+0x12e>
 8003a3e:	4a98      	ldr	r2, [pc, #608]	@ (8003ca0 <HAL_GPIO_Init+0x2a4>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d058      	beq.n	8003af6 <HAL_GPIO_Init+0xfa>
 8003a44:	4a96      	ldr	r2, [pc, #600]	@ (8003ca0 <HAL_GPIO_Init+0x2a4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d86f      	bhi.n	8003b2a <HAL_GPIO_Init+0x12e>
 8003a4a:	4a96      	ldr	r2, [pc, #600]	@ (8003ca4 <HAL_GPIO_Init+0x2a8>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d052      	beq.n	8003af6 <HAL_GPIO_Init+0xfa>
 8003a50:	4a94      	ldr	r2, [pc, #592]	@ (8003ca4 <HAL_GPIO_Init+0x2a8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d869      	bhi.n	8003b2a <HAL_GPIO_Init+0x12e>
 8003a56:	4a94      	ldr	r2, [pc, #592]	@ (8003ca8 <HAL_GPIO_Init+0x2ac>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d04c      	beq.n	8003af6 <HAL_GPIO_Init+0xfa>
 8003a5c:	4a92      	ldr	r2, [pc, #584]	@ (8003ca8 <HAL_GPIO_Init+0x2ac>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d863      	bhi.n	8003b2a <HAL_GPIO_Init+0x12e>
 8003a62:	4a92      	ldr	r2, [pc, #584]	@ (8003cac <HAL_GPIO_Init+0x2b0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d046      	beq.n	8003af6 <HAL_GPIO_Init+0xfa>
 8003a68:	4a90      	ldr	r2, [pc, #576]	@ (8003cac <HAL_GPIO_Init+0x2b0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d85d      	bhi.n	8003b2a <HAL_GPIO_Init+0x12e>
 8003a6e:	2b12      	cmp	r3, #18
 8003a70:	d82a      	bhi.n	8003ac8 <HAL_GPIO_Init+0xcc>
 8003a72:	2b12      	cmp	r3, #18
 8003a74:	d859      	bhi.n	8003b2a <HAL_GPIO_Init+0x12e>
 8003a76:	a201      	add	r2, pc, #4	@ (adr r2, 8003a7c <HAL_GPIO_Init+0x80>)
 8003a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7c:	08003af7 	.word	0x08003af7
 8003a80:	08003ad1 	.word	0x08003ad1
 8003a84:	08003ae3 	.word	0x08003ae3
 8003a88:	08003b25 	.word	0x08003b25
 8003a8c:	08003b2b 	.word	0x08003b2b
 8003a90:	08003b2b 	.word	0x08003b2b
 8003a94:	08003b2b 	.word	0x08003b2b
 8003a98:	08003b2b 	.word	0x08003b2b
 8003a9c:	08003b2b 	.word	0x08003b2b
 8003aa0:	08003b2b 	.word	0x08003b2b
 8003aa4:	08003b2b 	.word	0x08003b2b
 8003aa8:	08003b2b 	.word	0x08003b2b
 8003aac:	08003b2b 	.word	0x08003b2b
 8003ab0:	08003b2b 	.word	0x08003b2b
 8003ab4:	08003b2b 	.word	0x08003b2b
 8003ab8:	08003b2b 	.word	0x08003b2b
 8003abc:	08003b2b 	.word	0x08003b2b
 8003ac0:	08003ad9 	.word	0x08003ad9
 8003ac4:	08003aed 	.word	0x08003aed
 8003ac8:	4a79      	ldr	r2, [pc, #484]	@ (8003cb0 <HAL_GPIO_Init+0x2b4>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d013      	beq.n	8003af6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ace:	e02c      	b.n	8003b2a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	623b      	str	r3, [r7, #32]
          break;
 8003ad6:	e029      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	3304      	adds	r3, #4
 8003ade:	623b      	str	r3, [r7, #32]
          break;
 8003ae0:	e024      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	3308      	adds	r3, #8
 8003ae8:	623b      	str	r3, [r7, #32]
          break;
 8003aea:	e01f      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	330c      	adds	r3, #12
 8003af2:	623b      	str	r3, [r7, #32]
          break;
 8003af4:	e01a      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d102      	bne.n	8003b04 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003afe:	2304      	movs	r3, #4
 8003b00:	623b      	str	r3, [r7, #32]
          break;
 8003b02:	e013      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d105      	bne.n	8003b18 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b0c:	2308      	movs	r3, #8
 8003b0e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	69fa      	ldr	r2, [r7, #28]
 8003b14:	611a      	str	r2, [r3, #16]
          break;
 8003b16:	e009      	b.n	8003b2c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b18:	2308      	movs	r3, #8
 8003b1a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	69fa      	ldr	r2, [r7, #28]
 8003b20:	615a      	str	r2, [r3, #20]
          break;
 8003b22:	e003      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b24:	2300      	movs	r3, #0
 8003b26:	623b      	str	r3, [r7, #32]
          break;
 8003b28:	e000      	b.n	8003b2c <HAL_GPIO_Init+0x130>
          break;
 8003b2a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	2bff      	cmp	r3, #255	@ 0xff
 8003b30:	d801      	bhi.n	8003b36 <HAL_GPIO_Init+0x13a>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	e001      	b.n	8003b3a <HAL_GPIO_Init+0x13e>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	3304      	adds	r3, #4
 8003b3a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	2bff      	cmp	r3, #255	@ 0xff
 8003b40:	d802      	bhi.n	8003b48 <HAL_GPIO_Init+0x14c>
 8003b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	e002      	b.n	8003b4e <HAL_GPIO_Init+0x152>
 8003b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4a:	3b08      	subs	r3, #8
 8003b4c:	009b      	lsls	r3, r3, #2
 8003b4e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	210f      	movs	r1, #15
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	fa01 f303 	lsl.w	r3, r1, r3
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	401a      	ands	r2, r3
 8003b60:	6a39      	ldr	r1, [r7, #32]
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	fa01 f303 	lsl.w	r3, r1, r3
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 80b1 	beq.w	8003cde <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b7c:	4b4d      	ldr	r3, [pc, #308]	@ (8003cb4 <HAL_GPIO_Init+0x2b8>)
 8003b7e:	699b      	ldr	r3, [r3, #24]
 8003b80:	4a4c      	ldr	r2, [pc, #304]	@ (8003cb4 <HAL_GPIO_Init+0x2b8>)
 8003b82:	f043 0301 	orr.w	r3, r3, #1
 8003b86:	6193      	str	r3, [r2, #24]
 8003b88:	4b4a      	ldr	r3, [pc, #296]	@ (8003cb4 <HAL_GPIO_Init+0x2b8>)
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003b94:	4a48      	ldr	r2, [pc, #288]	@ (8003cb8 <HAL_GPIO_Init+0x2bc>)
 8003b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b98:	089b      	lsrs	r3, r3, #2
 8003b9a:	3302      	adds	r3, #2
 8003b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	220f      	movs	r2, #15
 8003bac:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a40      	ldr	r2, [pc, #256]	@ (8003cbc <HAL_GPIO_Init+0x2c0>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d013      	beq.n	8003be8 <HAL_GPIO_Init+0x1ec>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a3f      	ldr	r2, [pc, #252]	@ (8003cc0 <HAL_GPIO_Init+0x2c4>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d00d      	beq.n	8003be4 <HAL_GPIO_Init+0x1e8>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a3e      	ldr	r2, [pc, #248]	@ (8003cc4 <HAL_GPIO_Init+0x2c8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d007      	beq.n	8003be0 <HAL_GPIO_Init+0x1e4>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a3d      	ldr	r2, [pc, #244]	@ (8003cc8 <HAL_GPIO_Init+0x2cc>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d101      	bne.n	8003bdc <HAL_GPIO_Init+0x1e0>
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e006      	b.n	8003bea <HAL_GPIO_Init+0x1ee>
 8003bdc:	2304      	movs	r3, #4
 8003bde:	e004      	b.n	8003bea <HAL_GPIO_Init+0x1ee>
 8003be0:	2302      	movs	r3, #2
 8003be2:	e002      	b.n	8003bea <HAL_GPIO_Init+0x1ee>
 8003be4:	2301      	movs	r3, #1
 8003be6:	e000      	b.n	8003bea <HAL_GPIO_Init+0x1ee>
 8003be8:	2300      	movs	r3, #0
 8003bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bec:	f002 0203 	and.w	r2, r2, #3
 8003bf0:	0092      	lsls	r2, r2, #2
 8003bf2:	4093      	lsls	r3, r2
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003bfa:	492f      	ldr	r1, [pc, #188]	@ (8003cb8 <HAL_GPIO_Init+0x2bc>)
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfe:	089b      	lsrs	r3, r3, #2
 8003c00:	3302      	adds	r3, #2
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d006      	beq.n	8003c22 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c14:	4b2d      	ldr	r3, [pc, #180]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	492c      	ldr	r1, [pc, #176]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	608b      	str	r3, [r1, #8]
 8003c20:	e006      	b.n	8003c30 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c22:	4b2a      	ldr	r3, [pc, #168]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c24:	689a      	ldr	r2, [r3, #8]
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	4928      	ldr	r1, [pc, #160]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d006      	beq.n	8003c4a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c3c:	4b23      	ldr	r3, [pc, #140]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c3e:	68da      	ldr	r2, [r3, #12]
 8003c40:	4922      	ldr	r1, [pc, #136]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60cb      	str	r3, [r1, #12]
 8003c48:	e006      	b.n	8003c58 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c4a:	4b20      	ldr	r3, [pc, #128]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c4c:	68da      	ldr	r2, [r3, #12]
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	43db      	mvns	r3, r3
 8003c52:	491e      	ldr	r1, [pc, #120]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d006      	beq.n	8003c72 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c64:	4b19      	ldr	r3, [pc, #100]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	4918      	ldr	r1, [pc, #96]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c6a:	69bb      	ldr	r3, [r7, #24]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	604b      	str	r3, [r1, #4]
 8003c70:	e006      	b.n	8003c80 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c72:	4b16      	ldr	r3, [pc, #88]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	43db      	mvns	r3, r3
 8003c7a:	4914      	ldr	r1, [pc, #80]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d021      	beq.n	8003cd0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	490e      	ldr	r1, [pc, #56]	@ (8003ccc <HAL_GPIO_Init+0x2d0>)
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	600b      	str	r3, [r1, #0]
 8003c98:	e021      	b.n	8003cde <HAL_GPIO_Init+0x2e2>
 8003c9a:	bf00      	nop
 8003c9c:	10320000 	.word	0x10320000
 8003ca0:	10310000 	.word	0x10310000
 8003ca4:	10220000 	.word	0x10220000
 8003ca8:	10210000 	.word	0x10210000
 8003cac:	10120000 	.word	0x10120000
 8003cb0:	10110000 	.word	0x10110000
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	40010000 	.word	0x40010000
 8003cbc:	40010800 	.word	0x40010800
 8003cc0:	40010c00 	.word	0x40010c00
 8003cc4:	40011000 	.word	0x40011000
 8003cc8:	40011400 	.word	0x40011400
 8003ccc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003d00 <HAL_GPIO_Init+0x304>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	43db      	mvns	r3, r3
 8003cd8:	4909      	ldr	r1, [pc, #36]	@ (8003d00 <HAL_GPIO_Init+0x304>)
 8003cda:	4013      	ands	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	681a      	ldr	r2, [r3, #0]
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	fa22 f303 	lsr.w	r3, r2, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f47f ae8e 	bne.w	8003a10 <HAL_GPIO_Init+0x14>
  }
}
 8003cf4:	bf00      	nop
 8003cf6:	bf00      	nop
 8003cf8:	372c      	adds	r7, #44	@ 0x2c
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr
 8003d00:	40010400 	.word	0x40010400

08003d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	887b      	ldrh	r3, [r7, #2]
 8003d16:	4013      	ands	r3, r2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d002      	beq.n	8003d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	73fb      	strb	r3, [r7, #15]
 8003d20:	e001      	b.n	8003d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d22:	2300      	movs	r3, #0
 8003d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bc80      	pop	{r7}
 8003d30:	4770      	bx	lr

08003d32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	807b      	strh	r3, [r7, #2]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d42:	787b      	ldrb	r3, [r7, #1]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d48:	887a      	ldrh	r2, [r7, #2]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d4e:	e003      	b.n	8003d58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d50:	887b      	ldrh	r3, [r7, #2]
 8003d52:	041a      	lsls	r2, r3, #16
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	611a      	str	r2, [r3, #16]
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bc80      	pop	{r7}
 8003d60:	4770      	bx	lr
	...

08003d64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b086      	sub	sp, #24
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e272      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 8087 	beq.w	8003e92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d84:	4b92      	ldr	r3, [pc, #584]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f003 030c 	and.w	r3, r3, #12
 8003d8c:	2b04      	cmp	r3, #4
 8003d8e:	d00c      	beq.n	8003daa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d90:	4b8f      	ldr	r3, [pc, #572]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f003 030c 	and.w	r3, r3, #12
 8003d98:	2b08      	cmp	r3, #8
 8003d9a:	d112      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x5e>
 8003d9c:	4b8c      	ldr	r3, [pc, #560]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da8:	d10b      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003daa:	4b89      	ldr	r3, [pc, #548]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d06c      	beq.n	8003e90 <HAL_RCC_OscConfig+0x12c>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d168      	bne.n	8003e90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e24c      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dca:	d106      	bne.n	8003dda <HAL_RCC_OscConfig+0x76>
 8003dcc:	4b80      	ldr	r3, [pc, #512]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a7f      	ldr	r2, [pc, #508]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd6:	6013      	str	r3, [r2, #0]
 8003dd8:	e02e      	b.n	8003e38 <HAL_RCC_OscConfig+0xd4>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10c      	bne.n	8003dfc <HAL_RCC_OscConfig+0x98>
 8003de2:	4b7b      	ldr	r3, [pc, #492]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a7a      	ldr	r2, [pc, #488]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	4b78      	ldr	r3, [pc, #480]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a77      	ldr	r2, [pc, #476]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003df4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	e01d      	b.n	8003e38 <HAL_RCC_OscConfig+0xd4>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e04:	d10c      	bne.n	8003e20 <HAL_RCC_OscConfig+0xbc>
 8003e06:	4b72      	ldr	r3, [pc, #456]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a71      	ldr	r2, [pc, #452]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e10:	6013      	str	r3, [r2, #0]
 8003e12:	4b6f      	ldr	r3, [pc, #444]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a6e      	ldr	r2, [pc, #440]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	e00b      	b.n	8003e38 <HAL_RCC_OscConfig+0xd4>
 8003e20:	4b6b      	ldr	r3, [pc, #428]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a6a      	ldr	r2, [pc, #424]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	4b68      	ldr	r3, [pc, #416]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a67      	ldr	r2, [pc, #412]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d013      	beq.n	8003e68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e40:	f7fe fe60 	bl	8002b04 <HAL_GetTick>
 8003e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e48:	f7fe fe5c 	bl	8002b04 <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	2b64      	cmp	r3, #100	@ 0x64
 8003e54:	d901      	bls.n	8003e5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e200      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5a:	4b5d      	ldr	r3, [pc, #372]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0f0      	beq.n	8003e48 <HAL_RCC_OscConfig+0xe4>
 8003e66:	e014      	b.n	8003e92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e68:	f7fe fe4c 	bl	8002b04 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e70:	f7fe fe48 	bl	8002b04 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b64      	cmp	r3, #100	@ 0x64
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e1ec      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e82:	4b53      	ldr	r3, [pc, #332]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x10c>
 8003e8e:	e000      	b.n	8003e92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d063      	beq.n	8003f66 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e9e:	4b4c      	ldr	r3, [pc, #304]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f003 030c 	and.w	r3, r3, #12
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00b      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003eaa:	4b49      	ldr	r3, [pc, #292]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 030c 	and.w	r3, r3, #12
 8003eb2:	2b08      	cmp	r3, #8
 8003eb4:	d11c      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x18c>
 8003eb6:	4b46      	ldr	r3, [pc, #280]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d116      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ec2:	4b43      	ldr	r3, [pc, #268]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d005      	beq.n	8003eda <HAL_RCC_OscConfig+0x176>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d001      	beq.n	8003eda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e1c0      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eda:	4b3d      	ldr	r3, [pc, #244]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	4939      	ldr	r1, [pc, #228]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eee:	e03a      	b.n	8003f66 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d020      	beq.n	8003f3a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ef8:	4b36      	ldr	r3, [pc, #216]	@ (8003fd4 <HAL_RCC_OscConfig+0x270>)
 8003efa:	2201      	movs	r2, #1
 8003efc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003efe:	f7fe fe01 	bl	8002b04 <HAL_GetTick>
 8003f02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f04:	e008      	b.n	8003f18 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f06:	f7fe fdfd 	bl	8002b04 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e1a1      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f18:	4b2d      	ldr	r3, [pc, #180]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d0f0      	beq.n	8003f06 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f24:	4b2a      	ldr	r3, [pc, #168]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	00db      	lsls	r3, r3, #3
 8003f32:	4927      	ldr	r1, [pc, #156]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003f34:	4313      	orrs	r3, r2
 8003f36:	600b      	str	r3, [r1, #0]
 8003f38:	e015      	b.n	8003f66 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f3a:	4b26      	ldr	r3, [pc, #152]	@ (8003fd4 <HAL_RCC_OscConfig+0x270>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f40:	f7fe fde0 	bl	8002b04 <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f48:	f7fe fddc 	bl	8002b04 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d901      	bls.n	8003f5a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e180      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d1f0      	bne.n	8003f48 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0308 	and.w	r3, r3, #8
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d03a      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d019      	beq.n	8003fae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f7a:	4b17      	ldr	r3, [pc, #92]	@ (8003fd8 <HAL_RCC_OscConfig+0x274>)
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f80:	f7fe fdc0 	bl	8002b04 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f88:	f7fe fdbc 	bl	8002b04 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e160      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fd0 <HAL_RCC_OscConfig+0x26c>)
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003fa6:	2001      	movs	r0, #1
 8003fa8:	f000 fa9c 	bl	80044e4 <RCC_Delay>
 8003fac:	e01c      	b.n	8003fe8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fae:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd8 <HAL_RCC_OscConfig+0x274>)
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fb4:	f7fe fda6 	bl	8002b04 <HAL_GetTick>
 8003fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fba:	e00f      	b.n	8003fdc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fbc:	f7fe fda2 	bl	8002b04 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d908      	bls.n	8003fdc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e146      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
 8003fce:	bf00      	nop
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	42420000 	.word	0x42420000
 8003fd8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fdc:	4b92      	ldr	r3, [pc, #584]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1e9      	bne.n	8003fbc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 80a6 	beq.w	8004142 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ffa:	4b8b      	ldr	r3, [pc, #556]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10d      	bne.n	8004022 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004006:	4b88      	ldr	r3, [pc, #544]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	4a87      	ldr	r2, [pc, #540]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 800400c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004010:	61d3      	str	r3, [r2, #28]
 8004012:	4b85      	ldr	r3, [pc, #532]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800401a:	60bb      	str	r3, [r7, #8]
 800401c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800401e:	2301      	movs	r3, #1
 8004020:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004022:	4b82      	ldr	r3, [pc, #520]	@ (800422c <HAL_RCC_OscConfig+0x4c8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402a:	2b00      	cmp	r3, #0
 800402c:	d118      	bne.n	8004060 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800402e:	4b7f      	ldr	r3, [pc, #508]	@ (800422c <HAL_RCC_OscConfig+0x4c8>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a7e      	ldr	r2, [pc, #504]	@ (800422c <HAL_RCC_OscConfig+0x4c8>)
 8004034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004038:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800403a:	f7fe fd63 	bl	8002b04 <HAL_GetTick>
 800403e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004040:	e008      	b.n	8004054 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004042:	f7fe fd5f 	bl	8002b04 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b64      	cmp	r3, #100	@ 0x64
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e103      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004054:	4b75      	ldr	r3, [pc, #468]	@ (800422c <HAL_RCC_OscConfig+0x4c8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0f0      	beq.n	8004042 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	2b01      	cmp	r3, #1
 8004066:	d106      	bne.n	8004076 <HAL_RCC_OscConfig+0x312>
 8004068:	4b6f      	ldr	r3, [pc, #444]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	4a6e      	ldr	r2, [pc, #440]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 800406e:	f043 0301 	orr.w	r3, r3, #1
 8004072:	6213      	str	r3, [r2, #32]
 8004074:	e02d      	b.n	80040d2 <HAL_RCC_OscConfig+0x36e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	68db      	ldr	r3, [r3, #12]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d10c      	bne.n	8004098 <HAL_RCC_OscConfig+0x334>
 800407e:	4b6a      	ldr	r3, [pc, #424]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004080:	6a1b      	ldr	r3, [r3, #32]
 8004082:	4a69      	ldr	r2, [pc, #420]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004084:	f023 0301 	bic.w	r3, r3, #1
 8004088:	6213      	str	r3, [r2, #32]
 800408a:	4b67      	ldr	r3, [pc, #412]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	4a66      	ldr	r2, [pc, #408]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004090:	f023 0304 	bic.w	r3, r3, #4
 8004094:	6213      	str	r3, [r2, #32]
 8004096:	e01c      	b.n	80040d2 <HAL_RCC_OscConfig+0x36e>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	2b05      	cmp	r3, #5
 800409e:	d10c      	bne.n	80040ba <HAL_RCC_OscConfig+0x356>
 80040a0:	4b61      	ldr	r3, [pc, #388]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	4a60      	ldr	r2, [pc, #384]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040a6:	f043 0304 	orr.w	r3, r3, #4
 80040aa:	6213      	str	r3, [r2, #32]
 80040ac:	4b5e      	ldr	r3, [pc, #376]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	4a5d      	ldr	r2, [pc, #372]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040b2:	f043 0301 	orr.w	r3, r3, #1
 80040b6:	6213      	str	r3, [r2, #32]
 80040b8:	e00b      	b.n	80040d2 <HAL_RCC_OscConfig+0x36e>
 80040ba:	4b5b      	ldr	r3, [pc, #364]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	4a5a      	ldr	r2, [pc, #360]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	6213      	str	r3, [r2, #32]
 80040c6:	4b58      	ldr	r3, [pc, #352]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	4a57      	ldr	r2, [pc, #348]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040cc:	f023 0304 	bic.w	r3, r3, #4
 80040d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d015      	beq.n	8004106 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040da:	f7fe fd13 	bl	8002b04 <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040e0:	e00a      	b.n	80040f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e2:	f7fe fd0f 	bl	8002b04 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e0b1      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f8:	4b4b      	ldr	r3, [pc, #300]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d0ee      	beq.n	80040e2 <HAL_RCC_OscConfig+0x37e>
 8004104:	e014      	b.n	8004130 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004106:	f7fe fcfd 	bl	8002b04 <HAL_GetTick>
 800410a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800410c:	e00a      	b.n	8004124 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800410e:	f7fe fcf9 	bl	8002b04 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800411c:	4293      	cmp	r3, r2
 800411e:	d901      	bls.n	8004124 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e09b      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004124:	4b40      	ldr	r3, [pc, #256]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004126:	6a1b      	ldr	r3, [r3, #32]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1ee      	bne.n	800410e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004130:	7dfb      	ldrb	r3, [r7, #23]
 8004132:	2b01      	cmp	r3, #1
 8004134:	d105      	bne.n	8004142 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004136:	4b3c      	ldr	r3, [pc, #240]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	4a3b      	ldr	r2, [pc, #236]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 800413c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004140:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 8087 	beq.w	800425a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800414c:	4b36      	ldr	r3, [pc, #216]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f003 030c 	and.w	r3, r3, #12
 8004154:	2b08      	cmp	r3, #8
 8004156:	d061      	beq.n	800421c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69db      	ldr	r3, [r3, #28]
 800415c:	2b02      	cmp	r3, #2
 800415e:	d146      	bne.n	80041ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b33      	ldr	r3, [pc, #204]	@ (8004230 <HAL_RCC_OscConfig+0x4cc>)
 8004162:	2200      	movs	r2, #0
 8004164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004166:	f7fe fccd 	bl	8002b04 <HAL_GetTick>
 800416a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800416c:	e008      	b.n	8004180 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800416e:	f7fe fcc9 	bl	8002b04 <HAL_GetTick>
 8004172:	4602      	mov	r2, r0
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	1ad3      	subs	r3, r2, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d901      	bls.n	8004180 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800417c:	2303      	movs	r3, #3
 800417e:	e06d      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004180:	4b29      	ldr	r3, [pc, #164]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1f0      	bne.n	800416e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004194:	d108      	bne.n	80041a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004196:	4b24      	ldr	r3, [pc, #144]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	4921      	ldr	r1, [pc, #132]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041a8:	4b1f      	ldr	r3, [pc, #124]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a19      	ldr	r1, [r3, #32]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b8:	430b      	orrs	r3, r1
 80041ba:	491b      	ldr	r1, [pc, #108]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004230 <HAL_RCC_OscConfig+0x4cc>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c6:	f7fe fc9d 	bl	8002b04 <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ce:	f7fe fc99 	bl	8002b04 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b02      	cmp	r3, #2
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e03d      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80041e0:	4b11      	ldr	r3, [pc, #68]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0f0      	beq.n	80041ce <HAL_RCC_OscConfig+0x46a>
 80041ec:	e035      	b.n	800425a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ee:	4b10      	ldr	r3, [pc, #64]	@ (8004230 <HAL_RCC_OscConfig+0x4cc>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f4:	f7fe fc86 	bl	8002b04 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041fc:	f7fe fc82 	bl	8002b04 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e026      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800420e:	4b06      	ldr	r3, [pc, #24]	@ (8004228 <HAL_RCC_OscConfig+0x4c4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0x498>
 800421a:	e01e      	b.n	800425a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d107      	bne.n	8004234 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e019      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
 8004228:	40021000 	.word	0x40021000
 800422c:	40007000 	.word	0x40007000
 8004230:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004234:	4b0b      	ldr	r3, [pc, #44]	@ (8004264 <HAL_RCC_OscConfig+0x500>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	429a      	cmp	r2, r3
 8004246:	d106      	bne.n	8004256 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004252:	429a      	cmp	r2, r3
 8004254:	d001      	beq.n	800425a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40021000 	.word	0x40021000

08004268 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e0d0      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800427c:	4b6a      	ldr	r3, [pc, #424]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	683a      	ldr	r2, [r7, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d910      	bls.n	80042ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800428a:	4b67      	ldr	r3, [pc, #412]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 0207 	bic.w	r2, r3, #7
 8004292:	4965      	ldr	r1, [pc, #404]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	4313      	orrs	r3, r2
 8004298:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800429a:	4b63      	ldr	r3, [pc, #396]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d001      	beq.n	80042ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e0b8      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d020      	beq.n	80042fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f003 0304 	and.w	r3, r3, #4
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d005      	beq.n	80042d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042c4:	4b59      	ldr	r3, [pc, #356]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	4a58      	ldr	r2, [pc, #352]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80042ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80042ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0308 	and.w	r3, r3, #8
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d005      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042dc:	4b53      	ldr	r3, [pc, #332]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	4a52      	ldr	r2, [pc, #328]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80042e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80042e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e8:	4b50      	ldr	r3, [pc, #320]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	494d      	ldr	r1, [pc, #308]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d040      	beq.n	8004388 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d107      	bne.n	800431e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800430e:	4b47      	ldr	r3, [pc, #284]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d115      	bne.n	8004346 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e07f      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b02      	cmp	r3, #2
 8004324:	d107      	bne.n	8004336 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004326:	4b41      	ldr	r3, [pc, #260]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d109      	bne.n	8004346 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e073      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004336:	4b3d      	ldr	r3, [pc, #244]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d101      	bne.n	8004346 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e06b      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004346:	4b39      	ldr	r3, [pc, #228]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f023 0203 	bic.w	r2, r3, #3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	4936      	ldr	r1, [pc, #216]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 8004354:	4313      	orrs	r3, r2
 8004356:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004358:	f7fe fbd4 	bl	8002b04 <HAL_GetTick>
 800435c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800435e:	e00a      	b.n	8004376 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004360:	f7fe fbd0 	bl	8002b04 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800436e:	4293      	cmp	r3, r2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e053      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004376:	4b2d      	ldr	r3, [pc, #180]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f003 020c 	and.w	r2, r3, #12
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	429a      	cmp	r2, r3
 8004386:	d1eb      	bne.n	8004360 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004388:	4b27      	ldr	r3, [pc, #156]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d210      	bcs.n	80043b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004396:	4b24      	ldr	r3, [pc, #144]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f023 0207 	bic.w	r2, r3, #7
 800439e:	4922      	ldr	r1, [pc, #136]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a6:	4b20      	ldr	r3, [pc, #128]	@ (8004428 <HAL_RCC_ClockConfig+0x1c0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d001      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e032      	b.n	800441e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d008      	beq.n	80043d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043c4:	4b19      	ldr	r3, [pc, #100]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4916      	ldr	r1, [pc, #88]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d009      	beq.n	80043f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80043e2:	4b12      	ldr	r3, [pc, #72]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	490e      	ldr	r1, [pc, #56]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80043f6:	f000 f821 	bl	800443c <HAL_RCC_GetSysClockFreq>
 80043fa:	4602      	mov	r2, r0
 80043fc:	4b0b      	ldr	r3, [pc, #44]	@ (800442c <HAL_RCC_ClockConfig+0x1c4>)
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	091b      	lsrs	r3, r3, #4
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	490a      	ldr	r1, [pc, #40]	@ (8004430 <HAL_RCC_ClockConfig+0x1c8>)
 8004408:	5ccb      	ldrb	r3, [r1, r3]
 800440a:	fa22 f303 	lsr.w	r3, r2, r3
 800440e:	4a09      	ldr	r2, [pc, #36]	@ (8004434 <HAL_RCC_ClockConfig+0x1cc>)
 8004410:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004412:	4b09      	ldr	r3, [pc, #36]	@ (8004438 <HAL_RCC_ClockConfig+0x1d0>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f7fe fb32 	bl	8002a80 <HAL_InitTick>

  return HAL_OK;
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	40022000 	.word	0x40022000
 800442c:	40021000 	.word	0x40021000
 8004430:	08005650 	.word	0x08005650
 8004434:	20000000 	.word	0x20000000
 8004438:	20000004 	.word	0x20000004

0800443c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004442:	2300      	movs	r3, #0
 8004444:	60fb      	str	r3, [r7, #12]
 8004446:	2300      	movs	r3, #0
 8004448:	60bb      	str	r3, [r7, #8]
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	2300      	movs	r3, #0
 8004450:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004452:	2300      	movs	r3, #0
 8004454:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004456:	4b1e      	ldr	r3, [pc, #120]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f003 030c 	and.w	r3, r3, #12
 8004462:	2b04      	cmp	r3, #4
 8004464:	d002      	beq.n	800446c <HAL_RCC_GetSysClockFreq+0x30>
 8004466:	2b08      	cmp	r3, #8
 8004468:	d003      	beq.n	8004472 <HAL_RCC_GetSysClockFreq+0x36>
 800446a:	e027      	b.n	80044bc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800446c:	4b19      	ldr	r3, [pc, #100]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800446e:	613b      	str	r3, [r7, #16]
      break;
 8004470:	e027      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	0c9b      	lsrs	r3, r3, #18
 8004476:	f003 030f 	and.w	r3, r3, #15
 800447a:	4a17      	ldr	r2, [pc, #92]	@ (80044d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800447c:	5cd3      	ldrb	r3, [r2, r3]
 800447e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d010      	beq.n	80044ac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800448a:	4b11      	ldr	r3, [pc, #68]	@ (80044d0 <HAL_RCC_GetSysClockFreq+0x94>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	0c5b      	lsrs	r3, r3, #17
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	4a11      	ldr	r2, [pc, #68]	@ (80044dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004496:	5cd3      	ldrb	r3, [r2, r3]
 8004498:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a0d      	ldr	r2, [pc, #52]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800449e:	fb03 f202 	mul.w	r2, r3, r2
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a8:	617b      	str	r3, [r7, #20]
 80044aa:	e004      	b.n	80044b6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	4a0c      	ldr	r2, [pc, #48]	@ (80044e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80044b0:	fb02 f303 	mul.w	r3, r2, r3
 80044b4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	613b      	str	r3, [r7, #16]
      break;
 80044ba:	e002      	b.n	80044c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80044bc:	4b05      	ldr	r3, [pc, #20]	@ (80044d4 <HAL_RCC_GetSysClockFreq+0x98>)
 80044be:	613b      	str	r3, [r7, #16]
      break;
 80044c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044c2:	693b      	ldr	r3, [r7, #16]
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	371c      	adds	r7, #28
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bc80      	pop	{r7}
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	40021000 	.word	0x40021000
 80044d4:	007a1200 	.word	0x007a1200
 80044d8:	08005660 	.word	0x08005660
 80044dc:	08005670 	.word	0x08005670
 80044e0:	003d0900 	.word	0x003d0900

080044e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b085      	sub	sp, #20
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004518 <RCC_Delay+0x34>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a0a      	ldr	r2, [pc, #40]	@ (800451c <RCC_Delay+0x38>)
 80044f2:	fba2 2303 	umull	r2, r3, r2, r3
 80044f6:	0a5b      	lsrs	r3, r3, #9
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	fb02 f303 	mul.w	r3, r2, r3
 80044fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004500:	bf00      	nop
  }
  while (Delay --);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1e5a      	subs	r2, r3, #1
 8004506:	60fa      	str	r2, [r7, #12]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d1f9      	bne.n	8004500 <RCC_Delay+0x1c>
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	3714      	adds	r7, #20
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr
 8004518:	20000000 	.word	0x20000000
 800451c:	10624dd3 	.word	0x10624dd3

08004520 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b082      	sub	sp, #8
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e076      	b.n	8004620 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004536:	2b00      	cmp	r3, #0
 8004538:	d108      	bne.n	800454c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004542:	d009      	beq.n	8004558 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	61da      	str	r2, [r3, #28]
 800454a:	e005      	b.n	8004558 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004564:	b2db      	uxtb	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d106      	bne.n	8004578 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2200      	movs	r2, #0
 800456e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f7fe f956 	bl	8002824 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2202      	movs	r2, #2
 800457c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800458e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80045a0:	431a      	orrs	r2, r3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045aa:	431a      	orrs	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	431a      	orrs	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045c8:	431a      	orrs	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80045d2:	431a      	orrs	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045dc:	ea42 0103 	orr.w	r1, r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045e4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	0c1a      	lsrs	r2, r3, #16
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f002 0204 	and.w	r2, r2, #4
 80045fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	69da      	ldr	r2, [r3, #28]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800460e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	603b      	str	r3, [r7, #0]
 8004634:	4613      	mov	r3, r2
 8004636:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004638:	f7fe fa64 	bl	8002b04 <HAL_GetTick>
 800463c:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b01      	cmp	r3, #1
 800464c:	d001      	beq.n	8004652 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800464e:	2302      	movs	r3, #2
 8004650:	e12a      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <HAL_SPI_Transmit+0x36>
 8004658:	88fb      	ldrh	r3, [r7, #6]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e122      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <HAL_SPI_Transmit+0x48>
 800466c:	2302      	movs	r3, #2
 800466e:	e11b      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2203      	movs	r2, #3
 800467c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	88fa      	ldrh	r2, [r7, #6]
 8004690:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	88fa      	ldrh	r2, [r7, #6]
 8004696:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2200      	movs	r2, #0
 800469c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2200      	movs	r2, #0
 80046a2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2200      	movs	r2, #0
 80046ae:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046be:	d10f      	bne.n	80046e0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80046ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80046de:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ea:	2b40      	cmp	r3, #64	@ 0x40
 80046ec:	d007      	beq.n	80046fe <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046fc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004706:	d152      	bne.n	80047ae <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d002      	beq.n	8004716 <HAL_SPI_Transmit+0xee>
 8004710:	8b7b      	ldrh	r3, [r7, #26]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d145      	bne.n	80047a2 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471a:	881a      	ldrh	r2, [r3, #0]
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004726:	1c9a      	adds	r2, r3, #2
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800473a:	e032      	b.n	80047a2 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 0302 	and.w	r3, r3, #2
 8004746:	2b02      	cmp	r3, #2
 8004748:	d112      	bne.n	8004770 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474e:	881a      	ldrh	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475a:	1c9a      	adds	r2, r3, #2
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004764:	b29b      	uxth	r3, r3
 8004766:	3b01      	subs	r3, #1
 8004768:	b29a      	uxth	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800476e:	e018      	b.n	80047a2 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004770:	f7fe f9c8 	bl	8002b04 <HAL_GetTick>
 8004774:	4602      	mov	r2, r0
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	1ad3      	subs	r3, r2, r3
 800477a:	683a      	ldr	r2, [r7, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d803      	bhi.n	8004788 <HAL_SPI_Transmit+0x160>
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004786:	d102      	bne.n	800478e <HAL_SPI_Transmit+0x166>
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d109      	bne.n	80047a2 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e082      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1c7      	bne.n	800473c <HAL_SPI_Transmit+0x114>
 80047ac:	e053      	b.n	8004856 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d002      	beq.n	80047bc <HAL_SPI_Transmit+0x194>
 80047b6:	8b7b      	ldrh	r3, [r7, #26]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d147      	bne.n	800484c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	330c      	adds	r3, #12
 80047c6:	7812      	ldrb	r2, [r2, #0]
 80047c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	1c5a      	adds	r2, r3, #1
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047d8:	b29b      	uxth	r3, r3
 80047da:	3b01      	subs	r3, #1
 80047dc:	b29a      	uxth	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80047e2:	e033      	b.n	800484c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d113      	bne.n	800481a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	330c      	adds	r3, #12
 80047fc:	7812      	ldrb	r2, [r2, #0]
 80047fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004804:	1c5a      	adds	r2, r3, #1
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29a      	uxth	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004818:	e018      	b.n	800484c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800481a:	f7fe f973 	bl	8002b04 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	69fb      	ldr	r3, [r7, #28]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	683a      	ldr	r2, [r7, #0]
 8004826:	429a      	cmp	r2, r3
 8004828:	d803      	bhi.n	8004832 <HAL_SPI_Transmit+0x20a>
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d102      	bne.n	8004838 <HAL_SPI_Transmit+0x210>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d109      	bne.n	800484c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e02d      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1c6      	bne.n	80047e4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	6839      	ldr	r1, [r7, #0]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 fbc4 	bl	8004fe8 <SPI_EndRxTxTransaction>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d002      	beq.n	800486c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2220      	movs	r2, #32
 800486a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	689b      	ldr	r3, [r3, #8]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10a      	bne.n	800488a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004874:	2300      	movs	r3, #0
 8004876:	617b      	str	r3, [r7, #20]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	617b      	str	r3, [r7, #20]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	617b      	str	r3, [r7, #20]
 8004888:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2201      	movs	r2, #1
 800488e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80048a6:	2300      	movs	r3, #0
  }
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3720      	adds	r7, #32
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af02      	add	r7, sp, #8
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	603b      	str	r3, [r7, #0]
 80048bc:	4613      	mov	r3, r2
 80048be:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d001      	beq.n	80048d0 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80048cc:	2302      	movs	r3, #2
 80048ce:	e104      	b.n	8004ada <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048d8:	d112      	bne.n	8004900 <HAL_SPI_Receive+0x50>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10e      	bne.n	8004900 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2204      	movs	r2, #4
 80048e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80048ea:	88fa      	ldrh	r2, [r7, #6]
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	9300      	str	r3, [sp, #0]
 80048f0:	4613      	mov	r3, r2
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	68b9      	ldr	r1, [r7, #8]
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 f8f3 	bl	8004ae2 <HAL_SPI_TransmitReceive>
 80048fc:	4603      	mov	r3, r0
 80048fe:	e0ec      	b.n	8004ada <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004900:	f7fe f900 	bl	8002b04 <HAL_GetTick>
 8004904:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d002      	beq.n	8004912 <HAL_SPI_Receive+0x62>
 800490c:	88fb      	ldrh	r3, [r7, #6]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e0e1      	b.n	8004ada <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800491c:	2b01      	cmp	r3, #1
 800491e:	d101      	bne.n	8004924 <HAL_SPI_Receive+0x74>
 8004920:	2302      	movs	r3, #2
 8004922:	e0da      	b.n	8004ada <HAL_SPI_Receive+0x22a>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2204      	movs	r2, #4
 8004930:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2200      	movs	r2, #0
 8004938:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	88fa      	ldrh	r2, [r7, #6]
 8004944:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	88fa      	ldrh	r2, [r7, #6]
 800494a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2200      	movs	r2, #0
 8004968:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004972:	d10f      	bne.n	8004994 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004982:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004992:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499e:	2b40      	cmp	r3, #64	@ 0x40
 80049a0:	d007      	beq.n	80049b2 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049b0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d170      	bne.n	8004a9c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80049ba:	e035      	b.n	8004a28 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d115      	bne.n	80049f6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f103 020c 	add.w	r2, r3, #12
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d6:	7812      	ldrb	r2, [r2, #0]
 80049d8:	b2d2      	uxtb	r2, r2
 80049da:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80049f4:	e018      	b.n	8004a28 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80049f6:	f7fe f885 	bl	8002b04 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	683a      	ldr	r2, [r7, #0]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d803      	bhi.n	8004a0e <HAL_SPI_Receive+0x15e>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0c:	d102      	bne.n	8004a14 <HAL_SPI_Receive+0x164>
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d109      	bne.n	8004a28 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e058      	b.n	8004ada <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1c4      	bne.n	80049bc <HAL_SPI_Receive+0x10c>
 8004a32:	e038      	b.n	8004aa6 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d113      	bne.n	8004a6a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68da      	ldr	r2, [r3, #12]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a4c:	b292      	uxth	r2, r2
 8004a4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a54:	1c9a      	adds	r2, r3, #2
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004a68:	e018      	b.n	8004a9c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a6a:	f7fe f84b 	bl	8002b04 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d803      	bhi.n	8004a82 <HAL_SPI_Receive+0x1d2>
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a80:	d102      	bne.n	8004a88 <HAL_SPI_Receive+0x1d8>
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d109      	bne.n	8004a9c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	e01e      	b.n	8004ada <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1c6      	bne.n	8004a34 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004aa6:	697a      	ldr	r2, [r7, #20]
 8004aa8:	6839      	ldr	r1, [r7, #0]
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 fa4a 	bl	8004f44 <SPI_EndRxTransaction>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d001      	beq.n	8004ad8 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e000      	b.n	8004ada <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
  }
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3718      	adds	r7, #24
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}

08004ae2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b08a      	sub	sp, #40	@ 0x28
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	60f8      	str	r0, [r7, #12]
 8004aea:	60b9      	str	r1, [r7, #8]
 8004aec:	607a      	str	r2, [r7, #4]
 8004aee:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004af0:	2301      	movs	r3, #1
 8004af2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004af4:	f7fe f806 	bl	8002b04 <HAL_GetTick>
 8004af8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b00:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004b08:	887b      	ldrh	r3, [r7, #2]
 8004b0a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b0c:	7ffb      	ldrb	r3, [r7, #31]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d00c      	beq.n	8004b2c <HAL_SPI_TransmitReceive+0x4a>
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b18:	d106      	bne.n	8004b28 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d102      	bne.n	8004b28 <HAL_SPI_TransmitReceive+0x46>
 8004b22:	7ffb      	ldrb	r3, [r7, #31]
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d001      	beq.n	8004b2c <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e17f      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d005      	beq.n	8004b3e <HAL_SPI_TransmitReceive+0x5c>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d002      	beq.n	8004b3e <HAL_SPI_TransmitReceive+0x5c>
 8004b38:	887b      	ldrh	r3, [r7, #2]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e174      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d101      	bne.n	8004b50 <HAL_SPI_TransmitReceive+0x6e>
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	e16d      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d003      	beq.n	8004b6c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2205      	movs	r2, #5
 8004b68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	887a      	ldrh	r2, [r7, #2]
 8004b7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	887a      	ldrh	r2, [r7, #2]
 8004b82:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	887a      	ldrh	r2, [r7, #2]
 8004b8e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	887a      	ldrh	r2, [r7, #2]
 8004b94:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bac:	2b40      	cmp	r3, #64	@ 0x40
 8004bae:	d007      	beq.n	8004bc0 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc8:	d17e      	bne.n	8004cc8 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <HAL_SPI_TransmitReceive+0xf6>
 8004bd2:	8afb      	ldrh	r3, [r7, #22]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d16c      	bne.n	8004cb2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bdc:	881a      	ldrh	r2, [r3, #0]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be8:	1c9a      	adds	r2, r3, #2
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bfc:	e059      	b.n	8004cb2 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d11b      	bne.n	8004c44 <HAL_SPI_TransmitReceive+0x162>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d016      	beq.n	8004c44 <HAL_SPI_TransmitReceive+0x162>
 8004c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d113      	bne.n	8004c44 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c20:	881a      	ldrh	r2, [r3, #0]
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2c:	1c9a      	adds	r2, r3, #2
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d119      	bne.n	8004c86 <HAL_SPI_TransmitReceive+0x1a4>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d014      	beq.n	8004c86 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68da      	ldr	r2, [r3, #12]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c66:	b292      	uxth	r2, r2
 8004c68:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c6e:	1c9a      	adds	r2, r3, #2
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004c82:	2301      	movs	r3, #1
 8004c84:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004c86:	f7fd ff3d 	bl	8002b04 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	6a3b      	ldr	r3, [r7, #32]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d80d      	bhi.n	8004cb2 <HAL_SPI_TransmitReceive+0x1d0>
 8004c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9c:	d009      	beq.n	8004cb2 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004cae:	2303      	movs	r3, #3
 8004cb0:	e0bc      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d1a0      	bne.n	8004bfe <HAL_SPI_TransmitReceive+0x11c>
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d19b      	bne.n	8004bfe <HAL_SPI_TransmitReceive+0x11c>
 8004cc6:	e082      	b.n	8004dce <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d002      	beq.n	8004cd6 <HAL_SPI_TransmitReceive+0x1f4>
 8004cd0:	8afb      	ldrh	r3, [r7, #22]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d171      	bne.n	8004dba <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	330c      	adds	r3, #12
 8004ce0:	7812      	ldrb	r2, [r2, #0]
 8004ce2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cfc:	e05d      	b.n	8004dba <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d11c      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x264>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d017      	beq.n	8004d46 <HAL_SPI_TransmitReceive+0x264>
 8004d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d114      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	330c      	adds	r3, #12
 8004d26:	7812      	ldrb	r2, [r2, #0]
 8004d28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d119      	bne.n	8004d88 <HAL_SPI_TransmitReceive+0x2a6>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d014      	beq.n	8004d88 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d68:	b2d2      	uxtb	r2, r2
 8004d6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d84:	2301      	movs	r3, #1
 8004d86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d88:	f7fd febc 	bl	8002b04 <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	6a3b      	ldr	r3, [r7, #32]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d803      	bhi.n	8004da0 <HAL_SPI_TransmitReceive+0x2be>
 8004d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9e:	d102      	bne.n	8004da6 <HAL_SPI_TransmitReceive+0x2c4>
 8004da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d109      	bne.n	8004dba <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e038      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d19c      	bne.n	8004cfe <HAL_SPI_TransmitReceive+0x21c>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dc8:	b29b      	uxth	r3, r3
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d197      	bne.n	8004cfe <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004dce:	6a3a      	ldr	r2, [r7, #32]
 8004dd0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 f908 	bl	8004fe8 <SPI_EndRxTxTransaction>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d008      	beq.n	8004df0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2220      	movs	r2, #32
 8004de2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2200      	movs	r2, #0
 8004de8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e01d      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10a      	bne.n	8004e0e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004df8:	2300      	movs	r3, #0
 8004dfa:	613b      	str	r3, [r7, #16]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	613b      	str	r3, [r7, #16]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	613b      	str	r3, [r7, #16]
 8004e0c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2201      	movs	r2, #1
 8004e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d001      	beq.n	8004e2a <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e000      	b.n	8004e2c <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
  }
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3728      	adds	r7, #40	@ 0x28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b088      	sub	sp, #32
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	603b      	str	r3, [r7, #0]
 8004e40:	4613      	mov	r3, r2
 8004e42:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004e44:	f7fd fe5e 	bl	8002b04 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e4c:	1a9b      	subs	r3, r3, r2
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	4413      	add	r3, r2
 8004e52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e54:	f7fd fe56 	bl	8002b04 <HAL_GetTick>
 8004e58:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e5a:	4b39      	ldr	r3, [pc, #228]	@ (8004f40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	015b      	lsls	r3, r3, #5
 8004e60:	0d1b      	lsrs	r3, r3, #20
 8004e62:	69fa      	ldr	r2, [r7, #28]
 8004e64:	fb02 f303 	mul.w	r3, r2, r3
 8004e68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e6a:	e054      	b.n	8004f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e72:	d050      	beq.n	8004f16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e74:	f7fd fe46 	bl	8002b04 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	69bb      	ldr	r3, [r7, #24]
 8004e7c:	1ad3      	subs	r3, r2, r3
 8004e7e:	69fa      	ldr	r2, [r7, #28]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d902      	bls.n	8004e8a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d13d      	bne.n	8004f06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e98:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ea2:	d111      	bne.n	8004ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eac:	d004      	beq.n	8004eb8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eb6:	d107      	bne.n	8004ec8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ec6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ecc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ed0:	d10f      	bne.n	8004ef2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ee0:	601a      	str	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ef0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e017      	b.n	8004f36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d101      	bne.n	8004f10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	4013      	ands	r3, r2
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	bf0c      	ite	eq
 8004f26:	2301      	moveq	r3, #1
 8004f28:	2300      	movne	r3, #0
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	79fb      	ldrb	r3, [r7, #7]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d19b      	bne.n	8004e6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3720      	adds	r7, #32
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	20000000 	.word	0x20000000

08004f44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b086      	sub	sp, #24
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f58:	d111      	bne.n	8004f7e <SPI_EndRxTransaction+0x3a>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f62:	d004      	beq.n	8004f6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f6c:	d107      	bne.n	8004f7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f7c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f86:	d117      	bne.n	8004fb8 <SPI_EndRxTransaction+0x74>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f90:	d112      	bne.n	8004fb8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	9300      	str	r3, [sp, #0]
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	2101      	movs	r1, #1
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f7ff ff49 	bl	8004e34 <SPI_WaitFlagStateUntilTimeout>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d01a      	beq.n	8004fde <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fac:	f043 0220 	orr.w	r2, r3, #32
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e013      	b.n	8004fe0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	2180      	movs	r1, #128	@ 0x80
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f7ff ff36 	bl	8004e34 <SPI_WaitFlagStateUntilTimeout>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d007      	beq.n	8004fde <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fd2:	f043 0220 	orr.w	r2, r3, #32
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e000      	b.n	8004fe0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af02      	add	r7, sp, #8
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	60b9      	str	r1, [r7, #8]
 8004ff2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	2102      	movs	r1, #2
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f7ff ff18 	bl	8004e34 <SPI_WaitFlagStateUntilTimeout>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d007      	beq.n	800501a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500e:	f043 0220 	orr.w	r2, r3, #32
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e013      	b.n	8005042 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	9300      	str	r3, [sp, #0]
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	2200      	movs	r2, #0
 8005022:	2180      	movs	r1, #128	@ 0x80
 8005024:	68f8      	ldr	r0, [r7, #12]
 8005026:	f7ff ff05 	bl	8004e34 <SPI_WaitFlagStateUntilTimeout>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d007      	beq.n	8005040 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005034:	f043 0220 	orr.w	r2, r3, #32
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e000      	b.n	8005042 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	b082      	sub	sp, #8
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e041      	b.n	80050e0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	d106      	bne.n	8005076 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f7fd fc5d 	bl	8002930 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2202      	movs	r2, #2
 800507a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	3304      	adds	r3, #4
 8005086:	4619      	mov	r1, r3
 8005088:	4610      	mov	r0, r2
 800508a:	f000 f947 	bl	800531c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3708      	adds	r7, #8
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b085      	sub	sp, #20
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d001      	beq.n	8005100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e03a      	b.n	8005176 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2202      	movs	r2, #2
 8005104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f042 0201 	orr.w	r2, r2, #1
 8005116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a18      	ldr	r2, [pc, #96]	@ (8005180 <HAL_TIM_Base_Start_IT+0x98>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d00e      	beq.n	8005140 <HAL_TIM_Base_Start_IT+0x58>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800512a:	d009      	beq.n	8005140 <HAL_TIM_Base_Start_IT+0x58>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a14      	ldr	r2, [pc, #80]	@ (8005184 <HAL_TIM_Base_Start_IT+0x9c>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d004      	beq.n	8005140 <HAL_TIM_Base_Start_IT+0x58>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a13      	ldr	r2, [pc, #76]	@ (8005188 <HAL_TIM_Base_Start_IT+0xa0>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d111      	bne.n	8005164 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689b      	ldr	r3, [r3, #8]
 8005146:	f003 0307 	and.w	r3, r3, #7
 800514a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2b06      	cmp	r3, #6
 8005150:	d010      	beq.n	8005174 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f042 0201 	orr.w	r2, r2, #1
 8005160:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005162:	e007      	b.n	8005174 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f042 0201 	orr.w	r2, r2, #1
 8005172:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3714      	adds	r7, #20
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr
 8005180:	40012c00 	.word	0x40012c00
 8005184:	40000400 	.word	0x40000400
 8005188:	40000800 	.word	0x40000800

0800518c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005196:	2300      	movs	r3, #0
 8005198:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d101      	bne.n	80051a8 <HAL_TIM_ConfigClockSource+0x1c>
 80051a4:	2302      	movs	r3, #2
 80051a6:	e0b4      	b.n	8005312 <HAL_TIM_ConfigClockSource+0x186>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	689b      	ldr	r3, [r3, #8]
 80051be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80051c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051e0:	d03e      	beq.n	8005260 <HAL_TIM_ConfigClockSource+0xd4>
 80051e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051e6:	f200 8087 	bhi.w	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 80051ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051ee:	f000 8086 	beq.w	80052fe <HAL_TIM_ConfigClockSource+0x172>
 80051f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051f6:	d87f      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 80051f8:	2b70      	cmp	r3, #112	@ 0x70
 80051fa:	d01a      	beq.n	8005232 <HAL_TIM_ConfigClockSource+0xa6>
 80051fc:	2b70      	cmp	r3, #112	@ 0x70
 80051fe:	d87b      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005200:	2b60      	cmp	r3, #96	@ 0x60
 8005202:	d050      	beq.n	80052a6 <HAL_TIM_ConfigClockSource+0x11a>
 8005204:	2b60      	cmp	r3, #96	@ 0x60
 8005206:	d877      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005208:	2b50      	cmp	r3, #80	@ 0x50
 800520a:	d03c      	beq.n	8005286 <HAL_TIM_ConfigClockSource+0xfa>
 800520c:	2b50      	cmp	r3, #80	@ 0x50
 800520e:	d873      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005210:	2b40      	cmp	r3, #64	@ 0x40
 8005212:	d058      	beq.n	80052c6 <HAL_TIM_ConfigClockSource+0x13a>
 8005214:	2b40      	cmp	r3, #64	@ 0x40
 8005216:	d86f      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005218:	2b30      	cmp	r3, #48	@ 0x30
 800521a:	d064      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x15a>
 800521c:	2b30      	cmp	r3, #48	@ 0x30
 800521e:	d86b      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005220:	2b20      	cmp	r3, #32
 8005222:	d060      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x15a>
 8005224:	2b20      	cmp	r3, #32
 8005226:	d867      	bhi.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
 8005228:	2b00      	cmp	r3, #0
 800522a:	d05c      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x15a>
 800522c:	2b10      	cmp	r3, #16
 800522e:	d05a      	beq.n	80052e6 <HAL_TIM_ConfigClockSource+0x15a>
 8005230:	e062      	b.n	80052f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005242:	f000 f950 	bl	80054e6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005254:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	609a      	str	r2, [r3, #8]
      break;
 800525e:	e04f      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005270:	f000 f939 	bl	80054e6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689a      	ldr	r2, [r3, #8]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005282:	609a      	str	r2, [r3, #8]
      break;
 8005284:	e03c      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005292:	461a      	mov	r2, r3
 8005294:	f000 f8b0 	bl	80053f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2150      	movs	r1, #80	@ 0x50
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 f907 	bl	80054b2 <TIM_ITRx_SetConfig>
      break;
 80052a4:	e02c      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052b2:	461a      	mov	r2, r3
 80052b4:	f000 f8ce 	bl	8005454 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2160      	movs	r1, #96	@ 0x60
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 f8f7 	bl	80054b2 <TIM_ITRx_SetConfig>
      break;
 80052c4:	e01c      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052d2:	461a      	mov	r2, r3
 80052d4:	f000 f890 	bl	80053f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2140      	movs	r1, #64	@ 0x40
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 f8e7 	bl	80054b2 <TIM_ITRx_SetConfig>
      break;
 80052e4:	e00c      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4619      	mov	r1, r3
 80052f0:	4610      	mov	r0, r2
 80052f2:	f000 f8de 	bl	80054b2 <TIM_ITRx_SetConfig>
      break;
 80052f6:	e003      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
 80052fa:	73fb      	strb	r3, [r7, #15]
      break;
 80052fc:	e000      	b.n	8005300 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80052fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005310:	7bfb      	ldrb	r3, [r7, #15]
}
 8005312:	4618      	mov	r0, r3
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800531c:	b480      	push	{r7}
 800531e:	b085      	sub	sp, #20
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a2f      	ldr	r2, [pc, #188]	@ (80053ec <TIM_Base_SetConfig+0xd0>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d00b      	beq.n	800534c <TIM_Base_SetConfig+0x30>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800533a:	d007      	beq.n	800534c <TIM_Base_SetConfig+0x30>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a2c      	ldr	r2, [pc, #176]	@ (80053f0 <TIM_Base_SetConfig+0xd4>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d003      	beq.n	800534c <TIM_Base_SetConfig+0x30>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	4a2b      	ldr	r2, [pc, #172]	@ (80053f4 <TIM_Base_SetConfig+0xd8>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d108      	bne.n	800535e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005352:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	4313      	orrs	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a22      	ldr	r2, [pc, #136]	@ (80053ec <TIM_Base_SetConfig+0xd0>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00b      	beq.n	800537e <TIM_Base_SetConfig+0x62>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800536c:	d007      	beq.n	800537e <TIM_Base_SetConfig+0x62>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a1f      	ldr	r2, [pc, #124]	@ (80053f0 <TIM_Base_SetConfig+0xd4>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d003      	beq.n	800537e <TIM_Base_SetConfig+0x62>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a1e      	ldr	r2, [pc, #120]	@ (80053f4 <TIM_Base_SetConfig+0xd8>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d108      	bne.n	8005390 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005384:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	4313      	orrs	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	4313      	orrs	r3, r2
 800539c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	689a      	ldr	r2, [r3, #8]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a0d      	ldr	r2, [pc, #52]	@ (80053ec <TIM_Base_SetConfig+0xd0>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d103      	bne.n	80053c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	691a      	ldr	r2, [r3, #16]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d005      	beq.n	80053e2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	691b      	ldr	r3, [r3, #16]
 80053da:	f023 0201 	bic.w	r2, r3, #1
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	611a      	str	r2, [r3, #16]
  }
}
 80053e2:	bf00      	nop
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bc80      	pop	{r7}
 80053ea:	4770      	bx	lr
 80053ec:	40012c00 	.word	0x40012c00
 80053f0:	40000400 	.word	0x40000400
 80053f4:	40000800 	.word	0x40000800

080053f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	f023 0201 	bic.w	r2, r3, #1
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	4313      	orrs	r3, r2
 800542c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800542e:	697b      	ldr	r3, [r7, #20]
 8005430:	f023 030a 	bic.w	r3, r3, #10
 8005434:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	4313      	orrs	r3, r2
 800543c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	621a      	str	r2, [r3, #32]
}
 800544a:	bf00      	nop
 800544c:	371c      	adds	r7, #28
 800544e:	46bd      	mov	sp, r7
 8005450:	bc80      	pop	{r7}
 8005452:	4770      	bx	lr

08005454 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	f023 0210 	bic.w	r2, r3, #16
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800547e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	031b      	lsls	r3, r3, #12
 8005484:	693a      	ldr	r2, [r7, #16]
 8005486:	4313      	orrs	r3, r2
 8005488:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005490:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	011b      	lsls	r3, r3, #4
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	621a      	str	r2, [r3, #32]
}
 80054a8:	bf00      	nop
 80054aa:	371c      	adds	r7, #28
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bc80      	pop	{r7}
 80054b0:	4770      	bx	lr

080054b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054b2:	b480      	push	{r7}
 80054b4:	b085      	sub	sp, #20
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	6078      	str	r0, [r7, #4]
 80054ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f043 0307 	orr.w	r3, r3, #7
 80054d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	609a      	str	r2, [r3, #8]
}
 80054dc:	bf00      	nop
 80054de:	3714      	adds	r7, #20
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bc80      	pop	{r7}
 80054e4:	4770      	bx	lr

080054e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054e6:	b480      	push	{r7}
 80054e8:	b087      	sub	sp, #28
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005500:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	021a      	lsls	r2, r3, #8
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	431a      	orrs	r2, r3
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	4313      	orrs	r3, r2
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	609a      	str	r2, [r3, #8]
}
 800551a:	bf00      	nop
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr

08005524 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005534:	2b01      	cmp	r3, #1
 8005536:	d101      	bne.n	800553c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005538:	2302      	movs	r3, #2
 800553a:	e046      	b.n	80055ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2202      	movs	r2, #2
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005562:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a16      	ldr	r2, [pc, #88]	@ (80055d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d00e      	beq.n	800559e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005588:	d009      	beq.n	800559e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a12      	ldr	r2, [pc, #72]	@ (80055d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d004      	beq.n	800559e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a10      	ldr	r2, [pc, #64]	@ (80055dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d10c      	bne.n	80055b8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	68ba      	ldr	r2, [r7, #8]
 80055b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bc80      	pop	{r7}
 80055d2:	4770      	bx	lr
 80055d4:	40012c00 	.word	0x40012c00
 80055d8:	40000400 	.word	0x40000400
 80055dc:	40000800 	.word	0x40000800

080055e0 <memset>:
 80055e0:	4603      	mov	r3, r0
 80055e2:	4402      	add	r2, r0
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d100      	bne.n	80055ea <memset+0xa>
 80055e8:	4770      	bx	lr
 80055ea:	f803 1b01 	strb.w	r1, [r3], #1
 80055ee:	e7f9      	b.n	80055e4 <memset+0x4>

080055f0 <__libc_init_array>:
 80055f0:	b570      	push	{r4, r5, r6, lr}
 80055f2:	2600      	movs	r6, #0
 80055f4:	4d0c      	ldr	r5, [pc, #48]	@ (8005628 <__libc_init_array+0x38>)
 80055f6:	4c0d      	ldr	r4, [pc, #52]	@ (800562c <__libc_init_array+0x3c>)
 80055f8:	1b64      	subs	r4, r4, r5
 80055fa:	10a4      	asrs	r4, r4, #2
 80055fc:	42a6      	cmp	r6, r4
 80055fe:	d109      	bne.n	8005614 <__libc_init_array+0x24>
 8005600:	f000 f81a 	bl	8005638 <_init>
 8005604:	2600      	movs	r6, #0
 8005606:	4d0a      	ldr	r5, [pc, #40]	@ (8005630 <__libc_init_array+0x40>)
 8005608:	4c0a      	ldr	r4, [pc, #40]	@ (8005634 <__libc_init_array+0x44>)
 800560a:	1b64      	subs	r4, r4, r5
 800560c:	10a4      	asrs	r4, r4, #2
 800560e:	42a6      	cmp	r6, r4
 8005610:	d105      	bne.n	800561e <__libc_init_array+0x2e>
 8005612:	bd70      	pop	{r4, r5, r6, pc}
 8005614:	f855 3b04 	ldr.w	r3, [r5], #4
 8005618:	4798      	blx	r3
 800561a:	3601      	adds	r6, #1
 800561c:	e7ee      	b.n	80055fc <__libc_init_array+0xc>
 800561e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005622:	4798      	blx	r3
 8005624:	3601      	adds	r6, #1
 8005626:	e7f2      	b.n	800560e <__libc_init_array+0x1e>
 8005628:	08005674 	.word	0x08005674
 800562c:	08005674 	.word	0x08005674
 8005630:	08005674 	.word	0x08005674
 8005634:	08005678 	.word	0x08005678

08005638 <_init>:
 8005638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563a:	bf00      	nop
 800563c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563e:	bc08      	pop	{r3}
 8005640:	469e      	mov	lr, r3
 8005642:	4770      	bx	lr

08005644 <_fini>:
 8005644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005646:	bf00      	nop
 8005648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564a:	bc08      	pop	{r3}
 800564c:	469e      	mov	lr, r3
 800564e:	4770      	bx	lr
