
*** Running vivado
    with args -log pll_tp5.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pll_tp5.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pll_tp5.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1120.703 ; gain = 0.000
Command: link_design -top pll_tp5 -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1120.703 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1586.371 ; gain = 465.668
Finished Parsing XDC File [c:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
Parsing XDC File [C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.srcs/constrs_1/imports/projet/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.srcs/constrs_1/imports/projet/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1586.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1586.371 ; gain = 465.668
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1586.371 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 21d0cc07e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1605.246 ; gain = 18.875

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 21d0cc07e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 21d0cc07e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 217db9059

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 217db9059

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 217db9059

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 217db9059

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1815.188 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19badba1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1815.188 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 19badba1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1815.188 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19badba1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1815.188 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1815.188 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 19badba1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1815.188 ; gain = 228.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1815.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pll_tp5_drc_opted.rpt -pb pll_tp5_drc_opted.pb -rpx pll_tp5_drc_opted.rpx
Command: report_drc -file pll_tp5_drc_opted.rpt -pb pll_tp5_drc_opted.pb -rpx pll_tp5_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19a53d1c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1856.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: afcadde2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ad71aa40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ad71aa40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.393 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ad71aa40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b91813fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.615 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d63af719

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.266 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 15281c580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1063660f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1063660f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1154bf5da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a75c8e72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7d2400a8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ad80c5a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 76e2dfd3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17637b914

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17637b914

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 185cafe17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e3378458

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1e3378458

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a5d47c27

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.792 | TNS=-10.741 |
Phase 1 Physical Synthesis Initialization | Checksum: 10123def8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12e59fb72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a5d47c27

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.468. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bb4fc0d2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bb4fc0d2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bb4fc0d2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1bb4fc0d2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.266 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1849262cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000
Ending Placer Task | Checksum: 8b922a61

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pll_tp5_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pll_tp5_utilization_placed.rpt -pb pll_tp5_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pll_tp5_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1856.266 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.266 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.468 | TNS=-3.956 |
Phase 1 Physical Synthesis Initialization | Checksum: 16c5bceb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.468 | TNS=-3.956 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16c5bceb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.468 | TNS=-3.956 |
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net led_driver_1/count/s_end_counter was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net led_driver_1/count/s_end_counter.  Did not re-place instance led_driver_1/count/current_state_i_2
INFO: [Physopt 32-710] Processed net led_driver_1/count/counter[0]_i_5_n_0. Critical path length was reduced through logic transformation on cell led_driver_1/count/counter[0]_i_5_comp.
INFO: [Physopt 32-735] Processed net led_driver_1/count/s_end_counter. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-3.215 |
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net led_driver_1/count/s_end_counter was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net led_driver_1/count/s_end_counter.  Did not re-place instance led_driver_1/count/current_state_i_2
INFO: [Physopt 32-572] Net led_driver_1/count/s_end_counter was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net led_driver_1/count/s_end_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/current_state_i_3_n_0.  Did not re-place instance led_driver_1/count/current_state_i_3
INFO: [Physopt 32-702] Processed net led_driver_1/count/current_state_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[24]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/counter_reg[13].  Did not re-place instance led_driver_1/count/counter_reg[13]
INFO: [Physopt 32-572] Net led_driver_1/count/counter_reg[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/s_end_counter.  Did not re-place instance led_driver_1/count/current_state_i_2
INFO: [Physopt 32-702] Processed net led_driver_1/count/s_end_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/current_state_i_3_n_0.  Did not re-place instance led_driver_1/count/current_state_i_3
INFO: [Physopt 32-702] Processed net led_driver_1/count/current_state_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[24]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/counter_reg[13].  Did not re-place instance led_driver_1/count/counter_reg[13]
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-3.215 |
Phase 3 Critical Path Optimization | Checksum: 16c5bceb3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.266 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-3.215 |
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[20]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[16]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[12]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[8]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net led_driver_1/count/s_end_counter was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net led_driver_1/count/s_end_counter.  Did not re-place instance led_driver_1/count/current_state_i_2
INFO: [Physopt 32-572] Net led_driver_1/count/s_end_counter was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net led_driver_1/count/s_end_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/current_state_i_3_n_0.  Did not re-place instance led_driver_1/count/current_state_i_3
INFO: [Physopt 32-702] Processed net led_driver_1/count/current_state_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[24]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/counter_reg[13].  Did not re-place instance led_driver_1/count/counter_reg[13]
INFO: [Physopt 32-572] Net led_driver_1/count/counter_reg[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/s_end_counter.  Did not re-place instance led_driver_1/count/current_state_i_2
INFO: [Physopt 32-702] Processed net led_driver_1/count/s_end_counter. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/current_state_i_3_n_0.  Did not re-place instance led_driver_1/count/current_state_i_3
INFO: [Physopt 32-702] Processed net led_driver_1/count/current_state_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[24]_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net led_driver_1/count/counter_reg[13].  Did not re-place instance led_driver_1/count/counter_reg[13]
INFO: [Physopt 32-702] Processed net led_driver_1/count/counter_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-3.215 |
Phase 4 Critical Path Optimization | Checksum: 16c5bceb3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.266 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.422 | TNS=-3.215 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.046  |          0.741  |            0  |              0  |                     1  |           0  |           2  |  00:00:03  |
|  Total          |          0.046  |          0.741  |            0  |              0  |                     1  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.266 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1903eecf9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1856.266 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 200ac5bb ConstDB: 0 ShapeSum: e713d01a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 112af1217

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1885.023 ; gain = 23.645
Post Restoration Checksum: NetGraph: dc44d60d NumContArr: 366a3c0a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112af1217

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1885.051 ; gain = 23.672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112af1217

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1891.066 ; gain = 29.688

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112af1217

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1891.066 ; gain = 29.688
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ca753fb8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1894.188 ; gain = 32.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.483 | TNS=-4.283 | WHS=-0.346 | THS=-5.581 |

Phase 2 Router Initialization | Checksum: 193435dc1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1894.188 ; gain = 32.809

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 114
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 114
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 193435dc1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.879 ; gain = 34.500
Phase 3 Initial Routing | Checksum: 11df6a270

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.879 ; gain = 34.500
INFO: [Route 35-580] Design has 25 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                      led_driver_1/count/counter_reg[27]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                      led_driver_1/count/counter_reg[25]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                      led_driver_1/count/counter_reg[24]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                      led_driver_1/count/counter_reg[23]/D|
|       clk_out1_clk_wiz_0 |       clk_out1_clk_wiz_0 |                                                                      led_driver_1/count/counter_reg[26]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.575 | TNS=-6.185 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 107103577

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.473 | TNS=-4.089 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18531ca40

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.428 | TNS=-3.308 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19c35686e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.439 | TNS=-3.484 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1da2ccfe3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500
Phase 4 Rip-up And Reroute | Checksum: 1da2ccfe3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 224ab3240

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.275 | TNS=-1.358 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ea84d25a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ea84d25a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500
Phase 5 Delay and Skew Optimization | Checksum: ea84d25a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132f8d95d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.276 | TNS=-1.368 | WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 132f8d95d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500
Phase 6 Post Hold Fix | Checksum: 132f8d95d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0498311 %
  Global Horizontal Routing Utilization  = 0.0257353 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: c7378949

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1895.879 ; gain = 34.500

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: c7378949

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1896.871 ; gain = 35.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b1eda875

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1896.871 ; gain = 35.492

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.276 | TNS=-1.368 | WHS=0.075  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b1eda875

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1896.871 ; gain = 35.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1896.871 ; gain = 35.492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1896.871 ; gain = 40.605
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1906.789 ; gain = 9.918
INFO: [Common 17-1381] The checkpoint 'C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pll_tp5_drc_routed.rpt -pb pll_tp5_drc_routed.pb -rpx pll_tp5_drc_routed.rpx
Command: report_drc -file pll_tp5_drc_routed.rpt -pb pll_tp5_drc_routed.pb -rpx pll_tp5_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pll_tp5_methodology_drc_routed.rpt -pb pll_tp5_methodology_drc_routed.pb -rpx pll_tp5_methodology_drc_routed.rpx
Command: report_methodology -file pll_tp5_methodology_drc_routed.rpt -pb pll_tp5_methodology_drc_routed.pb -rpx pll_tp5_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Thomas/Documents/Travail/Formation/FPGA/TP/TP5/VIVADO/PLL_tp5/PLL_tp5.runs/impl_1/pll_tp5_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pll_tp5_power_routed.rpt -pb pll_tp5_power_summary_routed.pb -rpx pll_tp5_power_routed.rpx
Command: report_power -file pll_tp5_power_routed.rpt -pb pll_tp5_power_summary_routed.pb -rpx pll_tp5_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
183 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pll_tp5_route_status.rpt -pb pll_tp5_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pll_tp5_timing_summary_routed.rpt -pb pll_tp5_timing_summary_routed.pb -rpx pll_tp5_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pll_tp5_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pll_tp5_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pll_tp5_bus_skew_routed.rpt -pb pll_tp5_bus_skew_routed.pb -rpx pll_tp5_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 17:13:06 2023...
