
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 462.914 ; gain = 182.633
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/FPGA/Vivado23/Vivado/2023.2/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_Con_Encoder_0_0/top_Con_Encoder_0_0.dcp' for cell 'top_i/Con_Encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_Con_Interleaver_0_0/top_Con_Interleaver_0_0.dcp' for cell 'top_i/Con_Interleaver_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_EN_Gen_0_0/top_EN_Gen_0_0.dcp' for cell 'top_i/EN_Gen_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_PolarityShift_0_0/top_PolarityShift_0_0.dcp' for cell 'top_i/PolarityShift_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_PolarityShift_1_0/top_PolarityShift_1_0.dcp' for cell 'top_i/PolarityShift_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_RS_0_0/top_RS_0_0.dcp' for cell 'top_i/RS_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_alphaScramble_0_0/top_alphaScramble_0_0.dcp' for cell 'top_i/alphaScramble_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_c_addsub_0_0/top_c_addsub_0_0.dcp' for cell 'top_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_dds_compiler_0_0/top_dds_compiler_0_0.dcp' for cell 'top_i/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_dds_compiler_0_1/top_dds_compiler_0_1.dcp' for cell 'top_i/dds_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_dec2bin_0_0/top_dec2bin_0_0.dcp' for cell 'top_i/dec2bin_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_fir_compiler_0_0/top_fir_compiler_0_0.dcp' for cell 'top_i/fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_fir_compiler_0_1/top_fir_compiler_0_1.dcp' for cell 'top_i/fir_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_ila_0_0/top_ila_0_0.dcp' for cell 'top_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_mult_gen_0_0/top_mult_gen_0_0.dcp' for cell 'top_i/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_mult_gen_0_3/top_mult_gen_0_3.dcp' for cell 'top_i/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_sigSource_0_0/top_sigSource_0_0.dcp' for cell 'top_i/sigSource_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_terminal_0_0/top_terminal_0_0.dcp' for cell 'top_i/terminal_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1020.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_0 UUID: 09db4b93-0b7e-50f4-9b38-98d946757f3c 
Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'top_i/fir_compiler_0/U0'
Finished Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'top_i/fir_compiler_0/U0'
Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'top_i/fir_compiler_1/U0'
Finished Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'top_i/fir_compiler_1/U0'
Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [f:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.gen/sources_1/bd/top/ip/top_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/constrs_1/new/topCons.xdc]
Finished Parsing XDC File [F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/constrs_1/new/topCons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1166.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances

系统找不到指定的路径。
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.914 ; gain = 656.980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 1191.938 ; gain = 25.023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2690da2b9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1746.922 ; gain = 554.984

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = d546b81ac3c41584.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2138.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2138.715 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1ecb80008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957
Phase 1.1 Core Generation And Design Setup | Checksum: 1ecb80008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ecb80008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957
Phase 1 Initialization | Checksum: 1ecb80008

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1ecb80008

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ecb80008

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ecb80008

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.715 ; gain = 19.957

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17582f453

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2138.715 ; gain = 19.957
Retarget | Checksum: 17582f453
INFO: [Opt 31-389] Phase Retarget created 167 cells and removed 180 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c75efa46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2138.715 ; gain = 19.957
Constant propagation | Checksum: 1c75efa46
INFO: [Opt 31-389] Phase Constant propagation created 20 cells and removed 84 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c630d3eb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2138.715 ; gain = 19.957
Sweep | Checksum: 1c630d3eb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2777 cells
INFO: [Opt 31-1021] In phase Sweep, 1023 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_0_IBUF_BUFG_inst to drive 4916 load(s) on clock net clk_0_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 171736819

Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2138.715 ; gain = 19.957
BUFG optimization | Checksum: 171736819
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from top_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18b7232e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 2138.715 ; gain = 19.957
Shift Register Optimization | Checksum: 18b7232e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: fedb3929

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.715 ; gain = 19.957
Post Processing Netlist | Checksum: fedb3929
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 14d469dcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.715 ; gain = 19.957

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2138.715 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 14d469dcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.715 ; gain = 19.957
Phase 9 Finalization | Checksum: 14d469dcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.715 ; gain = 19.957
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             167  |             180  |                                             65  |
|  Constant propagation         |              20  |              84  |                                             49  |
|  Sweep                        |               0  |            2777  |                                           1023  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14d469dcd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2138.715 ; gain = 19.957
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2138.715 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 243e215c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2262.617 ; gain = 0.000
Ending Power Optimization Task | Checksum: 243e215c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.617 ; gain = 123.902

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 2130e031c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2262.617 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 2130e031c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.617 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2262.617 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2130e031c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2262.617 ; gain = 1095.703
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2262.617 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2262.617 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2262.617 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1515f0705

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2262.617 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1917c5beb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cc5e039d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cc5e039d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1cc5e039d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2006cae5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 233cbafb5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 233cbafb5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18993fe0f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 173 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 74 nets or LUTs. Breaked 1 LUT, combined 73 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2262.617 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             73  |                    74  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             73  |                    74  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23c11e123

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1687b911e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1687b911e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22ccd58a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b5eeae90

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2752b378b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 283df3510

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1fc3e4f94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16ff63c38

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20d586e7e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2b5cd8b23

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1a7058fc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a7058fc8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2250f373c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-0.672 |
Phase 1 Physical Synthesis Initialization | Checksum: 21260d5a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.429 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Place 46-33] Processed net top_i/Con_Interleaver_0/inst/u_Convolutional_Interleaver/branch_val[3]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21260d5a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2250f373c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.037. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 146bcb9a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 146bcb9a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 146bcb9a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 146bcb9a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 146bcb9a3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2262.617 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: af13134d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000
Ending Placer Task | Checksum: 71c4549c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2262.617 ; gain = 0.000
112 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.674 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.617 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2262.617 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.762 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.742 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.617 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2262.617 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2262.617 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.837 . Memory (MB): peak = 2262.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 15310233 ConstDB: 0 ShapeSum: 5c935269 RouteDB: 0
Post Restoration Checksum: NetGraph: bf253f89 | NumContArr: 4cd4a1c1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2914bd684

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.023 ; gain = 89.406

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2914bd684

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.023 ; gain = 89.406

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2914bd684

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.023 ; gain = 89.406
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bacba4fd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 2403.938 ; gain = 141.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=-0.258 | THS=-384.259|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 21b531461

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2406.480 ; gain = 143.863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 196a52a19

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2418.574 ; gain = 155.957

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9477
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9477
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17db7fe7f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2455.289 ; gain = 192.672

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17db7fe7f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 2455.289 ; gain = 192.672

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 24a2b401f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2477.145 ; gain = 214.527
Phase 3 Initial Routing | Checksum: 24a2b401f

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 282
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.126 | TNS=-0.428 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a66754eb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2477.145 ; gain = 214.527
Phase 4 Rip-up And Reroute | Checksum: 2a66754eb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 295864bb7

Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 2477.145 ; gain = 214.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.011 | TNS=-0.023 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a8941d9c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a8941d9c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527
Phase 5 Delay and Skew Optimization | Checksum: 1a8941d9c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f351d4f5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.002  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16043342c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527
Phase 6 Post Hold Fix | Checksum: 16043342c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07347 %
  Global Horizontal Routing Utilization  = 1.35903 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16043342c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16043342c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:42 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 226b8c635

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 2477.145 ; gain = 214.527

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.002  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 226b8c635

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 2477.145 ; gain = 214.527
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e0abae7a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 2477.145 ; gain = 214.527
Ending Routing Task | Checksum: e0abae7a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2477.145 ; gain = 214.527

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 2477.145 ; gain = 214.527
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
147 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2477.145 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.720 . Memory (MB): peak = 2477.145 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2477.145 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2477.145 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2477.145 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2477.145 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.907 . Memory (MB): peak = 2477.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.runs/impl_1/top_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A1)+(A3*(~A1)*(~A2))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[13] (net: top_i/sigSource_0/inst/prelookup_idx[13]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[13] (net: top_i/sigSource_0/inst/prelookup_idx[13]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[25]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[26]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[27]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[28]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[29]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[30]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0 has an input control pin top_i/sigSource_0/inst/alpha1_D_Lookup_Table_out1_reg_0_0/ADDRARDADDR[14] (net: top_i/sigSource_0/inst/prelookup_idx[14]) which is driven by a register (top_i/sigSource_0/inst/HDL_Counter_out1_reg[31]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[10] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[6]) which is driven by a register (top_i/RS_0/gftablereg16_reg_i_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[10] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[6]) which is driven by a register (top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[10] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[6]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN1_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[10] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[6]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN2_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[11] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[7]) which is driven by a register (top_i/RS_0/gftablereg16_reg_i_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[11] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[7]) which is driven by a register (top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[11] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[7]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN1_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[11] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[7]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN2_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[7] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[3]) which is driven by a register (top_i/RS_0/gftablereg16_reg_i_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[7] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[3]) which is driven by a register (top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[7] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[3]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN1_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[7] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[3]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN2_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[8] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[4]) which is driven by a register (top_i/RS_0/gftablereg16_reg_i_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[8] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[4]) which is driven by a register (top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[8] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[4]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN1_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[8] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[4]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN2_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[9] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[5]) which is driven by a register (top_i/RS_0/gftablereg16_reg_i_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[9] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[5]) which is driven by a register (top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/parityreg2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[9] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[5]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN1_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg has an input control pin top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/gftablereg10_reg/ADDRARDADDR[9] (net: top_i/RS_0/inst/u_Integer_Input_RS_Encoder_HDL_Optimized/inputxor[5]) which is driven by a register (top_i/sigSource_0/inst/DATA_IN2_out1_1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2870.297 ; gain = 393.152
INFO: [Common 17-206] Exiting Vivado at Sun May 26 15:07:16 2024...
