---
name: MyHDL
category: EDA
description: MyHDL is an open-source Python-based hardware description and verification language that enables designers to model, simulate, and convert designs to Verilog or VHDL.
download_url: https://github.com/myhdl/myhdl/tags
works_on_arm: true
supported_minimum_version:
    version_number: 0.8
    release_date: 2013/05/20
 
 
optional_info:
    homepage_url: https://www.myhdl.org/
    support_caveats:
    alternative_options:
    getting_started_resources:
        official_docs: https://www.myhdl.org/start/installation.html
        arm_content:
        partner_content:
    arm_recommended_minimum_version:
        version_number:
        release_date:
        reference_content:
        rationale:
 
optional_hidden_info:
    release_notes__supported_minimum:
    release_notes__recommended_minimum:
    other_info: The release notes for the initial Linux/Arm64 support isn't available. MyHDL version 0.8, released in 2013, can be installed for Arm with pip2 and python version 2.7.
 
---
