0.7
2020.2
May 22 2024
19:03:11
H:/Senior Project/sp_gram_test_1/sp_gram_test_1.gen/sources_1/ip/gram/sim/gram.v,1726523834,verilog,,,,gram,,uvm,,,,,,
H:/Senior Project/sp_gram_test_1/sp_gram_test_1.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv,1727901074,systemVerilog,,,,testbench,,uvm,,,,,,
H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/top.sv,1727903093,systemVerilog,,H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv,,top,,uvm,,,,,,
