// Seed: 4078430246
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = 1;
  reg id_2;
  initial begin
    @(posedge id_2);
    id_2 <= id_2;
    id_2 = 1;
    SystemTFIdentifier(1'b0);
  end
  logic id_4;
  type_8 id_5 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1'b0)
  );
endmodule
