{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720111342215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720111342215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:42:22 2024 " "Processing started: Thu Jul 04 13:42:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720111342215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720111342215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720111342216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0-rtl " "Found design unit 1: system_0-rtl" {  } { { "system_0/synthesis/system_0.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343972 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0 " "Found entity 1: system_0" {  } { { "system_0/synthesis/system_0.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_width_adapter-rtl " "Found design unit 1: system_0_width_adapter-rtl" {  } { { "system_0/synthesis/system_0_width_adapter.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343975 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_width_adapter " "Found entity 1: system_0_width_adapter" {  } { { "system_0/synthesis/system_0_width_adapter.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_width_adapter_001-rtl " "Found design unit 1: system_0_width_adapter_001-rtl" {  } { { "system_0/synthesis/system_0_width_adapter_001.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343979 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_width_adapter_001 " "Found entity 1: system_0_width_adapter_001" {  } { { "system_0/synthesis/system_0_width_adapter_001.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_width_adapter_002-rtl " "Found design unit 1: system_0_width_adapter_002-rtl" {  } { { "system_0/synthesis/system_0_width_adapter_002.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343983 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_width_adapter_002 " "Found entity 1: system_0_width_adapter_002" {  } { { "system_0/synthesis/system_0_width_adapter_002.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_width_adapter_003.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_width_adapter_003.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_width_adapter_003-rtl " "Found design unit 1: system_0_width_adapter_003-rtl" {  } { { "system_0/synthesis/system_0_width_adapter_003.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_003.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343988 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_width_adapter_003 " "Found entity 1: system_0_width_adapter_003" {  } { { "system_0/synthesis/system_0_width_adapter_003.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_003.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_burst_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_burst_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_burst_adapter-rtl " "Found design unit 1: system_0_burst_adapter-rtl" {  } { { "system_0/synthesis/system_0_burst_adapter.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343991 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_burst_adapter " "Found entity 1: system_0_burst_adapter" {  } { { "system_0/synthesis/system_0_burst_adapter.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_burst_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_burst_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_burst_adapter_001-rtl " "Found design unit 1: system_0_burst_adapter_001-rtl" {  } { { "system_0/synthesis/system_0_burst_adapter_001.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter_001.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343995 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_burst_adapter_001 " "Found entity 1: system_0_burst_adapter_001" {  } { { "system_0/synthesis/system_0_burst_adapter_001.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_rst_controller-rtl " "Found design unit 1: system_0_rst_controller-rtl" {  } { { "system_0/synthesis/system_0_rst_controller.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343998 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_rst_controller " "Found entity 1: system_0_rst_controller" {  } { { "system_0/synthesis/system_0_rst_controller.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111343998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111343998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_rst_controller_002-rtl " "Found design unit 1: system_0_rst_controller_002-rtl" {  } { { "system_0/synthesis/system_0_rst_controller_002.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller_002.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344002 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_rst_controller_002 " "Found entity 1: system_0_rst_controller_002" {  } { { "system_0/synthesis/system_0_rst_controller_002.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344005 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344009 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344012 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344016 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344020 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344024 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344027 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent-rtl" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344031 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent " "Found entity 1: system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cpu_0_instruction_master_translator-rtl " "Found design unit 1: system_0_cpu_0_instruction_master_translator-rtl" {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344036 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_instruction_master_translator " "Found entity 1: system_0_cpu_0_instruction_master_translator" {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cpu_0_data_master_translator-rtl " "Found design unit 1: system_0_cpu_0_data_master_translator-rtl" {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344039 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_data_master_translator " "Found entity 1: system_0_cpu_0_data_master_translator" {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cpu_0_jtag_debug_module_translator-rtl " "Found design unit 1: system_0_cpu_0_jtag_debug_module_translator-rtl" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344043 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_translator " "Found entity 1: system_0_cpu_0_jtag_debug_module_translator" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_sdram_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_sdram_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_sdram_0_s1_translator-rtl " "Found design unit 1: system_0_sdram_0_s1_translator-rtl" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344047 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_s1_translator " "Found entity 1: system_0_sdram_0_s1_translator" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_epcs_controller_epcs_control_port_translator-rtl " "Found design unit 1: system_0_epcs_controller_epcs_control_port_translator-rtl" {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344051 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_epcs_controller_epcs_control_port_translator " "Found entity 1: system_0_epcs_controller_epcs_control_port_translator" {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_cfi_flash_0_uas_translator-rtl " "Found design unit 1: system_0_cfi_flash_0_uas_translator-rtl" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344055 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0_uas_translator " "Found entity 1: system_0_cfi_flash_0_uas_translator" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_sysid_qsys_0_control_slave_translator-rtl " "Found design unit 1: system_0_sysid_qsys_0_control_slave_translator-rtl" {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344059 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_sysid_qsys_0_control_slave_translator " "Found entity 1: system_0_sysid_qsys_0_control_slave_translator" {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: system_0_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344064 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: system_0_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_uart_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_uart_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_uart_0_s1_translator-rtl " "Found design unit 1: system_0_uart_0_s1_translator-rtl" {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344068 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_uart_0_s1_translator " "Found entity 1: system_0_uart_0_s1_translator" {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_timer_0_s1_translator-rtl " "Found design unit 1: system_0_timer_0_s1_translator-rtl" {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344072 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_timer_0_s1_translator " "Found entity 1: system_0_timer_0_s1_translator" {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_lcd_16207_0_control_slave_translator-rtl " "Found design unit 1: system_0_lcd_16207_0_control_slave_translator-rtl" {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344075 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_lcd_16207_0_control_slave_translator " "Found entity 1: system_0_lcd_16207_0_control_slave_translator" {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_led_red_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_led_red_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_led_red_s1_translator-rtl " "Found design unit 1: system_0_led_red_s1_translator-rtl" {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344079 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_red_s1_translator " "Found entity 1: system_0_led_red_s1_translator" {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_switch_pio_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_switch_pio_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_switch_pio_s1_translator-rtl " "Found design unit 1: system_0_switch_pio_s1_translator-rtl" {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344083 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_switch_pio_s1_translator " "Found entity 1: system_0_switch_pio_s1_translator" {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_isp1362_hc_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_isp1362_hc_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_isp1362_hc_translator-rtl " "Found design unit 1: system_0_isp1362_hc_translator-rtl" {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344088 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_isp1362_hc_translator " "Found entity 1: system_0_isp1362_hc_translator" {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_audio_0_avalon_slave_0_translator-rtl " "Found design unit 1: system_0_audio_0_avalon_slave_0_translator-rtl" {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344091 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_audio_0_avalon_slave_0_translator " "Found entity 1: system_0_audio_0_avalon_slave_0_translator" {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_vga_0_avalon_slave_0_translator-rtl " "Found design unit 1: system_0_vga_0_avalon_slave_0_translator-rtl" {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344095 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_vga_0_avalon_slave_0_translator " "Found entity 1: system_0_vga_0_avalon_slave_0_translator" {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_seg7_display_avalon_slave_0_translator-rtl " "Found design unit 1: system_0_seg7_display_avalon_slave_0_translator-rtl" {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344099 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_seg7_display_avalon_slave_0_translator " "Found entity 1: system_0_seg7_display_avalon_slave_0_translator" {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_sram_0_avalon_slave_0_translator-rtl " "Found design unit 1: system_0_sram_0_avalon_slave_0_translator-rtl" {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344103 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_sram_0_avalon_slave_0_translator " "Found entity 1: system_0_sram_0_avalon_slave_0_translator" {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_0_lab7_final_0_avalon_slave_0_translator-rtl " "Found design unit 1: system_0_lab7_final_0_avalon_slave_0_translator-rtl" {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344107 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_0_lab7_final_0_avalon_slave_0_translator " "Found entity 1: system_0_lab7_final_0_avalon_slave_0_translator" {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_irq_mapper " "Found entity 1: system_0_irq_mapper" {  } { { "system_0/synthesis/submodules/system_0_irq_mapper.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system_0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344128 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_mux_001 " "Found entity 1: system_0_rsp_xbar_mux_001" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_mux " "Found entity 1: system_0_rsp_xbar_mux" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_demux_005 " "Found entity 1: system_0_rsp_xbar_demux_005" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_demux " "Found entity 1: system_0_rsp_xbar_demux" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_mux " "Found entity 1: system_0_cmd_xbar_mux" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_demux_001 " "Found entity 1: system_0_cmd_xbar_demux_001" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_demux " "Found entity 1: system_0_cmd_xbar_demux" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system_0/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_023.sv(48) " "Verilog HDL Declaration information at system_0_id_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_023.sv(49) " "Verilog HDL Declaration information at system_0_id_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_023_default_decode " "Found entity 1: system_0_id_router_023_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344181 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_023 " "Found entity 2: system_0_id_router_023" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_005.sv(48) " "Verilog HDL Declaration information at system_0_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_005.sv(49) " "Verilog HDL Declaration information at system_0_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_005_default_decode " "Found entity 1: system_0_id_router_005_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344184 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_005 " "Found entity 2: system_0_id_router_005" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344184 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_003.sv(48) " "Verilog HDL Declaration information at system_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344188 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_003.sv(49) " "Verilog HDL Declaration information at system_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_003_default_decode " "Found entity 1: system_0_id_router_003_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344189 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_003 " "Found entity 2: system_0_id_router_003" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_001.sv(48) " "Verilog HDL Declaration information at system_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_001.sv(49) " "Verilog HDL Declaration information at system_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_001_default_decode " "Found entity 1: system_0_id_router_001_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344194 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_001 " "Found entity 2: system_0_id_router_001" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router.sv(48) " "Verilog HDL Declaration information at system_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router.sv(49) " "Verilog HDL Declaration information at system_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_default_decode " "Found entity 1: system_0_id_router_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344198 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router " "Found entity 2: system_0_id_router" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_addr_router_001_default_decode " "Found entity 1: system_0_addr_router_001_default_decode" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344202 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_addr_router_001 " "Found entity 2: system_0_addr_router_001" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_addr_router.sv(48) " "Verilog HDL Declaration information at system_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344204 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_addr_router.sv(49) " "Verilog HDL Declaration information at system_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1720111344204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_addr_router_default_decode " "Found entity 1: system_0_addr_router_default_decode" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344205 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_addr_router " "Found entity 2: system_0_addr_router" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system_0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led " "Found entity 1: system_0_led" {  } { { "system_0/synthesis/submodules/system_0_led.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "system_0/synthesis/submodules/reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344234 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "system_0/synthesis/submodules/reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/top_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_0/synthesis/submodules/top_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_avalon-Y " "Found design unit 1: top_avalon-Y" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344238 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_avalon " "Found entity 1: top_avalon" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "system_0/synthesis/submodules/SRAM_16Bit_512K.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "system_0/synthesis/submodules/SEG7_LUT.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "system_0/synthesis/submodules/SEG7_LUT_8.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/dm9000a_if.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/dm9000a_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_IF " "Found entity 1: DM9000A_IF" {  } { { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_nios_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Found entity 1: VGA_NIOS_CTRL" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/audio_dac_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/audio_dac_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_FIFO " "Found entity 1: AUDIO_DAC_FIFO" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/fifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/fifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_256 " "Found entity 1: FIFO_16_256" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sysid_qsys_0 " "Found entity 1: system_0_sysid_qsys_0" {  } { { "system_0/synthesis/submodules/system_0_sysid_qsys_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cfi_flash_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cfi_flash_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0 " "Found entity 1: system_0_cfi_flash_0" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0 " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344300 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0_arbiter " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_arbiter" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0_pin_sharer " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_pin_sharer" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_bridge_0 " "Found entity 1: system_0_tri_state_bridge_0_bridge_0" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111344309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111344309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0.v 26 26 " "Found 26 design units, including 26 entities, in source file system_0/synthesis/submodules/system_0_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_ic_data_module " "Found entity 1: system_0_cpu_0_ic_data_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_cpu_0_ic_tag_module " "Found entity 2: system_0_cpu_0_ic_tag_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_cpu_0_bht_module " "Found entity 3: system_0_cpu_0_bht_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_cpu_0_register_bank_a_module " "Found entity 4: system_0_cpu_0_register_bank_a_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_cpu_0_register_bank_b_module " "Found entity 5: system_0_cpu_0_register_bank_b_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_0_cpu_0_dc_tag_module " "Found entity 6: system_0_cpu_0_dc_tag_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_0_cpu_0_dc_data_module " "Found entity 7: system_0_cpu_0_dc_data_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_0_cpu_0_nios2_oci_debug " "Found entity 8: system_0_cpu_0_nios2_oci_debug" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_0_cpu_0_ociram_sp_ram_module " "Found entity 9: system_0_cpu_0_ociram_sp_ram_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_0_cpu_0_nios2_ocimem " "Found entity 10: system_0_cpu_0_nios2_ocimem" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_0_cpu_0_nios2_avalon_reg " "Found entity 11: system_0_cpu_0_nios2_avalon_reg" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_0_cpu_0_nios2_oci_break " "Found entity 12: system_0_cpu_0_nios2_oci_break" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_0_cpu_0_nios2_oci_xbrk " "Found entity 13: system_0_cpu_0_nios2_oci_xbrk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_0_cpu_0_nios2_oci_dbrk " "Found entity 14: system_0_cpu_0_nios2_oci_dbrk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_0_cpu_0_nios2_oci_itrace " "Found entity 15: system_0_cpu_0_nios2_oci_itrace" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1733 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_0_cpu_0_nios2_oci_td_mode " "Found entity 16: system_0_cpu_0_nios2_oci_td_mode" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2090 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_0_cpu_0_nios2_oci_dtrace " "Found entity 17: system_0_cpu_0_nios2_oci_dtrace" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_0_cpu_0_nios2_oci_compute_tm_count " "Found entity 18: system_0_cpu_0_nios2_oci_compute_tm_count" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_0_cpu_0_nios2_oci_fifowp_inc " "Found entity 19: system_0_cpu_0_nios2_oci_fifowp_inc" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_0_cpu_0_nios2_oci_fifocount_inc " "Found entity 20: system_0_cpu_0_nios2_oci_fifocount_inc" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_0_cpu_0_nios2_oci_fifo " "Found entity 21: system_0_cpu_0_nios2_oci_fifo" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_0_cpu_0_nios2_oci_pib " "Found entity 22: system_0_cpu_0_nios2_oci_pib" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_0_cpu_0_nios2_oci_im " "Found entity 23: system_0_cpu_0_nios2_oci_im" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_0_cpu_0_nios2_performance_monitors " "Found entity 24: system_0_cpu_0_nios2_performance_monitors" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_0_cpu_0_nios2_oci " "Found entity 25: system_0_cpu_0_nios2_oci" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_0_cpu_0 " "Found entity 26: system_0_cpu_0" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_sysclk " "Found entity 1: system_0_cpu_0_jtag_debug_module_sysclk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_tck " "Found entity 1: system_0_cpu_0_jtag_debug_module_tck" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_wrapper " "Found entity 1: system_0_cpu_0_jtag_debug_module_wrapper" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_mult_cell " "Found entity 1: system_0_cpu_0_mult_cell" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_oci_test_bench " "Found entity 1: system_0_cpu_0_oci_test_bench" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_test_bench " "Found entity 1: system_0_cpu_0_test_bench" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_SD_CLK " "Found entity 1: system_0_SD_CLK" {  } { { "system_0/synthesis/submodules/system_0_SD_CLK.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_SD_DAT " "Found entity 1: system_0_SD_DAT" {  } { { "system_0/synthesis/submodules/system_0_SD_DAT.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_switch_pio " "Found entity 1: system_0_switch_pio" {  } { { "system_0/synthesis/submodules/system_0_switch_pio.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_button_pio " "Found entity 1: system_0_button_pio" {  } { { "system_0/synthesis/submodules/system_0_button_pio.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_green " "Found entity 1: system_0_led_green" {  } { { "system_0/synthesis/submodules/system_0_led_green.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_red " "Found entity 1: system_0_led_red" {  } { { "system_0/synthesis/submodules/system_0_led_red.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_lcd_16207_0 " "Found entity 1: system_0_lcd_16207_0" {  } { { "system_0/synthesis/submodules/system_0_lcd_16207_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_timer_0 " "Found entity 1: system_0_timer_0" {  } { { "system_0/synthesis/submodules/system_0_timer_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_uart_0_tx " "Found entity 1: system_0_uart_0_tx" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345104 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_uart_0_rx_stimulus_source " "Found entity 2: system_0_uart_0_rx_stimulus_source" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345104 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_uart_0_rx " "Found entity 3: system_0_uart_0_rx" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345104 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_uart_0_regs " "Found entity 4: system_0_uart_0_regs" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345104 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_uart_0 " "Found entity 5: system_0_uart_0" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_0_jtag_uart_0_sim_scfifo_w" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345111 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_jtag_uart_0_scfifo_w " "Found entity 2: system_0_jtag_uart_0_scfifo_w" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345111 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_0_jtag_uart_0_sim_scfifo_r" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345111 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_jtag_uart_0_scfifo_r " "Found entity 4: system_0_jtag_uart_0_scfifo_r" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345111 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_jtag_uart_0 " "Found entity 5: system_0_jtag_uart_0" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_epcs_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file system_0/synthesis/submodules/system_0_epcs_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_epcs_controller_sub " "Found entity 1: system_0_epcs_controller_sub" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345117 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_system_0_epcs_controller_atom " "Found entity 2: tornado_system_0_epcs_controller_atom" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345117 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_epcs_controller " "Found entity 3: system_0_epcs_controller" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_input_efifo_module " "Found entity 1: system_0_sdram_0_input_efifo_module" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345122 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_sdram_0 " "Found entity 2: system_0_sdram_0" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345122 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_0_sdram_0_test_component.v(234) " "Verilog HDL warning at system_0_sdram_0_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1720111345126 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_0_sdram_0_test_component.v(235) " "Verilog HDL warning at system_0_sdram_0_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1720111345126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sdram_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_test_component_ram_module " "Found entity 1: system_0_sdram_0_test_component_ram_module" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345127 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_sdram_0_test_component " "Found entity 2: system_0_sdram_0_test_component" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/cont_7/cont_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw/cont_7/cont_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_7-Behavioral " "Found design unit 1: cont_7-Behavioral" {  } { { "hw/cont_7/cont_7.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_7/cont_7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345131 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_7 " "Found entity 1: cont_7" {  } { { "hw/cont_7/cont_7.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/cont_7/cont_7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-a_divisor " "Found design unit 1: divisor-a_divisor" {  } { { "hw/divisor/divisor.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/divisor/divisor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345134 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "hw/divisor/divisor.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/divisor/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/top_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw/top_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_avalon-Y " "Found design unit 1: top_avalon-Y" {  } { { "hw/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345139 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_avalon " "Found entity 1: top_avalon" {  } { { "hw/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/top_avalon.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "hw/reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345142 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "hw/reg32.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/hw/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345159 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2058) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2058): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2058 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345225 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2060) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2060): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2216) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2216): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2216 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345226 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(3044) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(3044): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3044 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345230 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_epcs_controller.v(401) " "Verilog HDL or VHDL warning at system_0_epcs_controller.v(401): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345259 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(316) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345261 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(326) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345261 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(336) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345261 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(680) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1720111345263 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "de2_net.v(458) " "Verilog HDL Module Instantiation warning at de2_net.v(458): ignored dangling comma in List of Port Connections" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 458 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1720111345554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_net.v 1 1 " "Using design file de2_net.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_NET " "Found entity 1: DE2_NET" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1720111345556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_NET " "Elaborating entity \"DE2_NET\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720111345563 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG de2_net.v(200) " "Output port \"LEDG\" at de2_net.v(200) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345567 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] de2_net.v(201) " "Output port \"LEDR\[17\]\" at de2_net.v(201) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345567 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..0\] de2_net.v(201) " "Output port \"LEDR\[15..0\]\" at de2_net.v(201) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345567 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de2_net.v(206) " "Output port \"IRDA_TXD\" at de2_net.v(206) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345567 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N de2_net.v(249) " "Output port \"OTG_DACK0_N\" at de2_net.v(249) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345567 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N de2_net.v(250) " "Output port \"OTG_DACK1_N\" at de2_net.v(250) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345568 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO de2_net.v(273) " "Output port \"TDO\" at de2_net.v(273) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345568 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDS_EXPORT de2_net.v(179) " "Output port \"LEDS_EXPORT\" at de2_net.v(179) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345568 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TESTE_EXPORT de2_net.v(180) " "Output port \"TESTE_EXPORT\" at de2_net.v(180) has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111345568 "|DE2_NET"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK de2_net.v(295) " "Bidirectional port \"AUD_DACLRCK\" at de2_net.v(295) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 295 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111345569 "|DE2_NET"}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1720111345619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "de2_net.v" "delay1" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 reset_delay.v(18) " "Verilog HDL assignment warning at reset_delay.v(18): truncated value with size 32 to match size of target (24)" {  } { { "reset_delay.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/reset_delay.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111345625 "|DE2_NET|Reset_Delay:delay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:PLL1 " "Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:PLL1\"" {  } { { "de2_net.v" "PLL1" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "altpll_component" { Text "C:/projeto_final_logica/A1/DE2_NET/SDRAM_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/SDRAM_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111345689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"SDRAM_PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345690 ""}  } { { "SDRAM_PLL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/SDRAM_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111345690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:PLL2 " "Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:PLL2\"" {  } { { "de2_net.v" "PLL2" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:PLL2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:PLL2\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "altpll_component" { Text "C:/projeto_final_logica/A1/DE2_NET/Audio_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:PLL2\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_PLL:PLL2\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/Audio_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111345719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:PLL2\|altpll:altpll_component " "Instantiated megafunction \"Audio_PLL:PLL2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 135 " "Parameter \"clk0_divide_by\" = \"135\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 92 " "Parameter \"clk0_multiply_by\" = \"92\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345720 ""}  } { { "Audio_PLL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/Audio_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111345720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0 system_0:u0 " "Elaborating entity \"system_0\" for hierarchy \"system_0:u0\"" {  } { { "de2_net.v" "u0" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0 system_0:u0\|system_0_sdram_0:sdram_0 " "Elaborating entity \"system_0_sdram_0\" for hierarchy \"system_0:u0\|system_0_sdram_0:sdram_0\"" {  } { { "system_0/synthesis/system_0.vhd" "sdram_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_input_efifo_module system_0:u0\|system_0_sdram_0:sdram_0\|system_0_sdram_0_input_efifo_module:the_system_0_sdram_0_input_efifo_module " "Elaborating entity \"system_0_sdram_0_input_efifo_module\" for hierarchy \"system_0:u0\|system_0_sdram_0:sdram_0\|system_0_sdram_0_input_efifo_module:the_system_0_sdram_0_input_efifo_module\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "the_system_0_sdram_0_input_efifo_module" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_epcs_controller system_0:u0\|system_0_epcs_controller:epcs_controller " "Elaborating entity \"system_0_epcs_controller\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\"" {  } { { "system_0/synthesis/system_0.vhd" "epcs_controller" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_epcs_controller_sub system_0:u0\|system_0_epcs_controller:epcs_controller\|system_0_epcs_controller_sub:the_system_0_epcs_controller_sub " "Elaborating entity \"system_0_epcs_controller_sub\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|system_0_epcs_controller_sub:the_system_0_epcs_controller_sub\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "the_system_0_epcs_controller_sub" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_system_0_epcs_controller_atom system_0:u0\|system_0_epcs_controller:epcs_controller\|tornado_system_0_epcs_controller_atom:the_tornado_system_0_epcs_controller_atom " "Elaborating entity \"tornado_system_0_epcs_controller_atom\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|tornado_system_0_epcs_controller_atom:the_tornado_system_0_epcs_controller_atom\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "the_tornado_system_0_epcs_controller_atom" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "the_boot_copier_rom" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_0_epcs_controller_boot_rom.hex " "Parameter \"init_file\" = \"system_0_epcs_controller_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345906 ""}  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111345906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8l41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8l41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8l41 " "Found entity 1: altsyncram_8l41" {  } { { "db/altsyncram_8l41.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_8l41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111345982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111345982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8l41 system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_8l41:auto_generated " "Elaborating entity \"altsyncram_8l41\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_8l41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111345985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_0_jtag_uart_0\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\"" {  } { { "system_0/synthesis/system_0.vhd" "jtag_uart_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0_scfifo_w system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w " "Elaborating entity \"system_0_jtag_uart_0_scfifo_w\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "the_system_0_jtag_uart_0_scfifo_w" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "wfifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346119 ""}  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111346119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/projeto_final_logica/A1/DE2_NET/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111346570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111346570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0_scfifo_r system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_r:the_system_0_jtag_uart_0_scfifo_r " "Elaborating entity \"system_0_jtag_uart_0_scfifo_r\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_r:the_system_0_jtag_uart_0_scfifo_r\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "the_system_0_jtag_uart_0_scfifo_r" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "system_0_jtag_uart_0_alt_jtag_atlantic" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111346729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346729 ""}  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111346729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0 system_0:u0\|system_0_uart_0:uart_0 " "Elaborating entity \"system_0_uart_0\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\"" {  } { { "system_0/synthesis/system_0.vhd" "uart_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_tx system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_tx:the_system_0_uart_0_tx " "Elaborating entity \"system_0_uart_0_tx\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_tx:the_system_0_uart_0_tx\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_tx" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_rx system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx " "Elaborating entity \"system_0_uart_0_rx\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_rx" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_rx_stimulus_source system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|system_0_uart_0_rx_stimulus_source:the_system_0_uart_0_rx_stimulus_source " "Elaborating entity \"system_0_uart_0_rx_stimulus_source\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|system_0_uart_0_rx_stimulus_source:the_system_0_uart_0_rx_stimulus_source\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_rx_stimulus_source" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_altera_std_synchronizer" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111346780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346780 ""}  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111346780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_regs system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_regs:the_system_0_uart_0_regs " "Elaborating entity \"system_0_uart_0_regs\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_regs:the_system_0_uart_0_regs\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_regs" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_timer_0 system_0:u0\|system_0_timer_0:timer_0 " "Elaborating entity \"system_0_timer_0\" for hierarchy \"system_0:u0\|system_0_timer_0:timer_0\"" {  } { { "system_0/synthesis/system_0.vhd" "timer_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_lcd_16207_0 system_0:u0\|system_0_lcd_16207_0:lcd_16207_0 " "Elaborating entity \"system_0_lcd_16207_0\" for hierarchy \"system_0:u0\|system_0_lcd_16207_0:lcd_16207_0\"" {  } { { "system_0/synthesis/system_0.vhd" "lcd_16207_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_led_red system_0:u0\|system_0_led_red:led_red " "Elaborating entity \"system_0_led_red\" for hierarchy \"system_0:u0\|system_0_led_red:led_red\"" {  } { { "system_0/synthesis/system_0.vhd" "led_red" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_led_green system_0:u0\|system_0_led_green:led_green " "Elaborating entity \"system_0_led_green\" for hierarchy \"system_0:u0\|system_0_led_green:led_green\"" {  } { { "system_0/synthesis/system_0.vhd" "led_green" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_button_pio system_0:u0\|system_0_button_pio:button_pio " "Elaborating entity \"system_0_button_pio\" for hierarchy \"system_0:u0\|system_0_button_pio:button_pio\"" {  } { { "system_0/synthesis/system_0.vhd" "button_pio" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_switch_pio system_0:u0\|system_0_switch_pio:switch_pio " "Elaborating entity \"system_0_switch_pio\" for hierarchy \"system_0:u0\|system_0_switch_pio:switch_pio\"" {  } { { "system_0/synthesis/system_0.vhd" "switch_pio" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_SD_DAT system_0:u0\|system_0_SD_DAT:sd_dat " "Elaborating entity \"system_0_SD_DAT\" for hierarchy \"system_0:u0\|system_0_SD_DAT:sd_dat\"" {  } { { "system_0/synthesis/system_0.vhd" "sd_dat" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_SD_CLK system_0:u0\|system_0_SD_CLK:sd_clk " "Elaborating entity \"system_0_SD_CLK\" for hierarchy \"system_0:u0\|system_0_SD_CLK:sd_clk\"" {  } { { "system_0/synthesis/system_0.vhd" "sd_clk" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF system_0:u0\|ISP1362_IF:isp1362 " "Elaborating entity \"ISP1362_IF\" for hierarchy \"system_0:u0\|ISP1362_IF:isp1362\"" {  } { { "system_0/synthesis/system_0.vhd" "isp1362" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0 system_0:u0\|system_0_cpu_0:cpu_0 " "Elaborating entity \"system_0_cpu_0\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_test_bench system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_test_bench:the_system_0_cpu_0_test_bench " "Elaborating entity \"system_0_cpu_0_test_bench\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_test_bench:the_system_0_cpu_0_test_bench\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_test_bench" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 5909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_ic_data_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_data_module:system_0_cpu_0_ic_data " "Elaborating entity \"system_0_cpu_0_ic_data_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_data_module:system_0_cpu_0_ic_data\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_ic_data" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 6934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_data_module:system_0_cpu_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_data_module:system_0_cpu_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111346941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_data_module:system_0_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_data_module:system_0_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_ic_tag_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_tag_module:system_0_cpu_0_ic_tag " "Elaborating entity \"system_0_cpu_0_ic_tag_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_tag_module:system_0_cpu_0_ic_tag\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_ic_tag" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 7000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_tag_module:system_0_cpu_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_tag_module:system_0_cpu_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02h1 " "Found entity 1: altsyncram_02h1" {  } { { "db/altsyncram_02h1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_02h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02h1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_tag_module:system_0_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated " "Elaborating entity \"altsyncram_02h1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_ic_tag_module:system_0_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_02h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_bht_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_bht_module:system_0_cpu_0_bht " "Elaborating entity \"system_0_cpu_0_bht_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_bht_module:system_0_cpu_0_bht\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_bht" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 7204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_bht_module:system_0_cpu_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_bht_module:system_0_cpu_0_bht\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlg1 " "Found entity 1: altsyncram_rlg1" {  } { { "db/altsyncram_rlg1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_rlg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlg1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_bht_module:system_0_cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_rlg1:auto_generated " "Elaborating entity \"altsyncram_rlg1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_bht_module:system_0_cpu_0_bht\|altsyncram:the_altsyncram\|altsyncram_rlg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_register_bank_a_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a " "Elaborating entity \"system_0_cpu_0_register_bank_a_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_register_bank_a" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 7350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3g1 " "Found entity 1: altsyncram_r3g1" {  } { { "db/altsyncram_r3g1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_r3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3g1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_r3g1:auto_generated " "Elaborating entity \"altsyncram_r3g1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_r3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_register_bank_b_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b " "Elaborating entity \"system_0_cpu_0_register_bank_b_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_register_bank_b" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 7371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3g1 " "Found entity 1: altsyncram_s3g1" {  } { { "db/altsyncram_s3g1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_s3g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3g1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s3g1:auto_generated " "Elaborating entity \"altsyncram_s3g1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_dc_tag_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_tag_module:system_0_cpu_0_dc_tag " "Elaborating entity \"system_0_cpu_0_dc_tag_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_tag_module:system_0_cpu_0_dc_tag\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_dc_tag" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 7853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_tag_module:system_0_cpu_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_tag_module:system_0_cpu_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kc32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kc32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kc32 " "Found entity 1: altsyncram_kc32" {  } { { "db/altsyncram_kc32.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_kc32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kc32 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_tag_module:system_0_cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kc32:auto_generated " "Elaborating entity \"altsyncram_kc32\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_tag_module:system_0_cpu_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kc32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_dc_data_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_data_module:system_0_cpu_0_dc_data " "Elaborating entity \"system_0_cpu_0_dc_data_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_data_module:system_0_cpu_0_dc_data\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_dc_data" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 7886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_data_module:system_0_cpu_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_data_module:system_0_cpu_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a422.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a422.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a422 " "Found entity 1: altsyncram_a422" {  } { { "db/altsyncram_a422.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_a422.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111347866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111347866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a422 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_data_module:system_0_cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_a422:auto_generated " "Elaborating entity \"altsyncram_a422\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_dc_data_module:system_0_cpu_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_a422:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_mult_cell system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell " "Elaborating entity \"system_0_cpu_0_mult_cell\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_mult_cell" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 9387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111347916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111348001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111348001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348057 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1720111348066 "|DE2_NET|system_0:u0|system_0_cpu_0:cpu_0|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111348896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111348896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111348948 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1720111348957 "|DE2_NET|system_0:u0|system_0_cpu_0:cpu_0|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci " "Elaborating entity \"system_0_cpu_0_nios2_oci\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 9627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_debug system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_debug:the_system_0_cpu_0_nios2_oci_debug " "Elaborating entity \"system_0_cpu_0_nios2_oci_debug\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_debug:the_system_0_cpu_0_nios2_oci_debug\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_debug" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_ocimem system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem " "Elaborating entity \"system_0_cpu_0_nios2_ocimem\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_ocimem" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_ociram_sp_ram_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram " "Elaborating entity \"system_0_cpu_0_ociram_sp_ram_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_ociram_sp_ram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk71 " "Found entity 1: altsyncram_mk71" {  } { { "db/altsyncram_mk71.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_mk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111350311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111350311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk71 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mk71:auto_generated " "Elaborating entity \"altsyncram_mk71\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_avalon_reg system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_avalon_reg:the_system_0_cpu_0_nios2_avalon_reg " "Elaborating entity \"system_0_cpu_0_nios2_avalon_reg\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_avalon_reg:the_system_0_cpu_0_nios2_avalon_reg\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_avalon_reg" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_break system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_break:the_system_0_cpu_0_nios2_oci_break " "Elaborating entity \"system_0_cpu_0_nios2_oci_break\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_break:the_system_0_cpu_0_nios2_oci_break\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_break" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_xbrk system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_xbrk:the_system_0_cpu_0_nios2_oci_xbrk " "Elaborating entity \"system_0_cpu_0_nios2_oci_xbrk\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_xbrk:the_system_0_cpu_0_nios2_oci_xbrk\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_xbrk" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_dbrk system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dbrk:the_system_0_cpu_0_nios2_oci_dbrk " "Elaborating entity \"system_0_cpu_0_nios2_oci_dbrk\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dbrk:the_system_0_cpu_0_nios2_oci_dbrk\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_dbrk" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_itrace system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_itrace:the_system_0_cpu_0_nios2_oci_itrace " "Elaborating entity \"system_0_cpu_0_nios2_oci_itrace\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_itrace:the_system_0_cpu_0_nios2_oci_itrace\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_itrace" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_dtrace system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace " "Elaborating entity \"system_0_cpu_0_nios2_oci_dtrace\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_dtrace" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_td_mode system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace\|system_0_cpu_0_nios2_oci_td_mode:system_0_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_0_cpu_0_nios2_oci_td_mode\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace\|system_0_cpu_0_nios2_oci_td_mode:system_0_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_fifo system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo " "Elaborating entity \"system_0_cpu_0_nios2_oci_fifo\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_compute_tm_count system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_compute_tm_count:system_0_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"system_0_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_compute_tm_count:system_0_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_fifowp_inc system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifowp_inc:system_0_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"system_0_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifowp_inc:system_0_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_fifocount_inc system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifocount_inc:system_0_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"system_0_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifocount_inc:system_0_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_oci_test_bench system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_oci_test_bench:the_system_0_cpu_0_oci_test_bench " "Elaborating entity \"system_0_cpu_0_oci_test_bench\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_oci_test_bench:the_system_0_cpu_0_oci_test_bench\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_oci_test_bench" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_pib system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_pib:the_system_0_cpu_0_nios2_oci_pib " "Elaborating entity \"system_0_cpu_0_nios2_oci_pib\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_pib:the_system_0_cpu_0_nios2_oci_pib\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_pib" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_im system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_im:the_system_0_cpu_0_nios2_oci_im " "Elaborating entity \"system_0_cpu_0_nios2_oci_im\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_im:the_system_0_cpu_0_nios2_oci_im\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_im" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_wrapper system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_jtag_debug_module_wrapper" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_tck system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_tck:the_system_0_cpu_0_jtag_debug_module_tck " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_tck\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_tck:the_system_0_cpu_0_jtag_debug_module_tck\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "the_system_0_cpu_0_jtag_debug_module_tck" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_sysclk system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_sysclk:the_system_0_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_sysclk:the_system_0_cpu_0_jtag_debug_module_sysclk\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "the_system_0_cpu_0_jtag_debug_module_sysclk" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "system_0_cpu_0_jtag_debug_module_phy" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_bridge_0 system_0:u0\|system_0_tri_state_bridge_0_bridge_0:tri_state_bridge_0_bridge_0 " "Elaborating entity \"system_0_tri_state_bridge_0_bridge_0\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_bridge_0:tri_state_bridge_0_bridge_0\"" {  } { { "system_0/synthesis/system_0.vhd" "tri_state_bridge_0_bridge_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_pinSharer_0 system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0 " "Elaborating entity \"system_0_tri_state_bridge_0_pinSharer_0\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\"" {  } { { "system_0/synthesis/system_0.vhd" "tri_state_bridge_0_pinsharer_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_pinSharer_0_pin_sharer system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_pin_sharer:pin_sharer " "Elaborating entity \"system_0_tri_state_bridge_0_pinSharer_0_pin_sharer\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_pin_sharer:pin_sharer\"" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "pin_sharer" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111350579 "|DE2_NET|system_0:u0|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0|system_0_tri_state_bridge_0_pinSharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_pinSharer_0_arbiter system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter " "Elaborating entity \"system_0_tri_state_bridge_0_pinSharer_0_arbiter\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\"" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "arbiter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" "arb" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cfi_flash_0 system_0:u0\|system_0_cfi_flash_0:cfi_flash_0 " "Elaborating entity \"system_0_cfi_flash_0\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\"" {  } { { "system_0/synthesis/system_0.vhd" "cfi_flash_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_translator:tdt\"" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "tdt" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(128) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111350616 "|DE2_NET|system_0:u0|system_0_cfi_flash_0:cfi_flash_0|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_merlin_slave_translator:slave_translator\"" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_aggregator:tda\"" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "tda" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sysid_qsys_0 system_0:u0\|system_0_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"system_0_sysid_qsys_0\" for hierarchy \"system_0:u0\|system_0_sysid_qsys_0:sysid_qsys_0\"" {  } { { "system_0/synthesis/system_0.vhd" "sysid_qsys_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_FIFO system_0:u0\|AUDIO_DAC_FIFO:audio_0 " "Elaborating entity \"AUDIO_DAC_FIFO\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\"" {  } { { "system_0/synthesis/system_0.vhd" "audio_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(67) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(67): truncated value with size 32 to match size of target (4)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111350645 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_FIFO.v(90) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(90): truncated value with size 32 to match size of target (9)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111350645 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_FIFO.v(98) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(98): truncated value with size 32 to match size of target (8)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111350645 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(147) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(147): truncated value with size 32 to match size of target (4)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111350645 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[15..1\] AUDIO_DAC_FIFO.v(22) " "Output port \"oDATA\[15..1\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1720111350645 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16_256 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0 " "Elaborating entity \"FIFO_16_256\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\"" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "u0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "dcfifo_component" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Instantiated megafunction \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350804 ""}  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111350804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hlj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hlj1 " "Found entity 1: dcfifo_hlj1" {  } { { "db/dcfifo_hlj1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111350921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111350921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hlj1 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated " "Elaborating entity \"dcfifo_hlj1\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111350928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_graycounter_g86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Elaborating entity \"a_graycounter_g86\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "rdptr_g1p" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7fc " "Found entity 1: a_graycounter_7fc" {  } { { "db/a_graycounter_7fc.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_graycounter_7fc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7fc system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p " "Elaborating entity \"a_graycounter_7fc\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_g1p" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6fc " "Found entity 1: a_graycounter_6fc" {  } { { "db/a_graycounter_6fc.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_graycounter_6fc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6fc system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp " "Elaborating entity \"a_graycounter_6fc\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_gp" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk81 " "Found entity 1: altsyncram_vk81" {  } { { "db/altsyncram_vk81.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_vk81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk81 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram " "Elaborating entity \"altsyncram_vk81\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\"" {  } { { "db/dcfifo_hlj1.tdf" "fifo_ram" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram14 " "Elaborating entity \"altsyncram_brg1\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram14\"" {  } { { "db/altsyncram_vk81.tdf" "altsyncram14" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_vk81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_hlj1.tdf" "rdaclr" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jcb " "Found entity 1: alt_synch_pipe_jcb" {  } { { "db/alt_synch_pipe_jcb.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/alt_synch_pipe_jcb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jcb system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_jcb\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\"" {  } { { "db/dcfifo_hlj1.tdf" "rs_dgwp" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe17 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jcb.tdf" "dffpipe17" { Text "C:/projeto_final_logica/A1/DE2_NET/db/alt_synch_pipe_jcb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_hlj1.tdf" "ws_dgrp" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe20 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe20\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe20" { Text "C:/projeto_final_logica/A1/DE2_NET/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t16 " "Found entity 1: cmpr_t16" {  } { { "db/cmpr_t16.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/cmpr_t16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t16 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp " "Elaborating entity \"cmpr_t16\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\"" {  } { { "db/dcfifo_hlj1.tdf" "rdempty_eq_comp" { Text "C:/projeto_final_logica/A1/DE2_NET/db/dcfifo_hlj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_NIOS_CTRL system_0:u0\|VGA_NIOS_CTRL:vga_0 " "Elaborating entity \"VGA_NIOS_CTRL\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\"" {  } { { "system_0/synthesis/system_0.vhd" "vga_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 VGA_NIOS_CTRL.v(83) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(84) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(85) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(86) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(87) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(88) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(89) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351676 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(90) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351677 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(91) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351677 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(92) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351677 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(93) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351677 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(94) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351677 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_Controller:u0 " "Elaborating entity \"VGA_Controller\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_Controller:u0\"" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "u0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351690 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351690 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351690 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351690 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351691 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351691 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351691 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111351691 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\"" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "u1" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\"" {  } { { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "u0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "altsyncram_component" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351728 ""}  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111351728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7o1 " "Found entity 1: altsyncram_q7o1" {  } { { "db/altsyncram_q7o1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_q7o1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111351831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111351831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7o1 system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated " "Elaborating entity \"altsyncram_q7o1\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111351836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p132.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p132 " "Found entity 1: altsyncram_p132" {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_p132.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111352005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111352005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p132 system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1 " "Elaborating entity \"altsyncram_p132\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\"" {  } { { "db/altsyncram_q7o1.tdf" "altsyncram1" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_q7o1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352018 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_p132.tdf" 39 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } } { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 74 0 0 } } { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 161 0 0 } } { "system_0/synthesis/system_0.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5595 0 0 } } { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 458 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1720111352047 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1qa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1qa " "Found entity 1: decode_1qa" {  } { { "db/decode_1qa.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/decode_1qa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111352165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111352165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3 " "Elaborating entity \"decode_1qa\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3\"" {  } { { "db/altsyncram_p132.tdf" "decode3" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_p132.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a " "Elaborating entity \"decode_1qa\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a\"" {  } { { "db/altsyncram_p132.tdf" "decode_a" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_p132.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/mux_hkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111352375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111352375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5 " "Elaborating entity \"mux_hkb\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\"" {  } { { "db/altsyncram_p132.tdf" "mux5" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_p132.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111352510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111352510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6 " "Elaborating entity \"mux_akb\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6\"" {  } { { "db/altsyncram_p132.tdf" "mux6" { Text "C:/projeto_final_logica/A1/DE2_NET/db/altsyncram_p132.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_IF system_0:u0\|DM9000A_IF:dm9000a " "Elaborating entity \"DM9000A_IF\" for hierarchy \"system_0:u0\|DM9000A_IF:dm9000a\"" {  } { { "system_0/synthesis/system_0.vhd" "dm9000a" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 system_0:u0\|SEG7_LUT_8:seg7_display " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"system_0:u0\|SEG7_LUT_8:seg7_display\"" {  } { { "system_0/synthesis/system_0.vhd" "seg7_display" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT system_0:u0\|SEG7_LUT_8:seg7_display\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"system_0:u0\|SEG7_LUT_8:seg7_display\|SEG7_LUT:u0\"" {  } { { "system_0/synthesis/submodules/SEG7_LUT_8.v" "u0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K system_0:u0\|SRAM_16Bit_512K:sram_0 " "Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"system_0:u0\|SRAM_16Bit_512K:sram_0\"" {  } { { "system_0/synthesis/system_0.vhd" "sram_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_avalon system_0:u0\|top_avalon:lab7_final_0 " "Elaborating entity \"top_avalon\" for hierarchy \"system_0:u0\|top_avalon:lab7_final_0\"" {  } { { "system_0/synthesis/system_0.vhd" "lab7_final_0" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352776 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gpio_en top_avalon.vhd(11) " "VHDL Signal Declaration warning at top_avalon.vhd(11): used implicit default value for signal \"gpio_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rot_clockwise top_avalon.vhd(67) " "Verilog HDL or VHDL warning at top_avalon.vhd(67): object \"rot_clockwise\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cron_load top_avalon.vhd(69) " "VHDL Signal Declaration warning at top_avalon.vhd(69): used implicit default value for signal \"cron_load\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cron_current_time top_avalon.vhd(70) " "Verilog HDL or VHDL warning at top_avalon.vhd(70): object \"cron_current_time\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rot_c_time top_avalon.vhd(74) " "VHDL Signal Declaration warning at top_avalon.vhd(74): used implicit default value for signal \"rot_c_time\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cron_load_2 top_avalon.vhd(75) " "VHDL Signal Declaration warning at top_avalon.vhd(75): used implicit default value for signal \"cron_load_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cron_current_time_2 top_avalon.vhd(76) " "Verilog HDL or VHDL warning at top_avalon.vhd(76): object \"cron_current_time_2\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111352778 "|DE2_NET|system_0:u0|top_avalon:lab7_final_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_7 system_0:u0\|top_avalon:lab7_final_0\|cont_7:cron1 " "Elaborating entity \"cont_7\" for hierarchy \"system_0:u0\|top_avalon:lab7_final_0\|cont_7:cron1\"" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "cron1" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 system_0:u0\|top_avalon:lab7_final_0\|reg32:r1 " "Elaborating entity \"reg32\" for hierarchy \"system_0:u0\|top_avalon:lab7_final_0\|reg32:r1\"" {  } { { "system_0/synthesis/submodules/top_avalon.vhd" "r1" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/top_avalon.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_led system_0:u0\|system_0_led:led " "Elaborating entity \"system_0_led\" for hierarchy \"system_0:u0\|system_0_led:led\"" {  } { { "system_0/synthesis/system_0.vhd" "led" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_instruction_master_translator system_0:u0\|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"system_0_cpu_0_instruction_master_translator\" for hierarchy \"system_0:u0\|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_instruction_master_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352813 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response system_0_cpu_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_cpu_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352814 "|DE2_NET|system_0:u0|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid system_0_cpu_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at system_0_cpu_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352814 "|DE2_NET|system_0:u0|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken system_0_cpu_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at system_0_cpu_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352814 "|DE2_NET|system_0:u0|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest system_0_cpu_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_cpu_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352814 "|DE2_NET|system_0:u0|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_0:u0\|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_0:u0\|system_0_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" "cpu_0_instruction_master_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_data_master_translator system_0:u0\|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator " "Elaborating entity \"system_0_cpu_0_data_master_translator\" for hierarchy \"system_0:u0\|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_data_master_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352830 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid system_0_cpu_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_cpu_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352832 "|DE2_NET|system_0:u0|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response system_0_cpu_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_cpu_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352832 "|DE2_NET|system_0:u0|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid system_0_cpu_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at system_0_cpu_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352832 "|DE2_NET|system_0:u0|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken system_0_cpu_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at system_0_cpu_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352832 "|DE2_NET|system_0:u0|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest system_0_cpu_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_cpu_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352832 "|DE2_NET|system_0:u0|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_0:u0\|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_0:u0\|system_0_cpu_0_data_master_translator:cpu_0_data_master_translator\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" "cpu_0_data_master_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_translator system_0:u0\|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_translator\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_jtag_debug_module_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352845 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_cpu_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352848 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_cpu_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352848 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_cpu_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352848 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_cpu_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352848 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_cpu_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352848 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_cpu_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352848 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_cpu_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352849 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_cpu_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352849 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_cpu_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352849 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_cpu_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352849 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_cpu_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352849 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" "cpu_0_jtag_debug_module_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_s1_translator system_0:u0\|system_0_sdram_0_s1_translator:sdram_0_s1_translator " "Elaborating entity \"system_0_sdram_0_s1_translator\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator:sdram_0_s1_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "sdram_0_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352863 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_sdram_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352865 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_sdram_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352866 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_sdram_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352866 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_sdram_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352866 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_sdram_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352867 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_sdram_0_s1_translator.vhd(65) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352867 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_sdram_0_s1_translator.vhd(66) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352868 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_sdram_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352868 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_sdram_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352868 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_sdram_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352868 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_sdram_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352869 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator:sdram_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_sdram_0_s1_translator:sdram_0_s1_translator\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator:sdram_0_s1_translator\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator.vhd" "sdram_0_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_epcs_controller_epcs_control_port_translator system_0:u0\|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator " "Elaborating entity \"system_0_epcs_controller_epcs_control_port_translator\" for hierarchy \"system_0:u0\|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "epcs_controller_epcs_control_port_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352885 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_epcs_controller_epcs_control_port_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352889 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_epcs_controller_epcs_control_port_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352889 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_epcs_controller_epcs_control_port_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352889 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_epcs_controller_epcs_control_port_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_epcs_controller_epcs_control_port_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_epcs_controller_epcs_control_port_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_epcs_controller_epcs_control_port_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_epcs_controller_epcs_control_port_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_epcs_controller_epcs_control_port_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_epcs_controller_epcs_control_port_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_epcs_controller_epcs_control_port_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352890 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_epcs_controller_epcs_control_port_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_epcs_controller_epcs_control_port_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352891 "|DE2_NET|system_0:u0|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator\|altera_merlin_slave_translator:epcs_controller_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_epcs_controller_epcs_control_port_translator:epcs_controller_epcs_control_port_translator\|altera_merlin_slave_translator:epcs_controller_epcs_control_port_translator\"" {  } { { "system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" "epcs_controller_epcs_control_port_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_epcs_controller_epcs_control_port_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cfi_flash_0_uas_translator system_0:u0\|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator " "Elaborating entity \"system_0_cfi_flash_0_uas_translator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "cfi_flash_0_uas_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352909 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_cfi_flash_0_uas_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(62): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352911 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_cfi_flash_0_uas_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(63): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352911 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_cfi_flash_0_uas_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(64): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352911 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_cfi_flash_0_uas_translator.vhd(65) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(65): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352912 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_cfi_flash_0_uas_translator.vhd(66) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352912 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_cfi_flash_0_uas_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352912 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_cfi_flash_0_uas_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352912 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_cfi_flash_0_uas_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352912 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_cfi_flash_0_uas_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352912 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator\|altera_merlin_slave_translator:cfi_flash_0_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator:cfi_flash_0_uas_translator\|altera_merlin_slave_translator:cfi_flash_0_uas_translator\"" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" "cfi_flash_0_uas_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sysid_qsys_0_control_slave_translator system_0:u0\|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"system_0_sysid_qsys_0_control_slave_translator\" for hierarchy \"system_0:u0\|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "sysid_qsys_0_control_slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_sysid_qsys_0_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352937 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_sysid_qsys_0_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352937 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_sysid_qsys_0_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352937 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_sysid_qsys_0_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352937 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_sysid_qsys_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_sysid_qsys_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_sysid_qsys_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_sysid_qsys_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_sysid_qsys_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read system_0_sysid_qsys_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write system_0_sysid_qsys_0_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_sysid_qsys_0_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352938 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata system_0_sysid_qsys_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352939 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_sysid_qsys_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352939 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_sysid_qsys_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352939 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_sysid_qsys_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_sysid_qsys_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352939 "|DE2_NET|system_0:u0|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_sysid_qsys_0_control_slave_translator:sysid_qsys_0_control_slave_translator\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" "sysid_qsys_0_control_slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sysid_qsys_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0_avalon_jtag_slave_translator system_0:u0\|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"system_0_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352955 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352958 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352958 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352958 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352958 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352958 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352959 "|DE2_NET|system_0:u0|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_s1_translator system_0:u0\|system_0_uart_0_s1_translator:uart_0_s1_translator " "Elaborating entity \"system_0_uart_0_s1_translator\" for hierarchy \"system_0:u0\|system_0_uart_0_s1_translator:uart_0_s1_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "uart_0_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352979 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_uart_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352982 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_uart_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352982 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_uart_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352982 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_uart_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352982 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_uart_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352982 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_uart_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352983 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_uart_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352983 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_uart_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352983 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_uart_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352983 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_uart_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352983 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_uart_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_uart_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111352983 "|DE2_NET|system_0:u0|system_0_uart_0_s1_translator:uart_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_uart_0_s1_translator:uart_0_s1_translator\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_uart_0_s1_translator:uart_0_s1_translator\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "system_0/synthesis/system_0_uart_0_s1_translator.vhd" "uart_0_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_uart_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111352990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_timer_0_s1_translator system_0:u0\|system_0_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"system_0_timer_0_s1_translator\" for hierarchy \"system_0:u0\|system_0_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "timer_0_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353001 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353003 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353004 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read system_0_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353004 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353004 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353004 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353004 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353004 "|DE2_NET|system_0:u0|system_0_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "system_0/synthesis/system_0_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_lcd_16207_0_control_slave_translator system_0:u0\|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"system_0_lcd_16207_0_control_slave_translator\" for hierarchy \"system_0:u0\|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "lcd_16207_0_control_slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353033 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_lcd_16207_0_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_lcd_16207_0_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_lcd_16207_0_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_lcd_16207_0_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(60): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_lcd_16207_0_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_lcd_16207_0_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_lcd_16207_0_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_lcd_16207_0_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_lcd_16207_0_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_lcd_16207_0_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_lcd_16207_0_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_lcd_16207_0_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_lcd_16207_0_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353038 "|DE2_NET|system_0:u0|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_lcd_16207_0_control_slave_translator:lcd_16207_0_control_slave_translator\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" "lcd_16207_0_control_slave_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lcd_16207_0_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_led_red_s1_translator system_0:u0\|system_0_led_red_s1_translator:led_red_s1_translator " "Elaborating entity \"system_0_led_red_s1_translator\" for hierarchy \"system_0:u0\|system_0_led_red_s1_translator:led_red_s1_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "led_red_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353051 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_led_red_s1_translator.vhd(56) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353055 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_led_red_s1_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353055 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_led_red_s1_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353055 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_led_red_s1_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353055 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_led_red_s1_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_led_red_s1_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_led_red_s1_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_led_red_s1_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read system_0_led_red_s1_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_led_red_s1_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_led_red_s1_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_led_red_s1_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_led_red_s1_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_led_red_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353056 "|DE2_NET|system_0:u0|system_0_led_red_s1_translator:led_red_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_led_red_s1_translator:led_red_s1_translator\|altera_merlin_slave_translator:led_red_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_led_red_s1_translator:led_red_s1_translator\|altera_merlin_slave_translator:led_red_s1_translator\"" {  } { { "system_0/synthesis/system_0_led_red_s1_translator.vhd" "led_red_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_led_red_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_switch_pio_s1_translator system_0:u0\|system_0_switch_pio_s1_translator:switch_pio_s1_translator " "Elaborating entity \"system_0_switch_pio_s1_translator\" for hierarchy \"system_0:u0\|system_0_switch_pio_s1_translator:switch_pio_s1_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "switch_pio_s1_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353098 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_switch_pio_s1_translator.vhd(53) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_switch_pio_s1_translator.vhd(54) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_switch_pio_s1_translator.vhd(55) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_switch_pio_s1_translator.vhd(56) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_switch_pio_s1_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_switch_pio_s1_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_switch_pio_s1_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_switch_pio_s1_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353101 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_switch_pio_s1_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read system_0_switch_pio_s1_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write system_0_switch_pio_s1_translator.vhd(66) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_switch_pio_s1_translator.vhd(67) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata system_0_switch_pio_s1_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_switch_pio_s1_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_switch_pio_s1_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_switch_pio_s1_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_switch_pio_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_switch_pio_s1_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_switch_pio_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353102 "|DE2_NET|system_0:u0|system_0_switch_pio_s1_translator:switch_pio_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_isp1362_hc_translator system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator " "Elaborating entity \"system_0_isp1362_hc_translator\" for hierarchy \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "isp1362_hc_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 6985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353150 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_isp1362_hc_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_isp1362_hc_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_isp1362_hc_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_isp1362_hc_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_isp1362_hc_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_isp1362_hc_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_isp1362_hc_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_isp1362_hc_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_isp1362_hc_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353154 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_isp1362_hc_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353155 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_isp1362_hc_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353155 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_isp1362_hc_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353155 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_hc_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\"" {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "isp1362_hc_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_isp1362_hc_translator system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator " "Elaborating entity \"system_0_isp1362_hc_translator\" for hierarchy \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "isp1362_dc_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353171 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_isp1362_hc_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353174 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_isp1362_hc_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353174 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_isp1362_hc_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353174 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_isp1362_hc_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353174 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_isp1362_hc_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353174 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_isp1362_hc_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353174 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_isp1362_hc_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353175 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_isp1362_hc_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353175 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_isp1362_hc_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353175 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_isp1362_hc_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353175 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_isp1362_hc_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353175 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_isp1362_hc_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353175 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:isp1362_dc_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\"" {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "isp1362_hc_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_audio_0_avalon_slave_0_translator system_0:u0\|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator " "Elaborating entity \"system_0_audio_0_avalon_slave_0_translator\" for hierarchy \"system_0:u0\|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "audio_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353190 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address system_0_audio_0_avalon_slave_0_translator.vhd(54) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(54): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353192 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_audio_0_avalon_slave_0_translator.vhd(55) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(55): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_audio_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_audio_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_audio_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_audio_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_audio_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_audio_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_audio_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_audio_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read system_0_audio_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_audio_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_audio_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_audio_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_audio_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_audio_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353193 "|DE2_NET|system_0:u0|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator\|altera_merlin_slave_translator:audio_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_audio_0_avalon_slave_0_translator:audio_0_avalon_slave_0_translator\|altera_merlin_slave_translator:audio_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" "audio_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_audio_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_vga_0_avalon_slave_0_translator system_0:u0\|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator " "Elaborating entity \"system_0_vga_0_avalon_slave_0_translator\" for hierarchy \"system_0:u0\|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "vga_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353209 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_vga_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_vga_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_vga_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_vga_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_vga_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_vga_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_vga_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_vga_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_vga_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_vga_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_vga_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353211 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_vga_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_vga_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353213 "|DE2_NET|system_0:u0|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator\|altera_merlin_slave_translator:vga_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_vga_0_avalon_slave_0_translator:vga_0_avalon_slave_0_translator\|altera_merlin_slave_translator:vga_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" "vga_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_vga_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_isp1362_hc_translator system_0:u0\|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator " "Elaborating entity \"system_0_isp1362_hc_translator\" for hierarchy \"system_0:u0\|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "dm9000a_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353233 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_isp1362_hc_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353235 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_isp1362_hc_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353236 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_isp1362_hc_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353236 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_isp1362_hc_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353236 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_isp1362_hc_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353236 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_isp1362_hc_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353236 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_isp1362_hc_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353236 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_isp1362_hc_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353237 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_isp1362_hc_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353237 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_isp1362_hc_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353237 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_isp1362_hc_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353237 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_isp1362_hc_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_isp1362_hc_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353237 "|DE2_NET|system_0:u0|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator\|altera_merlin_slave_translator:isp1362_hc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_isp1362_hc_translator:dm9000a_avalon_slave_0_translator\|altera_merlin_slave_translator:isp1362_hc_translator\"" {  } { { "system_0/synthesis/system_0_isp1362_hc_translator.vhd" "isp1362_hc_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_isp1362_hc_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_seg7_display_avalon_slave_0_translator system_0:u0\|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator " "Elaborating entity \"system_0_seg7_display_avalon_slave_0_translator\" for hierarchy \"system_0:u0\|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "seg7_display_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353254 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_address system_0_seg7_display_avalon_slave_0_translator.vhd(53) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(53): used implicit default value for signal \"av_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353257 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_seg7_display_avalon_slave_0_translator.vhd(54) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(54): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353257 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_seg7_display_avalon_slave_0_translator.vhd(55) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(55): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353257 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_seg7_display_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353257 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_seg7_display_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect system_0_seg7_display_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_seg7_display_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_seg7_display_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_seg7_display_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_seg7_display_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read system_0_seg7_display_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_seg7_display_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353258 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_seg7_display_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353259 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_seg7_display_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353259 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_seg7_display_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_seg7_display_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353259 "|DE2_NET|system_0:u0|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator\|altera_merlin_slave_translator:seg7_display_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_seg7_display_avalon_slave_0_translator:seg7_display_avalon_slave_0_translator\|altera_merlin_slave_translator:seg7_display_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" "seg7_display_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_seg7_display_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sram_0_avalon_slave_0_translator system_0:u0\|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator " "Elaborating entity \"system_0_sram_0_avalon_slave_0_translator\" for hierarchy \"system_0:u0\|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "sram_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353275 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_sram_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353277 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_sram_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353277 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_sram_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_sram_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_sram_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_sram_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_sram_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_sram_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_sram_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_sram_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_sram_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_sram_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353278 "|DE2_NET|system_0:u0|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator\|altera_merlin_slave_translator:sram_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_sram_0_avalon_slave_0_translator:sram_0_avalon_slave_0_translator\|altera_merlin_slave_translator:sram_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" "sram_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sram_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_lab7_final_0_avalon_slave_0_translator system_0:u0\|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator " "Elaborating entity \"system_0_lab7_final_0_avalon_slave_0_translator\" for hierarchy \"system_0:u0\|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.vhd" "lab7_final_0_avalon_slave_0_translator" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353293 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer system_0_lab7_final_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353295 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer system_0_lab7_final_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353295 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount system_0_lab7_final_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable system_0_lab7_final_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken system_0_lab7_final_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess system_0_lab7_final_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock system_0_lab7_final_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable system_0_lab7_final_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable system_0_lab7_final_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest system_0_lab7_final_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response system_0_lab7_final_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid system_0_lab7_final_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at system_0_lab7_final_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_lab7_final_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353297 "|DE2_NET|system_0:u0|system_0_lab7_final_0_avalon_slave_0_translator:lab7_final_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_0:u0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_0:u0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_0:u0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_0:u0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353335 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353342 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353368 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353370 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353370 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353370 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353370 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353370 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353370 "|DE2_NET|system_0:u0|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353388 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353392 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 7970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353414 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353416 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353416 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353416 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353416 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353416 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353416 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system_0/synthesis/system_0.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 8013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353437 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353439 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353439 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353439 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353440 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353440 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353440 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353440 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353440 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0.vhd" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 8182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353494 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353498 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.vhd" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 8265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353525 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353527 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353528 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353528 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353528 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353528 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353528 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system_0/synthesis/system_0.vhd" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 8308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111353551 "|DE2_NET|system_0:u0|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111353559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.vhd" "sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 10828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354196 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354198 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354198 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354198 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354198 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354199 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354199 "|DE2_NET|system_0:u0|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router system_0:u0\|system_0_addr_router:addr_router " "Elaborating entity \"system_0_addr_router\" for hierarchy \"system_0:u0\|system_0_addr_router:addr_router\"" {  } { { "system_0/synthesis/system_0.vhd" "addr_router" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router_default_decode system_0:u0\|system_0_addr_router:addr_router\|system_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"system_0_addr_router_default_decode\" for hierarchy \"system_0:u0\|system_0_addr_router:addr_router\|system_0_addr_router_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router_001 system_0:u0\|system_0_addr_router_001:addr_router_001 " "Elaborating entity \"system_0_addr_router_001\" for hierarchy \"system_0:u0\|system_0_addr_router_001:addr_router_001\"" {  } { { "system_0/synthesis/system_0.vhd" "addr_router_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router_001_default_decode system_0:u0\|system_0_addr_router_001:addr_router_001\|system_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"system_0_addr_router_001_default_decode\" for hierarchy \"system_0:u0\|system_0_addr_router_001:addr_router_001\|system_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router system_0:u0\|system_0_id_router:id_router " "Elaborating entity \"system_0_id_router\" for hierarchy \"system_0:u0\|system_0_id_router:id_router\"" {  } { { "system_0/synthesis/system_0.vhd" "id_router" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_default_decode system_0:u0\|system_0_id_router:id_router\|system_0_id_router_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router:id_router\|system_0_id_router_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_001 system_0:u0\|system_0_id_router_001:id_router_001 " "Elaborating entity \"system_0_id_router_001\" for hierarchy \"system_0:u0\|system_0_id_router_001:id_router_001\"" {  } { { "system_0/synthesis/system_0.vhd" "id_router_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_001_default_decode system_0:u0\|system_0_id_router_001:id_router_001\|system_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_001_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_001:id_router_001\|system_0_id_router_001_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_003 system_0:u0\|system_0_id_router_003:id_router_003 " "Elaborating entity \"system_0_id_router_003\" for hierarchy \"system_0:u0\|system_0_id_router_003:id_router_003\"" {  } { { "system_0/synthesis/system_0.vhd" "id_router_003" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_003_default_decode system_0:u0\|system_0_id_router_003:id_router_003\|system_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_003_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_003:id_router_003\|system_0_id_router_003_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_005 system_0:u0\|system_0_id_router_005:id_router_005 " "Elaborating entity \"system_0_id_router_005\" for hierarchy \"system_0:u0\|system_0_id_router_005:id_router_005\"" {  } { { "system_0/synthesis/system_0.vhd" "id_router_005" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_005_default_decode system_0:u0\|system_0_id_router_005:id_router_005\|system_0_id_router_005_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_005_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_005:id_router_005\|system_0_id_router_005_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_005.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_023 system_0:u0\|system_0_id_router_023:id_router_023 " "Elaborating entity \"system_0_id_router_023\" for hierarchy \"system_0:u0\|system_0_id_router_023:id_router_023\"" {  } { { "system_0/synthesis/system_0.vhd" "id_router_023" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_023_default_decode system_0:u0\|system_0_id_router_023:id_router_023\|system_0_id_router_023_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_023_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_023:id_router_023\|system_0_id_router_023_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_023.sv" "the_default_decode" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_id_router_023.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_0:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_0:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "system_0/synthesis/system_0.vhd" "limiter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_burst_adapter system_0:u0\|system_0_burst_adapter:burst_adapter " "Elaborating entity \"system_0_burst_adapter\" for hierarchy \"system_0:u0\|system_0_burst_adapter:burst_adapter\"" {  } { { "system_0/synthesis/system_0.vhd" "burst_adapter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_0:u0\|system_0_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_0:u0\|system_0_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "system_0/synthesis/system_0_burst_adapter.vhd" "burst_adapter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system_0:u0\|system_0_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system_0:u0\|system_0_burst_adapter:burst_adapter\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_burst_adapter_001 system_0:u0\|system_0_burst_adapter_001:burst_adapter_001 " "Elaborating entity \"system_0_burst_adapter_001\" for hierarchy \"system_0:u0\|system_0_burst_adapter_001:burst_adapter_001\"" {  } { { "system_0/synthesis/system_0.vhd" "burst_adapter_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_0:u0\|system_0_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_0:u0\|system_0_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "system_0/synthesis/system_0_burst_adapter_001.vhd" "burst_adapter_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter_001.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system_0:u0\|system_0_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system_0:u0\|system_0_burst_adapter_001:burst_adapter_001\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_burst_adapter system_0:u0\|system_0_burst_adapter:burst_adapter_002 " "Elaborating entity \"system_0_burst_adapter\" for hierarchy \"system_0:u0\|system_0_burst_adapter:burst_adapter_002\"" {  } { { "system_0/synthesis/system_0.vhd" "burst_adapter_002" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_0:u0\|system_0_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_0:u0\|system_0_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "system_0/synthesis/system_0_burst_adapter.vhd" "burst_adapter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_burst_adapter.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rst_controller system_0:u0\|system_0_rst_controller:rst_controller " "Elaborating entity \"system_0_rst_controller\" for hierarchy \"system_0:u0\|system_0_rst_controller:rst_controller\"" {  } { { "system_0/synthesis/system_0.vhd" "rst_controller" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354610 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req system_0_rst_controller.vhd(35) " "VHDL Signal Declaration warning at system_0_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_rst_controller.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354611 "|DE2_NET|system_0:u0|system_0_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_0:u0\|system_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_0:u0\|system_0_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "system_0/synthesis/system_0_rst_controller.vhd" "rst_controller" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rst_controller system_0:u0\|system_0_rst_controller:rst_controller_001 " "Elaborating entity \"system_0_rst_controller\" for hierarchy \"system_0:u0\|system_0_rst_controller:rst_controller_001\"" {  } { { "system_0/synthesis/system_0.vhd" "rst_controller_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354625 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req system_0_rst_controller.vhd(35) " "VHDL Signal Declaration warning at system_0_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_rst_controller.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354626 "|DE2_NET|system_0:u0|system_0_rst_controller:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_0:u0\|system_0_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_0:u0\|system_0_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\"" {  } { { "system_0/synthesis/system_0_rst_controller.vhd" "rst_controller" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_0:u0\|system_0_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_0:u0\|system_0_rst_controller:rst_controller_001\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system_0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rst_controller_002 system_0:u0\|system_0_rst_controller_002:rst_controller_002 " "Elaborating entity \"system_0_rst_controller_002\" for hierarchy \"system_0:u0\|system_0_rst_controller_002:rst_controller_002\"" {  } { { "system_0/synthesis/system_0.vhd" "rst_controller_002" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354649 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req system_0_rst_controller_002.vhd(35) " "VHDL Signal Declaration warning at system_0_rst_controller_002.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "system_0/synthesis/system_0_rst_controller_002.vhd" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller_002.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1720111354650 "|DE2_NET|system_0:u0|system_0_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_0:u0\|system_0_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_0:u0\|system_0_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "system_0/synthesis/system_0_rst_controller_002.vhd" "rst_controller_002" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_rst_controller_002.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cmd_xbar_demux system_0:u0\|system_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"system_0_cmd_xbar_demux\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "system_0/synthesis/system_0.vhd" "cmd_xbar_demux" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cmd_xbar_demux_001 system_0:u0\|system_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"system_0_cmd_xbar_demux_001\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "system_0/synthesis/system_0.vhd" "cmd_xbar_demux_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 11954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cmd_xbar_mux system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"system_0_cmd_xbar_mux\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "system_0/synthesis/system_0.vhd" "cmd_xbar_mux" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 12122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" "arb" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_demux system_0:u0\|system_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"system_0_rsp_xbar_demux\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "system_0/synthesis/system_0.vhd" "rsp_xbar_demux" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 12242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_demux_005 system_0:u0\|system_0_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"system_0_rsp_xbar_demux_005\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "system_0/synthesis/system_0.vhd" "rsp_xbar_demux_005" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 12362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_mux system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"system_0_rsp_xbar_mux\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "system_0/synthesis/system_0.vhd" "rsp_xbar_mux" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 12740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" "arb" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_mux_001 system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"system_0_rsp_xbar_mux_001\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "system_0/synthesis/system_0.vhd" "rsp_xbar_mux_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 12782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_width_adapter system_0:u0\|system_0_width_adapter:width_adapter " "Elaborating entity \"system_0_width_adapter\" for hierarchy \"system_0:u0\|system_0_width_adapter:width_adapter\"" {  } { { "system_0/synthesis/system_0.vhd" "width_adapter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 12950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|system_0_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|system_0_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "system_0/synthesis/system_0_width_adapter.vhd" "width_adapter" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_width_adapter_001 system_0:u0\|system_0_width_adapter_001:width_adapter_001 " "Elaborating entity \"system_0_width_adapter_001\" for hierarchy \"system_0:u0\|system_0_width_adapter_001:width_adapter_001\"" {  } { { "system_0/synthesis/system_0.vhd" "width_adapter_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 13010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|system_0_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|system_0_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "system_0/synthesis/system_0_width_adapter_001.vhd" "width_adapter_001" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354952 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1720111354957 "|DE2_NET|system_0:u0|system_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111354958 "|DE2_NET|system_0:u0|system_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111354958 "|DE2_NET|system_0:u0|system_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720111354958 "|DE2_NET|system_0:u0|system_0_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_width_adapter_002 system_0:u0\|system_0_width_adapter_002:width_adapter_002 " "Elaborating entity \"system_0_width_adapter_002\" for hierarchy \"system_0:u0\|system_0_width_adapter_002:width_adapter_002\"" {  } { { "system_0/synthesis/system_0.vhd" "width_adapter_002" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 13070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|system_0_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|system_0_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "system_0/synthesis/system_0_width_adapter_002.vhd" "width_adapter_002" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_width_adapter_003 system_0:u0\|system_0_width_adapter_003:width_adapter_003 " "Elaborating entity \"system_0_width_adapter_003\" for hierarchy \"system_0:u0\|system_0_width_adapter_003:width_adapter_003\"" {  } { { "system_0/synthesis/system_0.vhd" "width_adapter_003" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 13130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111354992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|system_0_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|system_0_width_adapter_003:width_adapter_003\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "system_0/synthesis/system_0_width_adapter_003.vhd" "width_adapter_003" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_width_adapter_003.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111355005 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1720111355010 "|DE2_NET|system_0:u0|system_0_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111355011 "|DE2_NET|system_0:u0|system_0_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1720111355011 "|DE2_NET|system_0:u0|system_0_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1720111355011 "|DE2_NET|system_0:u0|system_0_width_adapter_003:width_adapter_003|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_irq_mapper system_0:u0\|system_0_irq_mapper:irq_mapper " "Elaborating entity \"system_0_irq_mapper\" for hierarchy \"system_0:u0\|system_0_irq_mapper:irq_mapper\"" {  } { { "system_0/synthesis/system_0.vhd" "irq_mapper" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0.vhd" 13310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111355056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "de2_net.v" "u1" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111355063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111355065 "|DE2_NET|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111355065 "|DE2_NET|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111355071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111355073 "|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111355073 "|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1720111355073 "|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358611 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358612 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358612 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358612 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358628 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358628 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358628 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358628 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358628 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358629 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358660 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358660 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358660 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358678 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358678 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358678 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358678 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358679 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358679 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358691 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358708 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358708 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358708 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358708 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358708 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358709 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358722 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358723 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358738 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358739 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358739 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358754 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358755 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358755 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358755 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358755 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358755 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358770 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358770 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358770 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358785 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358785 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358785 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358785 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358785 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358785 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358800 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358800 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358800 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358801 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358801 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358802 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358819 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358820 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358820 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358820 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358820 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358821 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358840 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358840 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358876 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358877 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358877 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358877 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358878 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358878 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358915 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358915 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358915 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358915 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358915 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358916 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358936 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358937 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358937 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358937 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358937 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358937 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358954 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358955 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358955 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358955 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358955 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358955 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358978 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358978 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358979 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358979 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358979 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111358979 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111359018 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111359018 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111359018 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111359018 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111359018 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/system_0_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1720111359018 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_0_cpu_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_0_cpu_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_itrace" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3493 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1720111359265 "|DE2_NET|system_0:u0|system_0_cpu_0:cpu_0|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci|system_0_cpu_0_nios2_oci_itrace:the_system_0_cpu_0_nios2_oci_itrace"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u1\|Ram0 " "RAM logic \"I2C_AV_Config:u1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "I2C_AV_Config.v" "Ram0" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_AV_Config.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1720111367520 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"system_0:u0\|system_0_sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1720111367520 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1720111367520 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "system_0:u0\|system_0_cpu_0:cpu_0\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"system_0:u0\|system_0_cpu_0:cpu_0\|Add10\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "Add10" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 8139 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111379088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111379088 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111379088 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1720111379088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|lpm_add_sub:Add10 " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|lpm_add_sub:Add10\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 8139 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111379166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|lpm_add_sub:Add10 " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379166 ""}  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 8139 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111379166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111379246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111379246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111379313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379314 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111379314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111379395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111379395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_mult_cell:the_system_0_cpu_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111379433 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720111379433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720111379509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720111379509 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1720111381185 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1720111381185 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1720111381468 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1720111381468 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1720111381468 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1720111381469 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1720111381469 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1720111381509 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 295 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1720111381820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 297 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1720111381820 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1720111381820 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 259 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1720111381820 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 259 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1720111381820 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1720111381820 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT\[3\] VCC pin " "The pin \"SD_DAT\[3\]\" is fed by VCC" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 259 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1720111381820 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1720111381820 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[0\] SD_DAT\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[0\]\" to the node \"SD_DAT\[0\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 259 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720111381963 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1720111381963 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[0\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[0\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[0\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[0\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[1\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[1\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[1\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[1\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[2\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[2\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[2\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[2\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[3\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[3\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[3\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[3\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[4\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[4\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[4\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[4\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[5\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[5\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[5\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[5\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[6\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[6\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[6\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[6\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[7\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[7\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[7\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[7\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[8\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[8\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[8\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[8\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[8\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[8\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[8\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[8\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[9\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[9\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[9\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[9\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[9\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[9\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[9\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[9\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[10\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[10\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[10\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[10\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[10\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[10\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[10\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[10\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[11\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[11\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[11\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[11\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[11\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[11\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[11\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[11\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[12\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[12\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[12\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[12\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[12\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[12\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[12\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[12\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[13\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[13\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[13\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[13\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[13\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[13\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[13\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[13\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[14\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[14\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[14\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[14\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[14\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[14\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[14\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[14\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[15\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[15\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[15\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_hc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[15\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[15\] system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[15\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[15\]\" to the node \"system_0:u0\|system_0_isp1362_hc_translator:isp1362_dc_translator\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[15\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1720111381963 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1720111381963 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 295 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1720111382048 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1720111382048 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 44 -1 0 } } { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 440 -1 0 } } { "system_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 72 -1 0 } } { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 37 -1 0 } } { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 36 -1 0 } } { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 35 -1 0 } } { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 60 -1 0 } } { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 354 -1 0 } } { "system_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "system_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 348 -1 0 } } { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 304 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 5421 -1 0 } } { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 63 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "I2C_Controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/I2C_Controller.v" 68 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 5809 -1 0 } } { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 393 -1 0 } } { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 42 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 5841 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 8817 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 8966 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 5779 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 974 -1 0 } } { "db/a_graycounter_6fc.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_graycounter_6fc.tdf" 37 2 0 } } { "db/a_graycounter_g86.tdf" "" { Text "C:/projeto_final_logica/A1/DE2_NET/db/a_graycounter_g86.tdf" 37 2 0 } } { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 43 -1 0 } } { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 242 -1 0 } } { "system_0/synthesis/submodules/system_0_timer_0.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v" 166 -1 0 } } { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 252 -1 0 } } { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1720111382213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1720111382214 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111388382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 293 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111388382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 295 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111388382 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 297 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111388382 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1720111388382 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 253 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 254 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 303 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS_EXPORT GND " "Pin \"LEDS_EXPORT\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|LEDS_EXPORT"} { "Warning" "WMLS_MLS_STUCK_PIN" "TESTE_EXPORT GND " "Pin \"TESTE_EXPORT\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111388383 "|DE2_NET|TESTE_EXPORT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720111388383 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "682 " "682 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1720111394937 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1720111395429 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1720111395429 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720111395515 "|DE2_NET|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720111395515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projeto_final_logica/A1/DE2_NET/DE2_NET.map.smsg " "Generated suppressed messages file C:/projeto_final_logica/A1/DE2_NET/DE2_NET.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1720111397154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720111399648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111399648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 248 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 272 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 267 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 268 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 300 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de2_net.v" "" { Text "C:/projeto_final_logica/A1/DE2_NET/de2_net.v" 304 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720111400819 "|DE2_NET|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1720111400819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9522 " "Implemented 9522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720111400821 ""} { "Info" "ICUT_CUT_TM_OPINS" "221 " "Implemented 221 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720111400821 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "161 " "Implemented 161 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1720111400821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8741 " "Implemented 8741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720111400821 ""} { "Info" "ICUT_CUT_TM_RAMS" "338 " "Implemented 338 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1720111400821 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1720111400821 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1720111400821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720111400821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 617 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 617 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720111401032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:43:21 2024 " "Processing ended: Thu Jul 04 13:43:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720111401032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720111401032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720111401032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720111401032 ""}
