

================================================================
== Synthesis Summary Report of 'fir_optimized'
================================================================
+ General Information: 
    * Date:           Wed Oct  1 18:58:38 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        fir_optimized
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |     Modules     | Issue|      |      Latency     | Iteration|         | Trip |          |      |         |           |           |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir_optimized  |     -|  0.38|        6|  60.000|         -|        1|     -|       yes|     -|  18 (8%)|  5332 (5%)|  3364 (6%)|    -|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+----------+---------+-----------+----------+
| Port     | Mode    | Direction | Bitwidth |
+----------+---------+-----------+----------+
| input_r  | ap_none | in        | 32       |
| output_r | ap_vld  | out       | 32       |
+----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| output   | out       | int*     |
| input    | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+---------+
| Argument | HW Interface    | HW Type |
+----------+-----------------+---------+
| output   | output_r        | port    |
| output   | output_r_ap_vld | port    |
| input    | input_r         | port    |
+----------+-----------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------+-----+--------+-------------+-----+--------+---------+
| + fir_optimized          | 18  |        |             |     |        |         |
|   add_ln49_fu_680_p2     |     |        | add_ln49    | add | fabric | 0       |
|   add_ln49_1_fu_686_p2   |     |        | add_ln49_1  | add | fabric | 0       |
|   add_ln49_2_fu_692_p2   |     |        | add_ln49_2  | add | fabric | 0       |
|   add_ln49_3_fu_698_p2   |     |        | add_ln49_3  | add | fabric | 0       |
|   add_ln49_4_fu_704_p2   |     |        | add_ln49_4  | add | fabric | 0       |
|   add_ln49_5_fu_710_p2   |     |        | add_ln49_5  | add | fabric | 0       |
|   add_ln49_6_fu_716_p2   |     |        | add_ln49_6  | add | fabric | 0       |
|   add_ln49_7_fu_722_p2   |     |        | add_ln49_7  | add | fabric | 0       |
|   add_ln49_8_fu_728_p2   |     |        | add_ln49_8  | add | fabric | 0       |
|   add_ln49_9_fu_734_p2   |     |        | add_ln49_9  | add | fabric | 0       |
|   add_ln49_10_fu_740_p2  |     |        | add_ln49_10 | add | fabric | 0       |
|   add_ln49_11_fu_746_p2  |     |        | add_ln49_11 | add | fabric | 0       |
|   add_ln49_12_fu_752_p2  |     |        | add_ln49_12 | add | fabric | 0       |
|   add_ln49_13_fu_758_p2  |     |        | add_ln49_13 | add | fabric | 0       |
|   mul_32s_9s_32_2_1_U1   | 2   |        | mul_ln49    | mul | auto   | 1       |
|   sub_ln49_fu_1040_p2    |     |        | sub_ln49    | sub | fabric | 0       |
|   sub_ln49_6_fu_1208_p2  |     |        | sub_ln49_6  | sub | fabric | 0       |
|   mul_32s_8s_32_2_1_U2   | 2   |        | mul_ln49_1  | mul | auto   | 1       |
|   mul_32s_11s_32_2_1_U3  | 2   |        | mul_ln49_2  | mul | auto   | 1       |
|   mul_32s_12s_32_2_1_U8  | 2   |        | mul_ln49_3  | mul | auto   | 1       |
|   mul_32s_12s_32_2_1_U4  | 2   |        | mul_ln49_4  | mul | auto   | 1       |
|   mul_32s_10s_32_2_1_U5  | 2   |        | mul_ln49_5  | mul | auto   | 1       |
|   sub_ln49_7_fu_927_p2   |     |        | sub_ln49_7  | sub | fabric | 0       |
|   sub_ln49_10_fu_965_p2  |     |        | sub_ln49_10 | sub | fabric | 0       |
|   sub_ln49_11_fu_1136_p2 |     |        | sub_ln49_11 | sub | fabric | 0       |
|   add_ln49_14_fu_794_p2  |     |        | add_ln49_14 | add | fabric | 0       |
|   add_ln49_15_fu_800_p2  |     |        | add_ln49_15 | add | fabric | 0       |
|   add_ln49_16_fu_806_p2  |     |        | add_ln49_16 | add | fabric | 0       |
|   add_ln49_17_fu_812_p2  |     |        | add_ln49_17 | add | fabric | 0       |
|   add_ln49_18_fu_818_p2  |     |        | add_ln49_18 | add | fabric | 0       |
|   add_ln49_19_fu_824_p2  |     |        | add_ln49_19 | add | fabric | 0       |
|   add_ln49_20_fu_830_p2  |     |        | add_ln49_20 | add | fabric | 0       |
|   add_ln49_21_fu_836_p2  |     |        | add_ln49_21 | add | fabric | 0       |
|   add_ln49_22_fu_842_p2  |     |        | add_ln49_22 | add | fabric | 0       |
|   sub_ln49_14_fu_997_p2  |     |        | sub_ln49_14 | sub | fabric | 0       |
|   sub_ln49_17_fu_1013_p2 |     |        | sub_ln49_17 | sub | fabric | 0       |
|   mul_32s_8s_32_2_1_U9   | 2   |        | mul_ln49_6  | mul | auto   | 1       |
|   sub_ln49_18_fu_1219_p2 |     |        | sub_ln49_18 | sub | fabric | 0       |
|   mul_32s_10s_32_2_1_U6  | 2   |        | mul_ln49_7  | mul | auto   | 1       |
|   mul_32s_11s_32_2_1_U7  | 2   |        | mul_ln49_8  | mul | auto   | 1       |
|   add_ln49_38_fu_1265_p2 |     |        | add_ln49_38 | add | fabric | 0       |
+--------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------+------------------------------------------------------------------+
| Type            | Options                     | Location                                                         |
+-----------------+-----------------------------+------------------------------------------------------------------+
| ARRAY_PARTITION | variable=shift_reg complete | ../HLS/symmetrical_fir_filter.cpp:27 in fir_optimized, shift_reg |
| UNROLL          |                             | ../HLS/symmetrical_fir_filter.cpp:33 in fir_optimized            |
| PIPELINE        | ii=1                        | ../HLS/symmetrical_fir_filter.cpp:40 in fir_optimized            |
+-----------------+-----------------------------+------------------------------------------------------------------+


