{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:06:09 2020 " "Info: Processing started: Mon May 25 18:06:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Master -c Master " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "UC_Master.v(48) " "Warning (10273): Verilog HDL warning at UC_Master.v(48): extended using \"x\" or \"z\"" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/uc_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/uc_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_Master " "Info: Found entity 1: UC_Master" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/shift_srpl_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/shift_srpl_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_SRPL_master " "Info: Found entity 1: Shift_SRPL_master" {  } { { "../src/Shift_SRPL_master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Shift_SRPL_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/shift_plsr_master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/shift_plsr_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_PLSR_master " "Info: Found entity 1: Shift_PLSR_master" {  } { { "../src/Shift_PLSR_master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Shift_PLSR_master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/master.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/master.v" { { "Info" "ISGN_ENTITY_NAME" "1 Master " "Info: Found entity 1: Master" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/div_25.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/div_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_25 " "Info: Found entity 1: div_25" {  } { { "../src/div_25.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_25.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/div_5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/div_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_5 " "Info: Found entity 1: div_5" {  } { { "../src/div_5.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/contador_rst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/contador_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_rst " "Info: Found entity 1: Contador_rst" {  } { { "../src/Contador_rst.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Contador_rst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dssd/modelfuncional_arnauquintana/src/contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /dssd/modelfuncional_arnauquintana/src/contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Info: Found entity 1: Contador" {  } { { "../src/Contador.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Master " "Info: Elaborating entity \"Master\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_out2 Master.v(110) " "Warning (10235): Verilog HDL Always Construct warning at Master.v(110): variable \"Data_out2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out1 Master.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Master.v(103): inferring latch(es) for variable \"Data_out1\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out2 Master.v(103) " "Warning (10240): Verilog HDL Always Construct warning at Master.v(103): inferring latch(es) for variable \"Data_out2\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[0\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[0\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[1\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[1\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[2\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[2\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[3\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[3\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[4\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[4\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[5\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[5\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[6\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[6\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out2\[7\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out2\[7\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[0\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[0\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[1\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[1\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[2\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[2\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[3\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[3\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[4\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[4\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[5\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[5\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[6\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[6\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out1\[7\] Master.v(109) " "Info (10041): Inferred latch for \"Data_out1\[7\]\" at Master.v(109)" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_25 div_25:div25 " "Info: Elaborating entity \"div_25\" for hierarchy \"div_25:div25\"" {  } { { "../src/Master.v" "div25" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_5 div_5:div_5 " "Info: Elaborating entity \"div_5\" for hierarchy \"div_5:div_5\"" {  } { { "../src/Master.v" "div_5" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_rst Contador_rst:Contador1 " "Info: Elaborating entity \"Contador_rst\" for hierarchy \"Contador_rst:Contador1\"" {  } { { "../src/Master.v" "Contador1" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:Contador2 " "Info: Elaborating entity \"Contador\" for hierarchy \"Contador:Contador2\"" {  } { { "../src/Master.v" "Contador2" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_PLSR_master Shift_PLSR_master:Shift_PLSR_master " "Info: Elaborating entity \"Shift_PLSR_master\" for hierarchy \"Shift_PLSR_master:Shift_PLSR_master\"" {  } { { "../src/Master.v" "Shift_PLSR_master" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_SRPL_master Shift_SRPL_master:Shift_SRPL_master " "Info: Elaborating entity \"Shift_SRPL_master\" for hierarchy \"Shift_SRPL_master:Shift_SRPL_master\"" {  } { { "../src/Master.v" "Shift_SRPL_master" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_Master UC_Master:UC_Master " "Info: Elaborating entity \"UC_Master\" for hierarchy \"UC_Master:UC_Master\"" {  } { { "../src/Master.v" "UC_Master" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 134 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Pointer UC_Master.v(60) " "Warning (10235): Verilog HDL Always Construct warning at UC_Master.v(60): variable \"Pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Pointer UC_Master.v(61) " "Warning (10235): Verilog HDL Always Construct warning at UC_Master.v(61): variable \"Pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Set_pointer UC_Master.v(71) " "Warning (10235): Verilog HDL Always Construct warning at UC_Master.v(71): variable \"Set_pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Set_pointer UC_Master.v(72) " "Warning (10235): Verilog HDL Always Construct warning at UC_Master.v(72): variable \"Set_pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Pointer UC_Master.v(77) " "Warning (10235): Verilog HDL Always Construct warning at UC_Master.v(77): variable \"Pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Pointer UC_Master.v(78) " "Warning (10235): Verilog HDL Always Construct warning at UC_Master.v(78): variable \"Pointer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~4 " "Info: Register \"UC_Master:UC_Master\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~5 " "Info: Register \"UC_Master:UC_Master\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~6 " "Info: Register \"UC_Master:UC_Master\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UC_Master:UC_Master\|state~7 " "Info: Register \"UC_Master:UC_Master\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DSSD/ModelFuncional_ArnauQuintana/syn/Master.map.smsg " "Info: Generated suppressed messages file D:/DSSD/ModelFuncional_ArnauQuintana/syn/Master.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Info: Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info: Implemented 36 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Info: Implemented 153 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:06:11 2020 " "Info: Processing ended: Mon May 25 18:06:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:06:11 2020 " "Info: Processing started: Mon May 25 18:06:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Master EP4CE55F29C8L " "Info: Selected device EP4CE55F29C8L for design \"Master\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Info: Core supply voltage is 1.0V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8L " "Info: Device EP4CE40F29C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I8L " "Info: Device EP4CE40F29I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8L " "Info: Device EP4CE30F29C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I8L " "Info: Device EP4CE30F29I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I8L " "Info: Device EP4CE55F29I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8L " "Info: Device EP4CE75F29C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I8L " "Info: Device EP4CE75F29I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C8L " "Info: Device EP4CE115F29C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I8L " "Info: Device EP4CE115F29I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 416 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 418 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 420 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 422 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 424 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "Critical Warning: No exact pin location assignment(s) for 56 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ready " "Info: Pin Ready not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Ready } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 9 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 68 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Error " "Info: Pin Error not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Error } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 10 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 69 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[0\] " "Info: Pin Data_out1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[0] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 47 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[1\] " "Info: Pin Data_out1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[1] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 48 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[2\] " "Info: Pin Data_out1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[2] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 49 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[3\] " "Info: Pin Data_out1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[3] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 50 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[4\] " "Info: Pin Data_out1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[4] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 51 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[5\] " "Info: Pin Data_out1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[5] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 52 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[6\] " "Info: Pin Data_out1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[6] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 53 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out1\[7\] " "Info: Pin Data_out1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out1[7] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 54 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[0\] " "Info: Pin Data_out2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[0] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 55 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[1\] " "Info: Pin Data_out2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[1] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 56 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[2\] " "Info: Pin Data_out2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[2] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 57 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[3\] " "Info: Pin Data_out2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[3] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 58 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[4\] " "Info: Pin Data_out2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[4] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 59 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[5\] " "Info: Pin Data_out2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[5] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 60 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[6\] " "Info: Pin Data_out2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[6] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 61 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out2\[7\] " "Info: Pin Data_out2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_out2[7] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_out2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 62 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Scl " "Info: Pin Scl not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Scl } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 13 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 70 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sda " "Info: Pin Sda not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Sda } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 14 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 63 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start " "Info: Pin Start not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Start } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 2 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 65 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rst " "Info: Pin Rst not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Rst } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 1 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 64 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[1\] " "Info: Pin Pointer\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[1] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 40 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[0\] " "Info: Pin Pointer\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[0] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 39 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_in " "Info: Pin Clk_in not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Clk_in } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 15 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Set_pointer " "Info: Pin Set_pointer not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Set_pointer } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 7 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Set_pointer } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 66 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_W " "Info: Pin R_W not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { R_W } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 8 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_W } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 67 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[6\] " "Info: Pin Adr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[6] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 38 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[7\] " "Info: Pin Pointer\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[7] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 46 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[7\] " "Info: Pin Data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[7] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 23 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[7\] " "Info: Pin Data_in2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[7] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 31 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[6\] " "Info: Pin Pointer\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[6] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 45 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[5\] " "Info: Pin Adr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[5] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 37 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[6\] " "Info: Pin Data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[6] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 22 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[6\] " "Info: Pin Data_in2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[6] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 30 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[4\] " "Info: Pin Adr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[4] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 36 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[5\] " "Info: Pin Pointer\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[5] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 44 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[5\] " "Info: Pin Data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[5] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 21 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[5\] " "Info: Pin Data_in2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[5] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 29 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[4\] " "Info: Pin Pointer\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[4] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 43 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[3\] " "Info: Pin Adr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[3] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 35 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[4\] " "Info: Pin Data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[4] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 20 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[4\] " "Info: Pin Data_in2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[4] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 28 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[2\] " "Info: Pin Adr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[2] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 34 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[3\] " "Info: Pin Pointer\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[3] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 42 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[3\] " "Info: Pin Data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[3] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 19 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[3\] " "Info: Pin Data_in2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[3] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 27 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pointer\[2\] " "Info: Pin Pointer\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Pointer[2] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 6 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pointer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 41 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[1\] " "Info: Pin Adr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[1] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 33 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[2\] " "Info: Pin Data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[2] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 18 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[2\] " "Info: Pin Data_in2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[2] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 26 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Adr\[0\] " "Info: Pin Adr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Adr[0] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 5 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Adr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 32 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[1\] " "Info: Pin Data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[1] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 17 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[1\] " "Info: Pin Data_in2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[1] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 25 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in2\[0\] " "Info: Pin Data_in2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in2[0] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 4 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 24 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_in\[0\] " "Info: Pin Data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0sp1/quartus/bin/pin_planner.ppl" { Data_in[0] } } } { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 3 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 16 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[0\]\$latch\|combout " "Warning: Node \"Data_out1\[0\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[1\]\$latch\|combout " "Warning: Node \"Data_out1\[1\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[2\]\$latch\|combout " "Warning: Node \"Data_out1\[2\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[3\]\$latch\|combout " "Warning: Node \"Data_out1\[3\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[4\]\$latch\|combout " "Warning: Node \"Data_out1\[4\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[5\]\$latch\|combout " "Warning: Node \"Data_out1\[5\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[6\]\$latch\|combout " "Warning: Node \"Data_out1\[6\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[7\]\$latch\|combout " "Warning: Node \"Data_out1\[7\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[0\]\$latch\|combout " "Warning: Node \"Data_out2\[0\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[1\]\$latch\|combout " "Warning: Node \"Data_out2\[1\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[2\]\$latch\|combout " "Warning: Node \"Data_out2\[2\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[3\]\$latch\|combout " "Warning: Node \"Data_out2\[3\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[4\]\$latch\|combout " "Warning: Node \"Data_out2\[4\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[5\]\$latch\|combout " "Warning: Node \"Data_out2\[5\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[6\]\$latch\|combout " "Warning: Node \"Data_out2\[6\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[7\]\$latch\|combout " "Warning: Node \"Data_out2\[7\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div25\|clk_out  from: datad  to: combout " "Info: Cell: div25\|clk_out  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_5\|clk_out  from: datad  to: combout " "Info: Cell: div_5\|clk_out  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_in~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clk_in~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_25:div25\|Tff_B " "Info: Destination node div_25:div25\|Tff_B" {  } { { "../src/div_25.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_25.v" 57 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_25:div25|Tff_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 15 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 379 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_25:div25\|clk_out  " "Info: Automatically promoted node div_25:div25\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_5:div_5\|Tff_B " "Info: Destination node div_5:div_5\|Tff_B" {  } { { "../src/div_5.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_5.v" 57 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_5:div_5|Tff_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 162 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/div_25.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_25.v" 4 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_25:div25|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UC_Master:UC_Master\|state.S6  " "Info: Automatically promoted node UC_Master:UC_Master\|state.S6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|WideOr22~0 " "Info: Destination node UC_Master:UC_Master\|WideOr22~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 106 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|WideOr22~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 250 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector6~0 " "Info: Destination node UC_Master:UC_Master\|Selector6~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 251 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector7~0 " "Info: Destination node UC_Master:UC_Master\|Selector7~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 267 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector20~2 " "Info: Destination node UC_Master:UC_Master\|Selector20~2" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 106 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector20~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 348 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_rst:Contador1\|Out~5 " "Info: Destination node Contador_rst:Contador1\|Out~5" {  } { { "../src/Contador_rst.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Contador_rst.v" 4 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contador_rst:Contador1|Out~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 349 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 23 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|state.S6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 80 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_5:div_5\|clk_out  " "Info: Automatically promoted node div_5:div_5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector0~0 " "Info: Destination node UC_Master:UC_Master\|Selector0~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 223 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Enable_scl~2 " "Info: Destination node Enable_scl~2" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 89 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable_scl~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 232 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector3~0 " "Info: Destination node UC_Master:UC_Master\|Selector3~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 236 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector15~1 " "Info: Destination node UC_Master:UC_Master\|Selector15~1" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector15~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 228 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector14~2 " "Info: Destination node UC_Master:UC_Master\|Selector14~2" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector14~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 244 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector13~1 " "Info: Destination node UC_Master:UC_Master\|Selector13~1" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector13~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 246 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector11~0 " "Info: Destination node UC_Master:UC_Master\|Selector11~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 247 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector9~0 " "Info: Destination node UC_Master:UC_Master\|Selector9~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 248 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector12~0 " "Info: Destination node UC_Master:UC_Master\|Selector12~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector12~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 270 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UC_Master:UC_Master\|Selector10~0 " "Info: Destination node UC_Master:UC_Master\|Selector10~0" {  } { { "../src/UC_Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/UC_Master.v" 49 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC_Master:UC_Master|Selector10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 273 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../src/div_5.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/div_5.v" 4 -1 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_5:div_5|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 161 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Rst~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 1 0 0 } } { "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/DSSD/ModelFuncional_ArnauQuintana/syn/" { { 0 { 0 ""} 0 376 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "54 unused 2.5V 34 19 1 " "Info: Number of I/O pins in group: 54 (unused VREF, 2.5V VCCIO, 34 input, 19 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 31 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 53 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 52 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 47 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 39 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 53 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 51 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X66_Y43 X77_Y53 " "Info: Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X66_Y43 to location X77_Y53" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Info: Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:06:18 2020 " "Info: Processing ended: Mon May 25 18:06:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:06:19 2020 " "Info: Processing started: Mon May 25 18:06:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:06:19 2020 " "Info: Processing started: Mon May 25 18:06:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Master -c Master " "Info: Command: quartus_sta Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Info: Core supply voltage is 1.0V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[0\]\$latch\|combout " "Warning: Node \"Data_out1\[0\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[1\]\$latch\|combout " "Warning: Node \"Data_out1\[1\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[2\]\$latch\|combout " "Warning: Node \"Data_out1\[2\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[3\]\$latch\|combout " "Warning: Node \"Data_out1\[3\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[4\]\$latch\|combout " "Warning: Node \"Data_out1\[4\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[5\]\$latch\|combout " "Warning: Node \"Data_out1\[5\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[6\]\$latch\|combout " "Warning: Node \"Data_out1\[6\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out1\[7\]\$latch\|combout " "Warning: Node \"Data_out1\[7\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[0\]\$latch\|combout " "Warning: Node \"Data_out2\[0\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[1\]\$latch\|combout " "Warning: Node \"Data_out2\[1\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[2\]\$latch\|combout " "Warning: Node \"Data_out2\[2\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[3\]\$latch\|combout " "Warning: Node \"Data_out2\[3\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[4\]\$latch\|combout " "Warning: Node \"Data_out2\[4\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[5\]\$latch\|combout " "Warning: Node \"Data_out2\[5\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[6\]\$latch\|combout " "Warning: Node \"Data_out2\[6\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Data_out2\[7\]\$latch\|combout " "Warning: Node \"Data_out2\[7\]\$latch\|combout\" is a latch" {  } { { "../src/Master.v" "" { Text "D:/DSSD/ModelFuncional_ArnauQuintana/src/Master.v" 109 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Master.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Master.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_in Clk_in " "Info: create_clock -period 1.000 -name Clk_in Clk_in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_5:div_5\|A1 div_5:div_5\|A1 " "Info: create_clock -period 1.000 -name div_5:div_5\|A1 div_5:div_5\|A1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_25:div25\|Tff_A div_25:div25\|Tff_A " "Info: create_clock -period 1.000 -name div_25:div25\|Tff_A div_25:div25\|Tff_A" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_25:div25\|A1 div_25:div25\|A1 " "Info: create_clock -period 1.000 -name div_25:div25\|A1 div_25:div25\|A1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_5:div_5\|Tff_A div_5:div_5\|Tff_A " "Info: create_clock -period 1.000 -name div_5:div_5\|Tff_A div_5:div_5\|Tff_A" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UC_Master:UC_Master\|state.S6 UC_Master:UC_Master\|state.S6 " "Info: create_clock -period 1.000 -name UC_Master:UC_Master\|state.S6 UC_Master:UC_Master\|state.S6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div25\|clk_out  from: datad  to: combout " "Info: Cell: div25\|clk_out  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_5\|clk_out  from: datac  to: combout " "Info: Cell: div_5\|clk_out  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.982 " "Info: Worst-case setup slack is -4.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.982      -147.504 div_25:div25\|Tff_A  " "Info:    -4.982      -147.504 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.811       -11.165 Clk_in  " "Info:    -1.811       -11.165 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793       -19.763 UC_Master:UC_Master\|state.S6  " "Info:    -1.793       -19.763 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503        -5.293 div_5:div_5\|Tff_A  " "Info:    -1.503        -5.293 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.082 div_5:div_5\|A1  " "Info:    -0.082        -0.082 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062         0.000 div_25:div25\|A1  " "Info:     0.062         0.000 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.122 " "Info: Worst-case hold slack is -1.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.122       -12.496 div_25:div25\|Tff_A  " "Info:    -1.122       -12.496 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837        -2.971 div_5:div_5\|Tff_A  " "Info:    -0.837        -2.971 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053         0.000 div_5:div_5\|A1  " "Info:     0.053         0.000 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 div_25:div25\|A1  " "Info:     0.164         0.000 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 UC_Master:UC_Master\|state.S6  " "Info:     0.313         0.000 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521         0.000 Clk_in  " "Info:     0.521         0.000 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.104 Clk_in  " "Info:    -3.000       -17.104 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -86.387 div_25:div25\|Tff_A  " "Info:    -1.763       -86.387 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -8.815 div_5:div_5\|Tff_A  " "Info:    -1.763        -8.815 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -1.763 div_25:div25\|A1  " "Info:    -1.763        -1.763 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -1.763 div_5:div_5\|A1  " "Info:    -1.763        -1.763 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 UC_Master:UC_Master\|state.S6  " "Info:     0.453         0.000 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div25\|clk_out  from: datad  to: combout " "Info: Cell: div25\|clk_out  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_5\|clk_out  from: datac  to: combout " "Info: Cell: div_5\|clk_out  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.751 " "Info: Worst-case setup slack is -4.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.751      -140.766 div_25:div25\|Tff_A  " "Info:    -4.751      -140.766 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.781       -19.742 UC_Master:UC_Master\|state.S6  " "Info:    -1.781       -19.742 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733       -10.587 Clk_in  " "Info:    -1.733       -10.587 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.422        -4.968 div_5:div_5\|Tff_A  " "Info:    -1.422        -4.968 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040        -0.040 div_5:div_5\|A1  " "Info:    -0.040        -0.040 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085         0.000 div_25:div25\|A1  " "Info:     0.085         0.000 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.076 " "Info: Worst-case hold slack is -1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076       -11.640 div_25:div25\|Tff_A  " "Info:    -1.076       -11.640 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748        -2.592 div_5:div_5\|Tff_A  " "Info:    -0.748        -2.592 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017         0.000 div_5:div_5\|A1  " "Info:     0.017         0.000 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 div_25:div25\|A1  " "Info:     0.174         0.000 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 UC_Master:UC_Master\|state.S6  " "Info:     0.355         0.000 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504         0.000 Clk_in  " "Info:     0.504         0.000 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.104 Clk_in  " "Info:    -3.000       -17.104 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -86.387 div_25:div25\|Tff_A  " "Info:    -1.763       -86.387 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -8.815 div_5:div_5\|Tff_A  " "Info:    -1.763        -8.815 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -1.763 div_25:div25\|A1  " "Info:    -1.763        -1.763 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -1.763 div_5:div_5\|A1  " "Info:    -1.763        -1.763 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420         0.000 UC_Master:UC_Master\|state.S6  " "Info:     0.420         0.000 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div25\|clk_out  from: datad  to: combout " "Info: Cell: div25\|clk_out  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: div_5\|clk_out  from: datac  to: combout " "Info: Cell: div_5\|clk_out  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_25:div25\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{UC_Master:UC_Master\|state.S6\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_25:div25\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|Tff_A\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -rise_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{div_5:div_5\|Tff_A\}\] -fall_to \[get_clocks \{div_5:div_5\|A1\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{div_25:div25\|A1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -rise_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{Clk_in\}\] -fall_to \[get_clocks \{Clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.520 " "Info: Worst-case setup slack is -2.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.520       -69.293 div_25:div25\|Tff_A  " "Info:    -2.520       -69.293 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656        -4.602 UC_Master:UC_Master\|state.S6  " "Info:    -0.656        -4.602 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555        -2.699 Clk_in  " "Info:    -0.555        -2.699 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405        -1.079 div_5:div_5\|Tff_A  " "Info:    -0.405        -1.079 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209         0.000 div_5:div_5\|A1  " "Info:     0.209         0.000 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279         0.000 div_25:div25\|A1  " "Info:     0.279         0.000 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.723 " "Info: Worst-case hold slack is -0.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723        -8.965 div_25:div25\|Tff_A  " "Info:    -0.723        -8.965 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555        -2.026 div_5:div_5\|Tff_A  " "Info:    -0.555        -2.026 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016         0.000 div_5:div_5\|A1  " "Info:     0.016         0.000 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 div_25:div25\|A1  " "Info:     0.047         0.000 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 UC_Master:UC_Master\|state.S6  " "Info:     0.133         0.000 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279         0.000 Clk_in  " "Info:     0.279         0.000 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -17.104 Clk_in  " "Info:    -3.000       -17.104 Clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763       -86.387 div_25:div25\|Tff_A  " "Info:    -1.763       -86.387 div_25:div25\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -8.815 div_5:div_5\|Tff_A  " "Info:    -1.763        -8.815 div_5:div_5\|Tff_A " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -1.763 div_25:div25\|A1  " "Info:    -1.763        -1.763 div_25:div25\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763        -1.763 div_5:div_5\|A1  " "Info:    -1.763        -1.763 div_5:div_5\|A1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 UC_Master:UC_Master\|state.S6  " "Info:     0.381         0.000 UC_Master:UC_Master\|state.S6 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Info: Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:06:22 2020 " "Info: Processing ended: Mon May 25 18:06:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Info: Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:06:22 2020 " "Info: Processing ended: Mon May 25 18:06:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:06:23 2020 " "Info: Processing started: Mon May 25 18:06:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Master -c Master " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Master -c Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_8l_1000mv_85c_slow.vo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_8l_1000mv_85c_slow.vo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_8l_1000mv_0c_slow.vo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_8l_1000mv_0c_slow.vo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_min_1000mv_0c_fast.vo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_min_1000mv_0c_fast.vo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master.vo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master.vo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_8l_1000mv_85c_v_slow.sdo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_8l_1000mv_85c_v_slow.sdo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_8l_1000mv_0c_v_slow.sdo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_8l_1000mv_0c_v_slow.sdo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_min_1000mv_0c_v_fast.sdo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_min_1000mv_0c_v_fast.sdo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Master_v.sdo D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/ simulation " "Info: Generated file Master_v.sdo in folder \"D:/DSSD/ModelFuncional_ArnauQuintana/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:06:24 2020 " "Info: Processing ended: Mon May 25 18:06:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Info: Quartus II Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
