{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543577230301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543577230309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 19:27:10 2018 " "Processing started: Fri Nov 30 19:27:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543577230309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543577230309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode_lattice_test -c decode_lattice_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode_lattice_test -c decode_lattice_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543577230309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543577230986 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_lattice_test.v(183) " "Verilog HDL Expression warning at decode_lattice_test.v(183): truncated literal to match 6 bits" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543577240054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_lattice_test.v(187) " "Verilog HDL Expression warning at decode_lattice_test.v(187): truncated literal to match 6 bits" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 187 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543577240054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_lattice_test.v(191) " "Verilog HDL Expression warning at decode_lattice_test.v(191): truncated literal to match 6 bits" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 191 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543577240054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_lattice_test.v(195) " "Verilog HDL Expression warning at decode_lattice_test.v(195): truncated literal to match 6 bits" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543577240054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_lattice_test.v(199) " "Verilog HDL Expression warning at decode_lattice_test.v(199): truncated literal to match 6 bits" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543577240054 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 decode_lattice_test.v(203) " "Verilog HDL Expression warning at decode_lattice_test.v(203): truncated literal to match 6 bits" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 203 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1543577240054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_lattice_test.v 4 4 " "Found 4 design units, including 4 entities, in source file decode_lattice_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lattice_test " "Found entity 1: decode_lattice_test" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543577240056 ""} { "Info" "ISGN_ENTITY_NAME" "2 decode_lattice " "Found entity 2: decode_lattice" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543577240056 ""} { "Info" "ISGN_ENTITY_NAME" "3 decode_seg " "Found entity 3: decode_seg" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543577240056 ""} { "Info" "ISGN_ENTITY_NAME" "4 frequency_divider " "Found entity 4: frequency_divider" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543577240056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543577240056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit_seg decode_lattice_test.v(48) " "Verilog HDL Implicit Net warning at decode_lattice_test.v(48): created implicit net for \"digit_seg\"" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543577240056 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit_cath decode_lattice_test.v(49) " "Verilog HDL Implicit Net warning at decode_lattice_test.v(49): created implicit net for \"digit_cath\"" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543577240057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode_lattice_test " "Elaborating entity \"decode_lattice_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543577240092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "decode_lattice_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543577240102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 decode_lattice_test.v(227) " "Verilog HDL assignment warning at decode_lattice_test.v(227): truncated value with size 32 to match size of target (28)" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543577240103 "|decode_lattice_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u1\"" {  } { { "decode_lattice_test.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543577240111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 decode_lattice_test.v(227) " "Verilog HDL assignment warning at decode_lattice_test.v(227): truncated value with size 32 to match size of target (28)" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543577240111 "|decode_lattice_test|frequency_divider:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_seg decode_seg:u_decode_seg " "Elaborating entity \"decode_seg\" for hierarchy \"decode_seg:u_decode_seg\"" {  } { { "decode_lattice_test.v" "u_decode_seg" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543577240118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode_lattice_test.v(153) " "Verilog HDL assignment warning at decode_lattice_test.v(153): truncated value with size 32 to match size of target (3)" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543577240118 "|decode_lattice_test|decode_seg:u_decode_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lattice decode_lattice:u2 " "Elaborating entity \"decode_lattice\" for hierarchy \"decode_lattice:u2\"" {  } { { "decode_lattice_test.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543577240126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 decode_lattice_test.v(77) " "Verilog HDL assignment warning at decode_lattice_test.v(77): truncated value with size 32 to match size of target (3)" {  } { { "decode_lattice_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/decode_lattice_test/decode_lattice_test.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543577240126 "|decode_lattice_test|decode_lattice:u2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543577240424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543577240759 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543577240759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543577240759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543577240759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543577240817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 19:27:20 2018 " "Processing ended: Fri Nov 30 19:27:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543577240817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543577240817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543577240817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543577240817 ""}
