
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000299    5.177050 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004437    0.770626    0.554989    5.732039 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.770626    0.000049    5.732088 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.732088   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563   20.996622 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896622   clock uncertainty
                                  0.000000   20.896622   clock reconvergence pessimism
                                 -0.697847   20.198774   library setup time
                                             20.198774   data required time
---------------------------------------------------------------------------------------------
                                             20.198774   data required time
                                             -5.732088   data arrival time
---------------------------------------------------------------------------------------------
                                             14.466686   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000447    5.177198 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003952    0.731960    0.534065    5.711264 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.731960    0.000075    5.711339 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.711339   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897   20.996956 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896955   clock uncertainty
                                  0.000000   20.896955   clock reconvergence pessimism
                                 -0.692473   20.204483   library setup time
                                             20.204483   data required time
---------------------------------------------------------------------------------------------
                                             20.204483   data required time
                                             -5.711339   data arrival time
---------------------------------------------------------------------------------------------
                                             14.493143   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027583    0.888227    2.072154    3.069419 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.888227    0.000365    3.069784 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     3    0.015116    0.589448    1.004584    4.074368 ^ _163_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                                         _078_ (net)
                      0.589448    0.000099    4.074468 ^ _166_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     3    0.019968    0.660625    0.820191    4.894659 ^ _166_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _080_ (net)
                      0.660625    0.000298    4.894957 ^ _169_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006554    0.448380    0.355580    5.250536 v _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.448380    0.000136    5.250672 v _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004011    0.475245    0.380822    5.631494 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.475245    0.000045    5.631539 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.631539   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359   20.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897417   clock uncertainty
                                  0.000000   20.897417   clock reconvergence pessimism
                                 -0.651082   20.246334   library setup time
                                             20.246334   data required time
---------------------------------------------------------------------------------------------
                                             20.246334   data required time
                                             -5.631539   data arrival time
---------------------------------------------------------------------------------------------
                                             14.614796   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000877    5.177628 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003766    0.463856    0.412312    5.589940 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.463856    0.000070    5.590010 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.590010   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368   20.997427 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897427   clock uncertainty
                                  0.000000   20.897427   clock reconvergence pessimism
                                 -0.648734   20.248692   library setup time
                                             20.248692   data required time
---------------------------------------------------------------------------------------------
                                             20.248692   data required time
                                             -5.590010   data arrival time
---------------------------------------------------------------------------------------------
                                             14.658682   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620502    0.000959    5.177710 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003367    0.445324    0.399464    5.577174 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.445324    0.000033    5.577207 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.577207   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375   20.997435 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897434   clock uncertainty
                                  0.000000   20.897434   clock reconvergence pessimism
                                 -0.644912   20.252522   library setup time
                                             20.252522   data required time
---------------------------------------------------------------------------------------------
                                             20.252522   data required time
                                             -5.577207   data arrival time
---------------------------------------------------------------------------------------------
                                             14.675316   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000514    4.682128 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.038474    0.620501    0.494623    5.176751 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.620501    0.000837    5.177588 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003447    0.453838    0.392381    5.569969 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.453838    0.000033    5.570002 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.570002   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001208   20.997267 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897266   clock uncertainty
                                  0.000000   20.897266   clock reconvergence pessimism
                                 -0.646668   20.250599   library setup time
                                             20.250599   data required time
---------------------------------------------------------------------------------------------
                                             20.250599   data required time
                                             -5.570002   data arrival time
---------------------------------------------------------------------------------------------
                                             14.680596   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004416    0.208633    0.070993    4.070992 ^ ena (in)
                                                         ena (net)
                      0.208633    0.000000    4.070992 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019542    0.614831    0.610622    4.681615 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.614831    0.000480    4.682095 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.005158    0.443064    0.346405    5.028500 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.443064    0.000101    5.028600 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004060    0.597041    0.508614    5.537214 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.597041    0.000078    5.537292 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.537292   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000256   20.996315 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896315   clock uncertainty
                                  0.000000   20.896315   clock reconvergence pessimism
                                 -0.673722   20.222591   library setup time
                                             20.222591   data required time
---------------------------------------------------------------------------------------------
                                             20.222591   data required time
                                             -5.537292   data arrival time
---------------------------------------------------------------------------------------------
                                             14.685301   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003077    6.213343 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213343   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000375   20.989529 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889528   clock uncertainty
                                  0.000000   20.889528   clock reconvergence pessimism
                                  0.355414   21.244942   library recovery time
                                             21.244942   data required time
---------------------------------------------------------------------------------------------
                                             21.244942   data required time
                                             -6.213343   data arrival time
---------------------------------------------------------------------------------------------
                                             15.031599   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003071    6.213337 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213337   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000256   20.996315 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896315   clock uncertainty
                                  0.000000   20.896315   clock reconvergence pessimism
                                  0.357162   21.253475   library recovery time
                                             21.253475   data required time
---------------------------------------------------------------------------------------------
                                             21.253475   data required time
                                             -6.213337   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040138   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067525    0.002789    6.213056 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213056   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563   20.996622 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896622   clock uncertainty
                                  0.000000   20.896622   clock reconvergence pessimism
                                  0.357164   21.253784   library recovery time
                                             21.253784   data required time
---------------------------------------------------------------------------------------------
                                             21.253784   data required time
                                             -6.213056   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040730   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067526    0.002856    6.213123 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213123   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897   20.996956 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.896955   clock uncertainty
                                  0.000000   20.896955   clock reconvergence pessimism
                                  0.357163   21.254120   library recovery time
                                             21.254120   data required time
---------------------------------------------------------------------------------------------
                                             21.254120   data required time
                                             -6.213123   data arrival time
---------------------------------------------------------------------------------------------
                                             15.040997   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003276    6.191495 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191495   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000556   20.989710 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889709   clock uncertainty
                                  0.000000   20.889709   clock reconvergence pessimism
                                  0.396826   21.286535   library recovery time
                                             21.286535   data required time
---------------------------------------------------------------------------------------------
                                             21.286535   data required time
                                             -6.191495   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095040   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003301    6.191521 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191521   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000570   20.989725 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889725   clock uncertainty
                                  0.000000   20.889725   clock reconvergence pessimism
                                  0.396826   21.286551   library recovery time
                                             21.286551   data required time
---------------------------------------------------------------------------------------------
                                             21.286551   data required time
                                             -6.191521   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095030   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002885    6.191105 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191105   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000503   20.989656 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889656   clock uncertainty
                                  0.000000   20.889656   clock reconvergence pessimism
                                  0.396826   21.286482   library recovery time
                                             21.286482   data required time
---------------------------------------------------------------------------------------------
                                             21.286482   data required time
                                             -6.191105   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095378   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002813    6.191032 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191032   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000515   20.989670 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889669   clock uncertainty
                                  0.000000   20.889669   clock reconvergence pessimism
                                  0.396826   21.286495   library recovery time
                                             21.286495   data required time
---------------------------------------------------------------------------------------------
                                             21.286495   data required time
                                             -6.191032   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095463   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002740    6.190959 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190959   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000986   20.564219 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424935   20.989155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000529   20.989683 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.889683   clock uncertainty
                                  0.000000   20.889683   clock reconvergence pessimism
                                  0.396826   21.286509   library recovery time
                                             21.286509   data required time
---------------------------------------------------------------------------------------------
                                             21.286509   data required time
                                             -6.190959   data arrival time
---------------------------------------------------------------------------------------------
                                             15.095551   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001853    6.190073 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190073   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375   20.997435 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897434   clock uncertainty
                                  0.000000   20.897434   clock reconvergence pessimism
                                  0.398450   21.295883   library recovery time
                                             21.295883   data required time
---------------------------------------------------------------------------------------------
                                             21.295883   data required time
                                             -6.190073   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105810   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001654    6.189874 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189874   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359   20.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897417   clock uncertainty
                                  0.000000   20.897417   clock reconvergence pessimism
                                  0.398450   21.295868   library recovery time
                                             21.295868   data required time
---------------------------------------------------------------------------------------------
                                             21.295868   data required time
                                             -6.189874   data arrival time
---------------------------------------------------------------------------------------------
                                             15.105993   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681511    0.001139    6.189358 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189358   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368   20.997427 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897427   clock uncertainty
                                  0.000000   20.897427   clock reconvergence pessimism
                                  0.398450   21.295876   library recovery time
                                             21.295876   data required time
---------------------------------------------------------------------------------------------
                                             21.295876   data required time
                                             -6.189358   data arrival time
---------------------------------------------------------------------------------------------
                                             15.106518   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681510    0.000469    6.188688 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.188688   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026707    0.244883    0.109139   20.109140 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000   20.109140 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094   20.563234 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001009   20.564243 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431816   20.996059 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001208   20.997267 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.897266   clock uncertainty
                                  0.000000   20.897266   clock reconvergence pessimism
                                  0.398450   21.295715   library recovery time
                                             21.295715   data required time
---------------------------------------------------------------------------------------------
                                             21.295715   data required time
                                             -6.188688   data arrival time
---------------------------------------------------------------------------------------------
                                             15.107027   slack (MET)



