Analysis & Synthesis report for spycat
Tue Mar 08 21:50:37 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
 11. State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
 12. State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
 13. State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
 14. State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state
 15. State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state
 16. State Machine - |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Added for RAM Pass-Through Logic
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 25. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 26. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 27. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 28. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 30. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 31. Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 32. Source assignments for spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux_001
 34. Source assignments for spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated
 40. Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated
 41. Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated
 42. Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated
 43. Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated
 44. Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated
 45. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i
 46. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0
 47. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 48. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 49. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 50. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 51. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 52. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 53. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 65. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 66. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 67. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 68. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 69. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 70. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 71. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 72. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 73. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 74. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 75. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 76. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 77. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 78. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 79. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 80. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 81. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 82. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 83. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 84. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 85. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 86. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 87. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0
 88. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator
 89. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
 90. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
 91. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent
 92. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo
 95. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router_001|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002|spycat_computer_mm_interconnect_0_router_002_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter
 99. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
100. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
101. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
102. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
103. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
104. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
105. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
106. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
107. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
108. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
109. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
110. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
111. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
112. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
113. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
114. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
115. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
116. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
117. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter
118. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter
120. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
121. Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
122. Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller
123. Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
124. Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller_001
126. Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
127. Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
128. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u12
129. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u20
130. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u21
131. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u24
132. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u25
133. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u26
134. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1
135. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2
136. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3
137. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28
138. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1
139. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2
140. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3
141. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31
142. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1
143. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U2
144. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U3
145. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4
146. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5
147. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1
148. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2
149. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3
150. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36
151. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u37
152. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_register_ce:u2
153. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u12
154. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u20
155. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u21
156. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u24
157. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u25
158. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u26
159. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1
160. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2
161. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3
162. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28
163. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1
164. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2
165. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3
166. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31
167. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1
168. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U2
169. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U3
170. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4
171. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5
172. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1
173. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2
174. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3
175. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36
176. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u37
177. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_register_ce:u2
178. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u12
179. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u20
180. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u21
181. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u24
182. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u25
183. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u26
184. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1
185. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2
186. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3
187. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28
188. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1
189. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2
190. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3
191. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31
192. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1
193. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U2
194. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U3
195. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4
196. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5
197. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1
198. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2
199. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3
200. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36
201. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u37
202. Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_register_ce:u2
203. Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0
204. Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0
205. Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0
206. Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0
207. Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0
208. Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0
209. altsyncram Parameter Settings by Entity Instance
210. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3"
211. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18"
212. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_edge_det:U3"
213. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U36a"
214. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36"
215. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U35a"
216. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1"
217. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33"
218. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32c"
219. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32b"
220. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32a"
221. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U30"
222. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2"
223. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1"
224. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29"
225. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U28b"
226. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U28a"
227. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u21"
228. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_decode_3to8:u19"
229. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U18"
230. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u12"
231. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U11"
232. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U9"
233. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U7"
234. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U5"
235. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U3"
236. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16"
237. Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts"
238. Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
239. Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller_001"
240. Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
241. Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller"
242. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_irq_mapper_001:irq_mapper_001"
243. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_irq_mapper:irq_mapper"
244. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
245. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter"
246. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
247. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter"
248. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
249. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
250. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
251. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
252. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
253. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
254. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
255. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
256. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
257. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
258. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002|spycat_computer_mm_interconnect_0_router_002_default_decode:the_default_decode"
259. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode"
260. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo"
261. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo"
262. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent"
263. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
264. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
265. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator"
266. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
267. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
268. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
269. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
270. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
271. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
272. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
273. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
274. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
275. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
276. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
277. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
278. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
279. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
280. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
281. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
282. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
283. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
284. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
285. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
286. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
287. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
288. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
289. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
290. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
291. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
292. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
293. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
294. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
295. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
296. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
297. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
298. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
299. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
300. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
301. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0"
302. Port Connectivity Checks: "spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"
303. Port Connectivity Checks: "spycat_computer:u0"
304. Post-Synthesis Netlist Statistics for Top Partition
305. Post-Synthesis Netlist Statistics for Partition spycat_computer_hps_0_hps_io_border:border
306. Elapsed Time Per Partition
307. Analysis & Synthesis Messages
308. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+---------------------------------+-------------------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 08 21:50:37 2022                       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition ;
; Revision Name                   ; spycat                                                      ;
; Top-level Entity Name           ; spycat_computer_top                                         ;
; Family                          ; Cyclone V                                                   ;
; Logic utilization (in ALMs)     ; N/A                                                         ;
; Total registers                 ; 1145                                                        ;
; Total pins                      ; 244                                                         ;
; Total virtual pins              ; 0                                                           ;
; Total block memory bits         ; 656                                                         ;
; Total DSP Blocks                ; 0                                                           ;
; Total HSSI RX PCSs              ; 0                                                           ;
; Total HSSI PMA RX Deserializers ; 0                                                           ;
; Total HSSI TX PCSs              ; 0                                                           ;
; Total HSSI PMA TX Serializers   ; 0                                                           ;
; Total PLLs                      ; 1                                                           ;
; Total DLLs                      ; 1                                                           ;
+---------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6        ;                    ;
; Top-level entity name                                                           ; spycat_computer_top ; spycat             ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 9           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                             ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; ../UART_16550_Files/code/gh_shift_reg_se_sl.vhd                                                             ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_shift_reg_se_sl.vhd                                                                        ;                 ;
; ../UART_16550_Files/code/gh_shift_reg_PL_sl.vhd                                                             ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_shift_reg_PL_sl.vhd                                                                        ;                 ;
; ../UART_16550_Files/code/gh_register_ce.vhd                                                                 ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_register_ce.vhd                                                                            ;                 ;
; ../UART_16550_Files/code/gh_parity_gen_Serial.vhd                                                           ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_parity_gen_Serial.vhd                                                                      ;                 ;
; ../UART_16550_Files/code/gh_jkff.vhd                                                                        ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_jkff.vhd                                                                                   ;                 ;
; ../UART_16550_Files/code/gh_gray2binary.vhd                                                                 ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_gray2binary.vhd                                                                            ;                 ;
; ../UART_16550_Files/code/gh_edge_det_XCD.vhd                                                                ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_edge_det_XCD.vhd                                                                           ;                 ;
; ../UART_16550_Files/code/gh_edge_det.vhd                                                                    ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_edge_det.vhd                                                                               ;                 ;
; ../UART_16550_Files/code/gh_DECODE_3to8.vhd                                                                 ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_DECODE_3to8.vhd                                                                            ;                 ;
; ../UART_16550_Files/code/gh_counter_integer_down.vhd                                                        ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_integer_down.vhd                                                                   ;                 ;
; ../UART_16550_Files/code/gh_counter_down_ce_ld_tc.vhd                                                       ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_down_ce_ld_tc.vhd                                                                  ;                 ;
; ../UART_16550_Files/code/gh_counter_down_ce_ld.vhd                                                          ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_down_ce_ld.vhd                                                                     ;                 ;
; ../UART_16550_Files/code/gh_binary2gray.vhd                                                                 ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_binary2gray.vhd                                                                            ;                 ;
; ../UART_16550_Files/code/gh_baud_rate_gen.vhd                                                               ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_baud_rate_gen.vhd                                                                          ;                 ;
; ../UART_16550_Files/gh_uart_Tx_8bit.vhd                                                                     ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd                                                                                ;                 ;
; ../UART_16550_Files/gh_uart_Rx_8bit.vhd                                                                     ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Rx_8bit.vhd                                                                                ;                 ;
; ../UART_16550_Files/gh_uart_16550_wb_wrapper.vhd                                                            ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd                                                                       ;                 ;
; ../UART_16550_Files/gh_uart_16550.vhd                                                                       ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd                                                                                  ;                 ;
; ../UART_16550_Files/gh_fifo_async16_sr.vhd                                                                  ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_sr.vhd                                                                             ;                 ;
; ../UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd                                                             ; yes             ; User VHDL File               ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd                                                                        ;                 ;
; spycat_computer_top.v                                                                                       ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v                                                                                       ;                 ;
; SerialIODecoder.v                                                                                           ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/SerialIODecoder.v                                                                                           ;                 ;
; OnChipSerialIO.v                                                                                            ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v                                                                                            ;                 ;
; spycat_computer/synthesis/spycat_computer.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v                                                                 ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_reset_controller.v                                              ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_reset_synchronizer.v                                            ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_irq_mapper_001.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_irq_mapper_001.sv                                      ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_irq_mapper.sv                                          ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v                                    ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter.v                  ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_mux.sv                           ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_demux.sv                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_mux.sv                           ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_demux.sv                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router_002.sv                        ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router.sv                            ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_to_external_bus_bridge_0.v                             ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_to_external_bus_bridge_0.v                             ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_hps_0.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0.v                                                ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io.v                                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v                                                            ; spycat_computer ;
; spycat_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0.sv                                                        ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; spycat_computer ;
; spycat_computer/synthesis/submodules/hps_sdram_pll.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_pll.sv                                                       ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io_border.sv                                 ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_fpga_interfaces.sv                               ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_System_PLL.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL.v                                           ; spycat_computer ;
; spycat_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; spycat_computer ;
; spycat_computer/synthesis/submodules/spycat_computer_System_PLL_sys_pll.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL_sys_pll.v                                   ; spycat_computer ;
; altera_pll.v                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                                      ;                 ;
; altddio_out.tdf                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                                                   ;                 ;
; aglobal191.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                                                                    ;                 ;
; stratix_ddio.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                  ;                 ;
; cyclone_ddio.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                  ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                       ;                 ;
; stratix_lcell.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                                                 ;                 ;
; db/ddio_out_uqe.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/ddio_out_uqe.tdf                                                                                         ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                    ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                             ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                    ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                     ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                        ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                                                        ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                      ;                 ;
; db/altsyncram_4gi1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/altsyncram_4gi1.tdf                                                                                      ;                 ;
; db/altsyncram_egi1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/altsyncram_egi1.tdf                                                                                      ;                 ;
; db/altsyncram_2ji1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/altsyncram_2ji1.tdf                                                                                      ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 918            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1406           ;
;     -- 7 input functions                    ; 35             ;
;     -- 6 input functions                    ; 347            ;
;     -- 5 input functions                    ; 241            ;
;     -- 4 input functions                    ; 297            ;
;     -- <=3 input functions                  ; 486            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1065           ;
;                                             ;                ;
; I/O pins                                    ; 244            ;
; I/O registers                               ; 80             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 656            ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 2              ;
;     -- PLLs                                 ; 2              ;
;                                             ;                ;
; Total DLLs                                  ; 1              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 800            ;
; Total fan-out                               ; 10497          ;
; Average fan-out                             ; 3.07           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                       ; Library Name    ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; |spycat_computer_top                                                                           ; 1406 (1)            ; 1065 (1)                  ; 656               ; 0          ; 244  ; 0            ; |spycat_computer_top                                                                                                                                                                                                                                                                                                                                                                        ; spycat_computer_top                               ; work            ;
;    |OnChipSerialIO:SerialIOPorts|                                                              ; 845 (3)             ; 756 (0)                   ; 656               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts                                                                                                                                                                                                                                                                                                                                           ; OnChipSerialIO                                    ; work            ;
;       |SerialIODecoder:b2v_inst|                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|SerialIODecoder:b2v_inst                                                                                                                                                                                                                                                                                                                  ; SerialIODecoder                                   ; work            ;
;       |gh_uart_16550_wb_wrapper:b2v_inst16|                                                    ; 263 (0)             ; 238 (0)                   ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16                                                                                                                                                                                                                                                                                                       ; gh_uart_16550_wb_wrapper                          ; work            ;
;          |gh_edge_det:U3|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_edge_det:U3                                                                                                                                                                                                                                                                                        ; gh_edge_det                                       ; work            ;
;          |gh_uart_16550:U1|                                                                    ; 262 (24)            ; 237 (1)                   ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1                                                                                                                                                                                                                                                                                      ; gh_uart_16550                                     ; work            ;
;             |gh_baud_rate_gen:u27|                                                             ; 28 (8)              ; 34 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                 ; gh_baud_rate_gen                                  ; work            ;
;                |gh_counter_down_ce_ld:U3|                                                      ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                        ; gh_counter_down_ce_ld                             ; work            ;
;                |gh_register_ce:u1|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work            ;
;                |gh_register_ce:u2|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work            ;
;             |gh_counter_down_ce_ld_tc:U36|                                                     ; 26 (26)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                         ; gh_counter_down_ce_ld_tc                          ; work            ;
;             |gh_decode_3to8:u19|                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                   ; gh_decode_3to8                                    ; work            ;
;             |gh_edge_det:U18|                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U28a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U28b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U30|                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32c|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det_XCD:U35a|                                                             ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                 ; gh_edge_det_XCD                                   ; work            ;
;             |gh_edge_det_XCD:U36a|                                                             ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                 ; gh_edge_det_XCD                                   ; work            ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                      ; 42 (36)             ; 45 (45)                   ; 48                ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                          ; gh_fifo_async16_rcsr_wf                           ; work            ;
;                |altsyncram:ram_mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;                   |altsyncram_4gi1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated                                                                                                                                                                                                  ; altsyncram_4gi1                                   ; work            ;
;                |gh_binary2gray:U1|                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                        ; gh_binary2gray                                    ; work            ;
;                |gh_gray2binary:U4|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                        ; gh_gray2binary                                    ; work            ;
;                |gh_gray2binary:U5|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                        ; gh_gray2binary                                    ; work            ;
;             |gh_fifo_async16_sr:U28|                                                           ; 34 (34)             ; 49 (49)                   ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                               ; gh_fifo_async16_sr                                ; work            ;
;                |altsyncram:ram_mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                      ; altsyncram                                        ; work            ;
;                   |altsyncram_egi1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                       ; altsyncram_egi1                                   ; work            ;
;             |gh_jkff:U13|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U14|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U15|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U16|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U22|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U23|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U28c|                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                         ; gh_jkff                                           ; work            ;
;             |gh_jkff:U34|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U35|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_register_ce:u20|                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u21|                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u24|                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u25|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u37|                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_uart_Rx_8bit:U33|                                                              ; 43 (21)             ; 24 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                  ; gh_uart_Rx_8bit                                   ; work            ;
;                |gh_counter_integer_down:u1|                                                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_counter_integer_down:u3|                                                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_jkff:U2c|                                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work            ;
;                |gh_jkff:U2d|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work            ;
;                |gh_jkff:U2e|                                                                   ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work            ;
;                |gh_parity_gen_Serial:U4|                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                          ; gh_parity_gen_Serial                              ; work            ;
;                |gh_shift_reg_se_sl:U2|                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                            ; gh_shift_reg_se_sl                                ; work            ;
;             |gh_uart_Tx_8bit:U29|                                                              ; 46 (20)             ; 24 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                  ; gh_uart_Tx_8bit                                   ; work            ;
;                |gh_counter_integer_down:u1|                                                    ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_counter_integer_down:u3|                                                    ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_parity_gen_Serial:U4|                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                          ; gh_parity_gen_Serial                              ; work            ;
;                |gh_shift_reg_PL_sl:U2|                                                         ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                            ; gh_shift_reg_PL_sl                                ; work            ;
;       |gh_uart_16550_wb_wrapper:b2v_inst18|                                                    ; 310 (0)             ; 280 (0)                   ; 304               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18                                                                                                                                                                                                                                                                                                       ; gh_uart_16550_wb_wrapper                          ; work            ;
;          |gh_edge_det:U3|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_edge_det:U3                                                                                                                                                                                                                                                                                        ; gh_edge_det                                       ; work            ;
;          |gh_register_ce:u2|                                                                   ; 2 (2)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_register_ce:u2                                                                                                                                                                                                                                                                                     ; gh_register_ce                                    ; work            ;
;          |gh_uart_16550:U1|                                                                    ; 307 (59)            ; 271 (1)                   ; 304               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1                                                                                                                                                                                                                                                                                      ; gh_uart_16550                                     ; work            ;
;             |gh_baud_rate_gen:u27|                                                             ; 28 (8)              ; 34 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                 ; gh_baud_rate_gen                                  ; work            ;
;                |gh_counter_down_ce_ld:U3|                                                      ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                        ; gh_counter_down_ce_ld                             ; work            ;
;                |gh_register_ce:u1|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work            ;
;                |gh_register_ce:u2|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                               ; gh_register_ce                                    ; work            ;
;             |gh_counter_down_ce_ld_tc:U36|                                                     ; 26 (26)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                         ; gh_counter_down_ce_ld_tc                          ; work            ;
;             |gh_decode_3to8:u19|                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                   ; gh_decode_3to8                                    ; work            ;
;             |gh_edge_det:U18|                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U28a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U28b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U30|                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32c|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                     ; gh_edge_det                                       ; work            ;
;             |gh_edge_det_XCD:U35a|                                                             ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                 ; gh_edge_det_XCD                                   ; work            ;
;             |gh_edge_det_XCD:U36a|                                                             ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                 ; gh_edge_det_XCD                                   ; work            ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                      ; 42 (36)             ; 53 (53)                   ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                          ; gh_fifo_async16_rcsr_wf                           ; work            ;
;                |altsyncram:ram_mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                 ; altsyncram                                        ; work            ;
;                   |altsyncram_2ji1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                  ; altsyncram_2ji1                                   ; work            ;
;                |gh_binary2gray:U1|                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                        ; gh_binary2gray                                    ; work            ;
;                |gh_gray2binary:U4|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                        ; gh_gray2binary                                    ; work            ;
;                |gh_gray2binary:U5|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                        ; gh_gray2binary                                    ; work            ;
;             |gh_fifo_async16_sr:U28|                                                           ; 33 (33)             ; 49 (49)                   ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                               ; gh_fifo_async16_sr                                ; work            ;
;                |altsyncram:ram_mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                      ; altsyncram                                        ; work            ;
;                   |altsyncram_egi1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                       ; altsyncram_egi1                                   ; work            ;
;             |gh_jkff:U13|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U14|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U15|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U16|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U17|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U17                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U22|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U23|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U28c|                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                         ; gh_jkff                                           ; work            ;
;             |gh_jkff:U34|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U35|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_register_ce:u12|                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u12                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u20|                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u21|                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u24|                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u25|                                                               ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u26|                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u26                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u37|                                                               ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                   ; gh_register_ce                                    ; work            ;
;             |gh_uart_Rx_8bit:U33|                                                              ; 52 (29)             ; 31 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                  ; gh_uart_Rx_8bit                                   ; work            ;
;                |gh_counter_integer_down:u1|                                                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_counter_integer_down:u3|                                                    ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_jkff:U2c|                                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work            ;
;                |gh_jkff:U2d|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work            ;
;                |gh_jkff:U2e|                                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                      ; gh_jkff                                           ; work            ;
;                |gh_parity_gen_Serial:U4|                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                          ; gh_parity_gen_Serial                              ; work            ;
;                |gh_shift_reg_se_sl:U2|                                                         ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                            ; gh_shift_reg_se_sl                                ; work            ;
;             |gh_uart_Tx_8bit:U29|                                                              ; 46 (20)             ; 24 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                  ; gh_uart_Tx_8bit                                   ; work            ;
;                |gh_counter_integer_down:u1|                                                    ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_counter_integer_down:u3|                                                    ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                       ; gh_counter_integer_down                           ; work            ;
;                |gh_parity_gen_Serial:U4|                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                          ; gh_parity_gen_Serial                              ; work            ;
;                |gh_shift_reg_PL_sl:U2|                                                         ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                            ; gh_shift_reg_PL_sl                                ; work            ;
;       |gh_uart_16550_wb_wrapper:b2v_inst3|                                                     ; 262 (0)             ; 238 (0)                   ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3                                                                                                                                                                                                                                                                                                        ; gh_uart_16550_wb_wrapper                          ; work            ;
;          |gh_edge_det:U3|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_edge_det:U3                                                                                                                                                                                                                                                                                         ; gh_edge_det                                       ; work            ;
;          |gh_uart_16550:U1|                                                                    ; 261 (23)            ; 237 (1)                   ; 176               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1                                                                                                                                                                                                                                                                                       ; gh_uart_16550                                     ; work            ;
;             |gh_baud_rate_gen:u27|                                                             ; 28 (8)              ; 34 (2)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27                                                                                                                                                                                                                                                                  ; gh_baud_rate_gen                                  ; work            ;
;                |gh_counter_down_ce_ld:U3|                                                      ; 20 (20)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3                                                                                                                                                                                                                                         ; gh_counter_down_ce_ld                             ; work            ;
;                |gh_register_ce:u1|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work            ;
;                |gh_register_ce:u2|                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2                                                                                                                                                                                                                                                ; gh_register_ce                                    ; work            ;
;             |gh_counter_down_ce_ld_tc:U36|                                                     ; 26 (26)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36                                                                                                                                                                                                                                                          ; gh_counter_down_ce_ld_tc                          ; work            ;
;             |gh_decode_3to8:u19|                                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_decode_3to8:u19                                                                                                                                                                                                                                                                    ; gh_decode_3to8                                    ; work            ;
;             |gh_edge_det:U18|                                                                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U18                                                                                                                                                                                                                                                                       ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U28a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U28a                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U28b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U28b                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U30|                                                                  ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U30                                                                                                                                                                                                                                                                       ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32a|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U32a                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32b|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U32b                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det:U32c|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U32c                                                                                                                                                                                                                                                                      ; gh_edge_det                                       ; work            ;
;             |gh_edge_det_XCD:U35a|                                                             ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det_XCD:U35a                                                                                                                                                                                                                                                                  ; gh_edge_det_XCD                                   ; work            ;
;             |gh_edge_det_XCD:U36a|                                                             ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det_XCD:U36a                                                                                                                                                                                                                                                                  ; gh_edge_det_XCD                                   ; work            ;
;             |gh_fifo_async16_rcsr_wf:U31|                                                      ; 44 (38)             ; 45 (45)                   ; 48                ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31                                                                                                                                                                                                                                                           ; gh_fifo_async16_rcsr_wf                           ; work            ;
;                |altsyncram:ram_mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                                        ; work            ;
;                   |altsyncram_4gi1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated                                                                                                                                                                                                   ; altsyncram_4gi1                                   ; work            ;
;                |gh_binary2gray:U1|                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1                                                                                                                                                                                                                                         ; gh_binary2gray                                    ; work            ;
;                |gh_gray2binary:U4|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4                                                                                                                                                                                                                                         ; gh_gray2binary                                    ; work            ;
;                |gh_gray2binary:U5|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5                                                                                                                                                                                                                                         ; gh_gray2binary                                    ; work            ;
;             |gh_fifo_async16_sr:U28|                                                           ; 33 (33)             ; 49 (49)                   ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28                                                                                                                                                                                                                                                                ; gh_fifo_async16_sr                                ; work            ;
;                |altsyncram:ram_mem_rtl_0|                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0                                                                                                                                                                                                                                       ; altsyncram                                        ; work            ;
;                   |altsyncram_egi1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                        ; altsyncram_egi1                                   ; work            ;
;             |gh_jkff:U13|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U13                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U14|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U14                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U15|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U15                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U16|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U16                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U22|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U22                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U23|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U23                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U28c|                                                                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U28c                                                                                                                                                                                                                                                                          ; gh_jkff                                           ; work            ;
;             |gh_jkff:U34|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U34                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_jkff:U35|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U35                                                                                                                                                                                                                                                                           ; gh_jkff                                           ; work            ;
;             |gh_register_ce:u20|                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u20                                                                                                                                                                                                                                                                    ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u21|                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u21                                                                                                                                                                                                                                                                    ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u24|                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u24                                                                                                                                                                                                                                                                    ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u25|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u25                                                                                                                                                                                                                                                                    ; gh_register_ce                                    ; work            ;
;             |gh_register_ce:u37|                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u37                                                                                                                                                                                                                                                                    ; gh_register_ce                                    ; work            ;
;             |gh_uart_Rx_8bit:U33|                                                              ; 43 (21)             ; 24 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33                                                                                                                                                                                                                                                                   ; gh_uart_Rx_8bit                                   ; work            ;
;                |gh_counter_integer_down:u1|                                                    ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1                                                                                                                                                                                                                                        ; gh_counter_integer_down                           ; work            ;
;                |gh_counter_integer_down:u3|                                                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3                                                                                                                                                                                                                                        ; gh_counter_integer_down                           ; work            ;
;                |gh_jkff:U2c|                                                                   ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2c                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work            ;
;                |gh_jkff:U2d|                                                                   ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2d                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work            ;
;                |gh_jkff:U2e|                                                                   ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_jkff:U2e                                                                                                                                                                                                                                                       ; gh_jkff                                           ; work            ;
;                |gh_parity_gen_Serial:U4|                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                           ; gh_parity_gen_Serial                              ; work            ;
;                |gh_shift_reg_se_sl:U2|                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2                                                                                                                                                                                                                                             ; gh_shift_reg_se_sl                                ; work            ;
;             |gh_uart_Tx_8bit:U29|                                                              ; 46 (20)             ; 24 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29                                                                                                                                                                                                                                                                   ; gh_uart_Tx_8bit                                   ; work            ;
;                |gh_counter_integer_down:u1|                                                    ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1                                                                                                                                                                                                                                        ; gh_counter_integer_down                           ; work            ;
;                |gh_counter_integer_down:u3|                                                    ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3                                                                                                                                                                                                                                        ; gh_counter_integer_down                           ; work            ;
;                |gh_parity_gen_Serial:U4|                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4                                                                                                                                                                                                                                           ; gh_parity_gen_Serial                              ; work            ;
;                |gh_shift_reg_PL_sl:U2|                                                         ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2                                                                                                                                                                                                                                             ; gh_shift_reg_PL_sl                                ; work            ;
;    |spycat_computer:u0|                                                                        ; 560 (0)             ; 308 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0                                                                                                                                                                                                                                                                                                                                                     ; spycat_computer                                   ; spycat_computer ;
;       |altera_reset_controller:rst_controller_001|                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                           ; spycat_computer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; spycat_computer ;
;       |altera_reset_controller:rst_controller|                                                 ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; spycat_computer ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; spycat_computer ;
;       |spycat_computer_System_PLL:system_pll|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_System_PLL:system_pll                                                                                                                                                                                                                                                                                                               ; spycat_computer_System_PLL                        ; spycat_computer ;
;          |spycat_computer_System_PLL_sys_pll:sys_pll|                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                    ; spycat_computer_System_PLL_sys_pll                ; spycat_computer ;
;             |altera_pll:altera_pll_i|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                            ; altera_pll                                        ; work            ;
;       |spycat_computer_hps_0:hps_0|                                                            ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0                                                                                                                                                                                                                                                                                                                         ; spycat_computer_hps_0                             ; spycat_computer ;
;          |spycat_computer_hps_0_fpga_interfaces:fpga_interfaces|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                   ; spycat_computer_hps_0_fpga_interfaces             ; spycat_computer ;
;          |spycat_computer_hps_0_hps_io:hps_io|                                                 ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                     ; spycat_computer_hps_0_hps_io                      ; spycat_computer ;
;             |spycat_computer_hps_0_hps_io_border:border|                                       ; 1 (1)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; spycat_computer_hps_0_hps_io_border               ; spycat_computer ;
;                |hps_sdram:hps_sdram_inst|                                                      ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; spycat_computer ;
;                   |altera_mem_if_dll_cyclonev:dll|                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; spycat_computer ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; spycat_computer ;
;                   |altera_mem_if_oct_cyclonev:oct|                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; spycat_computer ;
;                   |hps_sdram_p0:p0|                                                            ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; spycat_computer ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                    ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; spycat_computer ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                               ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; spycat_computer ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; spycat_computer ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; spycat_computer ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; spycat_computer ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; spycat_computer ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; spycat_computer ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; spycat_computer ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                    ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; spycat_computer ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|    ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; spycat_computer ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; spycat_computer ;
;                   |hps_sdram_pll:pll|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; spycat_computer ;
;       |spycat_computer_mm_interconnect_0:mm_interconnect_0|                                    ; 539 (0)             ; 252 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                 ; spycat_computer_mm_interconnect_0                 ; spycat_computer ;
;          |altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|        ; 13 (13)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; spycat_computer ;
;          |altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|          ; 35 (35)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; spycat_computer ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                           ; 101 (55)            ; 22 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                       ; altera_merlin_axi_master_ni                       ; spycat_computer ;
;             |altera_merlin_address_alignment:align_address_to_size|                            ; 46 (46)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                 ; altera_merlin_address_alignment                   ; spycat_computer ;
;          |altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|     ; 119 (0)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; spycat_computer ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|  ; 119 (118)           ; 97 (97)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; spycat_computer ;
;                |altera_merlin_address_alignment:align_address_to_size|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; spycat_computer ;
;          |altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|               ; 38 (7)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; spycat_computer ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                    ; 31 (31)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; spycat_computer ;
;          |altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator|     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; spycat_computer ;
;          |altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter| ; 84 (84)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; spycat_computer ;
;          |altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter| ; 41 (41)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter                                                                                                                                                                                                             ; altera_merlin_width_adapter                       ; spycat_computer ;
;          |spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|                                   ; 104 (99)            ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                               ; spycat_computer_mm_interconnect_0_cmd_mux         ; spycat_computer ;
;             |altera_merlin_arbitrator:arb|                                                     ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; spycat_computer ;
;          |spycat_computer_mm_interconnect_0_rsp_demux:rsp_demux|                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                           ; spycat_computer_mm_interconnect_0_rsp_demux       ; spycat_computer ;
;       |spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|                      ; 19 (19)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |spycat_computer_top|spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0                                                                                                                                                                                                                                                                                   ; spycat_computer_to_external_bus_bridge_0          ; spycat_computer ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 3            ; 16           ; 3            ; 48   ; None ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 11           ; 16           ; 11           ; 176  ; None ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 16           ; 3            ; 16           ; 3            ; 48   ; None ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                       ; IP Include File      ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                           ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0                                                                                                                                                                                                               ; spycat_computer.qsys ;
; Altera ; altera_hps                     ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0                                                                                                                                                                                   ; spycat_computer.qsys ;
; Altera ; altera_hps_io                  ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io                                                                                                                                               ; spycat_computer.qsys ;
; Altera ; altera_irq_mapper              ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_irq_mapper:irq_mapper                                                                                                                                                                         ; spycat_computer.qsys ;
; Altera ; altera_irq_mapper              ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_irq_mapper_001:irq_mapper_001                                                                                                                                                                 ; spycat_computer.qsys ;
; Altera ; altera_mm_interconnect         ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0                                                                                                                                                           ; spycat_computer.qsys ;
; Altera ; altera_avalon_st_adapter       ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                     ; spycat_computer.qsys ;
; Altera ; error_adapter                  ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; spycat_computer.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                     ; spycat_computer.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                 ; spycat_computer.qsys ;
; Altera ; altera_merlin_multiplexer      ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                         ; spycat_computer.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                 ; spycat_computer.qsys ;
; Altera ; altera_merlin_router           ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router                                                                                                           ; spycat_computer.qsys ;
; Altera ; altera_merlin_router           ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router_001                                                                                                       ; spycat_computer.qsys ;
; Altera ; altera_merlin_router           ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002                                                                                                   ; spycat_computer.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                     ; spycat_computer.qsys ;
; Altera ; altera_merlin_multiplexer      ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                         ; spycat_computer.qsys ;
; Altera ; altera_merlin_multiplexer      ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                     ; spycat_computer.qsys ;
; Altera ; altera_merlin_slave_agent      ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent                                                                                     ; spycat_computer.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo                                                                              ; spycat_computer.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo                                                                                ; spycat_computer.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter                                                                           ; spycat_computer.qsys ;
; Altera ; altera_merlin_width_adapter    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter                                                                       ; spycat_computer.qsys ;
; Altera ; altera_merlin_width_adapter    ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter                                                                       ; spycat_computer.qsys ;
; Altera ; altera_merlin_slave_translator ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator                                                                           ; spycat_computer.qsys ;
; Altera ; altera_reset_controller        ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|altera_reset_controller:rst_controller                                                                                                                                                                        ; spycat_computer.qsys ;
; Altera ; altera_reset_controller        ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                    ; spycat_computer.qsys ;
; Altera ; altera_pll                     ; 19.1    ; N/A          ; N/A          ; |spycat_computer_top|spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll                                                                                                                              ; spycat_computer.qsys ;
+--------+--------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+----------------------+
; Name                ; R_state.break_err ; R_state.R_stop_bit ; R_state.R_parity ; R_state.shift_data ; R_state.R_start_bit ; R_state.idle         ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+----------------------+
; R_state.idle        ; 0                 ; 0                  ; 0                ; 0                  ; 0                   ; 0                    ;
; R_state.R_start_bit ; 0                 ; 0                  ; 0                ; 0                  ; 1                   ; 1                    ;
; R_state.shift_data  ; 0                 ; 0                  ; 0                ; 1                  ; 0                   ; 1                    ;
; R_state.R_parity    ; 0                 ; 0                  ; 1                ; 0                  ; 0                   ; 1                    ;
; R_state.R_stop_bit  ; 0                 ; 1                  ; 0                ; 0                  ; 0                   ; 1                    ;
; R_state.break_err   ; 1                 ; 0                  ; 0                ; 0                  ; 0                   ; 1                    ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+--------------------+
; Name                ; T_state.s_stop_bit2 ; T_state.s_stop_bit ; T_state.s_parity ; T_state.shift_data ; T_state.s_start_bit ; T_state.idle       ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+--------------------+
; T_state.idle        ; 0                   ; 0                  ; 0                ; 0                  ; 0                   ; 0                  ;
; T_state.s_start_bit ; 0                   ; 0                  ; 0                ; 0                  ; 1                   ; 1                  ;
; T_state.shift_data  ; 0                   ; 0                  ; 0                ; 1                  ; 0                   ; 1                  ;
; T_state.s_parity    ; 0                   ; 0                  ; 1                ; 0                  ; 0                   ; 1                  ;
; T_state.s_stop_bit  ; 0                   ; 1                  ; 0                ; 0                  ; 0                   ; 1                  ;
; T_state.s_stop_bit2 ; 1                   ; 0                  ; 0                ; 0                  ; 0                   ; 1                  ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+-----------------------+
; Name                ; R_state.break_err ; R_state.R_stop_bit ; R_state.R_parity ; R_state.shift_data ; R_state.R_start_bit ; R_state.idle          ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+-----------------------+
; R_state.idle        ; 0                 ; 0                  ; 0                ; 0                  ; 0                   ; 0                     ;
; R_state.R_start_bit ; 0                 ; 0                  ; 0                ; 0                  ; 1                   ; 1                     ;
; R_state.shift_data  ; 0                 ; 0                  ; 0                ; 1                  ; 0                   ; 1                     ;
; R_state.R_parity    ; 0                 ; 0                  ; 1                ; 0                  ; 0                   ; 1                     ;
; R_state.R_stop_bit  ; 0                 ; 1                  ; 0                ; 0                  ; 0                   ; 1                     ;
; R_state.break_err   ; 1                 ; 0                  ; 0                ; 0                  ; 0                   ; 1                     ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+---------------------+
; Name                ; T_state.s_stop_bit2 ; T_state.s_stop_bit ; T_state.s_parity ; T_state.shift_data ; T_state.s_start_bit ; T_state.idle        ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+---------------------+
; T_state.idle        ; 0                   ; 0                  ; 0                ; 0                  ; 0                   ; 0                   ;
; T_state.s_start_bit ; 0                   ; 0                  ; 0                ; 0                  ; 1                   ; 1                   ;
; T_state.shift_data  ; 0                   ; 0                  ; 0                ; 1                  ; 0                   ; 1                   ;
; T_state.s_parity    ; 0                   ; 0                  ; 1                ; 0                  ; 0                   ; 1                   ;
; T_state.s_stop_bit  ; 0                   ; 1                  ; 0                ; 0                  ; 0                   ; 1                   ;
; T_state.s_stop_bit2 ; 1                   ; 0                  ; 0                ; 0                  ; 0                   ; 1                   ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_state ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+-----------------------+
; Name                ; R_state.break_err ; R_state.R_stop_bit ; R_state.R_parity ; R_state.shift_data ; R_state.R_start_bit ; R_state.idle          ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+-----------------------+
; R_state.idle        ; 0                 ; 0                  ; 0                ; 0                  ; 0                   ; 0                     ;
; R_state.R_start_bit ; 0                 ; 0                  ; 0                ; 0                  ; 1                   ; 1                     ;
; R_state.shift_data  ; 0                 ; 0                  ; 0                ; 1                  ; 0                   ; 1                     ;
; R_state.R_parity    ; 0                 ; 0                  ; 1                ; 0                  ; 0                   ; 1                     ;
; R_state.R_stop_bit  ; 0                 ; 1                  ; 0                ; 0                  ; 0                   ; 1                     ;
; R_state.break_err   ; 1                 ; 0                  ; 0                ; 0                  ; 0                   ; 1                     ;
+---------------------+-------------------+--------------------+------------------+--------------------+---------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|T_state ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+---------------------+
; Name                ; T_state.s_stop_bit2 ; T_state.s_stop_bit ; T_state.s_parity ; T_state.shift_data ; T_state.s_start_bit ; T_state.idle        ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+---------------------+
; T_state.idle        ; 0                   ; 0                  ; 0                ; 0                  ; 0                   ; 0                   ;
; T_state.s_start_bit ; 0                   ; 0                  ; 0                ; 0                  ; 1                   ; 1                   ;
; T_state.shift_data  ; 0                   ; 0                  ; 0                ; 1                  ; 0                   ; 1                   ;
; T_state.s_parity    ; 0                   ; 0                  ; 1                ; 0                  ; 0                   ; 1                   ;
; T_state.s_stop_bit  ; 0                   ; 1                  ; 0                ; 0                  ; 0                   ; 1                   ;
; T_state.s_stop_bit2 ; 1                   ; 0                  ; 0                ; 0                  ; 0                   ; 1                   ;
+---------------------+---------------------+--------------------+------------------+--------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                        ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U9|Q0                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U9|Q1                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U7|Q0                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U7|Q1                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U5|Q0                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U5|Q1                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U3|Q0                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U3|Q1                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U9|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U9|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U7|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U7|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U5|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U5|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U3|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U3|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U9|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U9|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U7|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U7|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U5|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U5|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U3|Q0                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U3|Q1                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40,68]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator|av_chipselect_pre                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..6]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[0..6]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[0..6]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_address_field[1]                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[52..63]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_channel[0,1]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U10|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U8|iQ                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U6|iQ                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U4|iQ                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U11|Q1                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U11|Q0                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U10|iQ                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U8|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U6|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U4|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U11|Q1                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U11|Q0                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U10|iQ                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U8|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U6|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U4|iQ                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U11|Q1                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U11|Q0                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[4]                                                                                                                                            ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                                                                                                                                          ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[4]                                                                                                                                            ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                          ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[2]                                                                                                                                          ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]                                                                                                                                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[1]                                                                                                                                          ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[1]                                                                                                                                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[0]                                                                                                                                          ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[0]                                                                                                                                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[4]                                                                                                                                                 ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]                                                                                                                                               ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[4]                                                                                                                                                 ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                               ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[2]                                                                                                                                               ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[2]                                                                                                                                            ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[0]                                                                                                                                               ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[0]                                                                                                                                            ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[4]                                                                                                                                           ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[4]                                                                                                                                                ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]                                                                                                                                              ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[4]                                                                                                                                                ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                              ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[2]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[2]                                                                                                                                           ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[1]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]                                                                                                                                           ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[0]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[0]                                                                                                                                           ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]          ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]          ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]          ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[42]          ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][16]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                  ;
; spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[9..15]                                                                                                                                                          ; Merged with spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[8]                                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[1]                                                                                                                                               ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]                                                                                                                                            ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[4]                                                                                                                                           ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR[4]                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[0]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[0]                                                                                                                                           ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][9]                                                                                                        ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][13]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][12]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][8]                                                                                                        ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][11]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][14]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][10]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][39]                                                                                                         ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][42]                                                                                                    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[4]                                                                                                                                                ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                              ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[2]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[2]                                                                                                                                           ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[1]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]                                                                                                                                           ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][42]                                                                                                         ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][39]                                                                                                    ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][17]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|response_status_reg[1]                                                                                    ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|response_status_reg[0]                                                                               ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][13]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][8]                                                                                                        ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[4]                                                                                                                                           ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[2]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[1]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[1]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[0]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[0]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[4]                                                                                                                                           ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[2]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[1]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[1]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[0]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[0]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[4]                                                                                                                                                ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[4]                                                                                                                                              ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]              ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10] ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]  ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]               ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u20|Q[3]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u20|Q[3]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[8]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][16]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|response_status_reg[0]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[1][15]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[8..15]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|byte_cnt_reg[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[4]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[3]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[3]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[4]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                         ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[3]                                                                                                                                         ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[3]                                                                                                                                      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[4]                                                                                                                                          ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD[4]                                                                                                                                          ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[3]                                                                                                                                          ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[3]                                                                                                                                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[4]                                                                                                                                               ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                               ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[3]                                                                                                                                               ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[3]                                                                                                                                            ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[4]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                              ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[3]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[3]                                                                                                                                           ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[4]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD[4]                                                                                                                                              ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[3]                                                                                                                                              ; Merged with OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[3]                                                                                                                                           ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][38]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][37]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][35]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][34]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][33]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][32]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][31]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][30]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][29]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][28]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][27]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][26]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][25]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][24]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][23]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][22]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][21]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                        ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][20]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16..20]                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|address_reg[16..20]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][38]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][37]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][36]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][35]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][34]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][33]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][32]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][31]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][30]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][29]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][28]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][27]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][26]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][25]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][24]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][23]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][22]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][21]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][20]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][58]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16..20]      ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][57]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][56]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][55]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][54]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16..20]  ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2..6]       ; Lost fanout                                                                                                                                                                                                                                                                 ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator|waitrequest_reset_override                                                                                    ; Merged with spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold            ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60,61]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..6] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][61]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][61]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 340                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_use_reg                                                                                  ; Stuck at GND                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                         ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                         ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_endofpacket,                                                                                     ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[15],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[12],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[11],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[10],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[9],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[8],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[7],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[6],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[5],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[4],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[3],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[2],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[1],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_data_field[0],                                                                                   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[63],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[62],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[61],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[60],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[59],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[58],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[57],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[56],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[55],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[54],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[53],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_last_field[52],                                                                                  ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_channel[1],                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_channel[0],                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_response_status_field[1],                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|p0_reg_response_status_field[0],                                                                        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][16],                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|response_status_reg[0],                                                                                 ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo|mem[0][10],                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[10],                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[11],                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[12],                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[13],                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[14],                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[15],                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][61],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][60]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator|av_chipselect_pre                                                                               ; Stuck at GND                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],        ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],        ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3]  ;
; spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[8]                                                                                                                                                ; Stuck at GND                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[8],                                                                                            ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|data_reg[9],                                                                                            ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                    ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                           ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61],            ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60],            ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][61],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][60]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][38],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][58],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][38],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][58],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],   ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]        ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][20],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][54],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][20],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][54],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]        ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][21],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][55],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][21],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][55],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]        ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][22],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][56],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][22],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][56],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]        ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][23],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][57],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][23],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][57],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]        ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U9|Q0                                                                                                                                                     ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U10|iQ,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U11|Q0,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                        ;                                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u20|Q[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u20|Q[3]                                                                                                                                                          ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                         ;
;                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                         ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                         ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                               ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                          ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                           ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][36],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][36],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]    ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][35],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][35],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]    ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][34],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][34],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]    ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][37],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][37],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U7|Q0                                                                                                                                                     ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U8|iQ,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U11|Q1                                                                                                                                                                ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U9|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U10|iQ,                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U11|Q0                                                                                                                                                               ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U7|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U8|iQ,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U11|Q1                                                                                                                                                               ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U9|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U10|iQ,                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U11|Q0                                                                                                                                                               ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][33],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][33]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][32],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][32]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][31],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][31]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][30],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][30]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][29],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][29]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                         ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][28],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][28]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][27],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][27]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][26],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][26]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][25],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][25]                                                                                                       ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                          ; Lost Fanouts                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[0][24],                                                                                                      ;
;                                                                                                                                                                                                                                                        ;                                ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][24]                                                                                                       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U7|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U8|iQ,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U11|Q1                                                                                                                                                               ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U5|Q0                                                                                                                                                     ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U6|iQ                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_edge_det:U3|Q0                                                                                                                                                     ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_jkff:U4|iQ                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U5|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U6|iQ                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_edge_det:U3|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_jkff:U4|iQ                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68] ; Stuck at GND                   ; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                       ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U3|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U4|iQ                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U5|Q0                                                                                                                                                    ; Stuck at GND                   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U6|iQ                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1065  ;
; Number of registers using Synchronous Clear  ; 118   ;
; Number of registers using Synchronous Load   ; 92    ;
; Number of registers using Asynchronous Clear ; 258   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 586   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; 265     ;
; spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                               ; 65      ;
; spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; 1       ;
; spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 22      ;
; spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; 1       ;
; spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; Total number of inverted registers = 8                                                                                                                                    ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                          ; RAM Name                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[0]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[1]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[2]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[3]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[4]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[5]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[6]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[7]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[8]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[9]   ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[10]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[11]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0  ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[0]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[1]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[2]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[3]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[4]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[5]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[6]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[7]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[8]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[9]        ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[10]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[11]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[12]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[13]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[14]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[15]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[16]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0       ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[0]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[1]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[2]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[3]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[4]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[5]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[6]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[7]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[8]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[9]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[10] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[11] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[12] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[13] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[14] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[15] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[16] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[17] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[18] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[19] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[0]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[1]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[2]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[3]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[4]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[5]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[6]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[7]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[8]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[9]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[10]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[11]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[12]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[13]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[14]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[15]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[16]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[0]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[1]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[2]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[3]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[4]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[5]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[6]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[7]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[8]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[9]  ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[10] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0_bypass[11] ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0 ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[0]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[1]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[2]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[3]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[4]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[5]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[6]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[7]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[8]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[9]       ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[10]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[11]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[12]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[13]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[14]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[15]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0_bypass[16]      ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0      ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[8]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[4]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[9]                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[4]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[9]                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[5]                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |spycat_computer_top|spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|time_out_counter[0]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[3]                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[1]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[4]                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[1]                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[3]                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[2]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[3]                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[2]                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GCwc[4]                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD_GC[0]                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GCwc[4]                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD_GC[2]                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[11]                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[15]                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3|iQ[2]                                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |spycat_computer_top|spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0|avalon_readdata[6]                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[0]                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[3]                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2|iQ[3]                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR_GC[0]                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_WR_GC[0]                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_WR[3]                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[2]                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[1]                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1|iQ[3]                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1|iQ[2]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[0]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[2]                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[3]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[3]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3|iQ[1]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3|iQ[0]                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[2]                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[4]                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2|iQ[6]                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[6]                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[7]                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36|iQ[7]                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                               ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_register_ce:u2|Q[5]                                                                                                                                                                                ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_register_ce:u2|Q[0]                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_nstate                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|num_bits[0]                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_nstate                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|num_bits[3]                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|R_nstate                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|num_bits[0]                                                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|add_RD                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|add_RD                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|out_data[45]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|out_data[18]                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_decode_3to8:u19|Y                                                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|ShiftRight0                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|D[4]                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |spycat_computer_top|spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector8                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                       ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                        ;
; IP_TOOL_VERSION                       ; 19.1                  ; -    ; -                                                                                                                        ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                        ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                        ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                        ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                        ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                          ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                           ;
; IP_TOOL_VERSION                       ; 19.1                             ; -    ; -                                                                                                           ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                           ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                      ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                          ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                           ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                         ;
; IP_TOOL_VERSION                       ; 19.1              ; -    ; -                                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                        ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                         ;
; IP_TOOL_VERSION                       ; 19.1              ; -    ; -                                                                                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                         ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                         ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                     ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                  ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_2ji1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0|altsyncram_4gi1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0|altsyncram_egi1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                   ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                   ;
; pll_type                             ; General                ; String                                                                                                   ;
; pll_subtype                          ; General                ; String                                                                                                   ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                           ;
; operation_mode                       ; direct                 ; String                                                                                                   ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                           ;
; data_rate                            ; 0                      ; Signed Integer                                                                                           ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                           ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                                                                   ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                                                                                   ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                   ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                   ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                   ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                           ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                   ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                   ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                           ;
; clock_name_0                         ;                        ; String                                                                                                   ;
; clock_name_1                         ;                        ; String                                                                                                   ;
; clock_name_2                         ;                        ; String                                                                                                   ;
; clock_name_3                         ;                        ; String                                                                                                   ;
; clock_name_4                         ;                        ; String                                                                                                   ;
; clock_name_5                         ;                        ; String                                                                                                   ;
; clock_name_6                         ;                        ; String                                                                                                   ;
; clock_name_7                         ;                        ; String                                                                                                   ;
; clock_name_8                         ;                        ; String                                                                                                   ;
; clock_name_global_0                  ; false                  ; String                                                                                                   ;
; clock_name_global_1                  ; false                  ; String                                                                                                   ;
; clock_name_global_2                  ; false                  ; String                                                                                                   ;
; clock_name_global_3                  ; false                  ; String                                                                                                   ;
; clock_name_global_4                  ; false                  ; String                                                                                                   ;
; clock_name_global_5                  ; false                  ; String                                                                                                   ;
; clock_name_global_6                  ; false                  ; String                                                                                                   ;
; clock_name_global_7                  ; false                  ; String                                                                                                   ;
; clock_name_global_8                  ; false                  ; String                                                                                                   ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                           ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                           ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                   ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                   ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                           ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                           ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                   ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                   ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                   ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                   ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                   ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                   ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                   ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                   ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                   ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                   ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                   ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                   ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                   ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                   ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                   ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                   ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                   ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                   ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                   ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                   ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                           ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                   ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                   ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                   ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                           ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                           ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                           ;
; pll_slf_rst                          ; false                  ; String                                                                                                   ;
; pll_bw_sel                           ; low                    ; String                                                                                                   ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                   ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                           ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                           ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                           ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                           ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                   ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                   ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                   ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                   ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                   ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                           ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                   ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                   ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                   ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                   ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                   ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                   ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                           ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                   ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                   ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                     ;
; S2F_Width      ; 2     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                         ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                       ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                       ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                       ;
; REF_CLK_FREQ               ; 125.0 MHz ; String                                                                                                                                                                       ;
; REF_CLK_PERIOD_PS          ; 8000      ; Signed Integer                                                                                                                                                               ;
; PLL_MEM_CLK_FREQ_STR       ; 300.0 MHz ; String                                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_STR     ; 300.0 MHz ; String                                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                       ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3334 ps   ; String                                                                                                                                                                       ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3334 ps   ; String                                                                                                                                                                       ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                       ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                       ;
; WRITE_CLK_PHASE            ; 2500 ps   ; String                                                                                                                                                                       ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                       ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                      ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                    ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                    ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                            ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                            ;
; MEM_IF_ADDR_WIDTH                    ; 13               ; Signed Integer                                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DM_WIDTH                      ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQ_WIDTH                      ; 8                ; Signed Integer                                                                                                                                            ;
; MEM_IF_DQS_WIDTH                     ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_READ_DQS_WIDTH                ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_WRITE_DQS_WIDTH               ; 1                ; Signed Integer                                                                                                                                            ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                            ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                            ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                            ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                            ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                            ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                            ;
; MR1_RTT                              ; 0                ; Signed Integer                                                                                                                                            ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                            ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                            ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                            ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                    ;
; TB_MEM_CLK_FREQ                      ; 300.0            ; String                                                                                                                                                    ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                    ;
; TB_MEM_DQ_WIDTH                      ; 8                ; String                                                                                                                                                    ;
; TB_MEM_DQS_WIDTH                     ; 1                ; String                                                                                                                                                    ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                    ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                    ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                    ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                              ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                              ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                      ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                      ;
; MEM_ADDRESS_WIDTH               ; 13               ; Signed Integer                                                                                                                                                                                      ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                      ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DQS_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DM_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_DQ_WIDTH                    ; 8                ; Signed Integer                                                                                                                                                                                      ;
; MEM_READ_DQS_WIDTH              ; 1                ; Signed Integer                                                                                                                                                                                      ;
; MEM_WRITE_DQS_WIDTH             ; 1                ; Signed Integer                                                                                                                                                                                      ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                      ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                                      ;
; MR1_RTT                         ; 0                ; Signed Integer                                                                                                                                                                                      ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                                      ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                              ;
; TB_MEM_CLK_FREQ                 ; 300.0            ; String                                                                                                                                                                                              ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                              ;
; TB_MEM_DQ_WIDTH                 ; 8                ; String                                                                                                                                                                                              ;
; TB_MEM_DQS_WIDTH                ; 1                ; String                                                                                                                                                                                              ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                              ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                      ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                              ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                      ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                              ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                              ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                            ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                    ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 8         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 1         ; Signed Integer                                                                                                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                            ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                           ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                         ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                  ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                  ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                        ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                        ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                              ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                              ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DQS_WIDTH   ; 1     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DQ_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_DM_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                              ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH                          ; 22                                                               ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH                          ; 16                                                               ; Signed Integer                                                                                                                              ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_DQS_WIDTH                        ; 1                                                                ; Signed Integer                                                                                                                              ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                                                                                                              ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                              ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_DM_WIDTH                            ; 2                                                                ; Signed Integer                                                                                                                              ;
; AFI_DQ_WIDTH                            ; 16                                                               ; Signed Integer                                                                                                                              ;
; AFI_WRITE_DQS_WIDTH                     ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                              ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                              ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                              ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                              ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                              ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                              ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                              ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                      ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_8                                                         ; String                                                                                                                                      ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                      ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                      ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                      ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                      ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                      ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                      ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_16_BIT                                                ; String                                                                                                                                      ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                      ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                      ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                      ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                      ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                      ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                      ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                      ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                      ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                      ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_8                                                     ; String                                                                                                                                      ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                      ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                      ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_1                                                      ; String                                                                                                                                      ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_8                                                  ; String                                                                                                                                      ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                      ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_12                                                    ; String                                                                                                                                      ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                      ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                      ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                                                                                                      ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                                                                      ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                      ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                      ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                      ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                      ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                      ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                      ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                      ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                      ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                                                                                                                      ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                      ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                      ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                              ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_MEM_IF_TREFI                       ; 2101                                                             ; Signed Integer                                                                                                                              ;
; INTG_MEM_IF_TRFC                        ; 23                                                               ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                              ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                             ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                              ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                    ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                        ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                              ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                      ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                              ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                                                                                                                      ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                              ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; AW             ; 14    ; Signed Integer                                                                                           ;
; EAB            ; 1     ; Signed Integer                                                                                           ;
; OW             ; 15    ; Signed Integer                                                                                           ;
; DW             ; 15    ; Signed Integer                                                                                           ;
; BW             ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                            ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                            ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                            ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                            ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                            ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                            ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                            ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                            ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                            ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                            ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                          ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                          ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 43    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 40    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router_001|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002|spycat_computer_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                                                  ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 66    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 52    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 41    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 42    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 46    ; Signed Integer                                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 58    ; Signed Integer                                                                                                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 38    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 39    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 45    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 51    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 52    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 58    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 59    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 61    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 44    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 62    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 63    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 41    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 59    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 38    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 39    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 45    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 59    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 61    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 44    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 62    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 63    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                              ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                                              ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                              ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                              ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                              ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                                              ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                  ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                  ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u20 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u21 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u24 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u25 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u26 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 15    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 8     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 11    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 15    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 8     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 10    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u37 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_register_ce:u2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u12 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u20 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u21 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u24 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u25 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u26 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 15    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 8     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 11    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 15    ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 8     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 10    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_register_ce:u37 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_register_ce:u2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u12 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u20 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u21 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u24 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u25 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u26 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_register_ce:u2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 15    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 8     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 11    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 5     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 15    ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; max_count      ; 8     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; size           ; 10    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_register_ce:u37 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_register_ce:u2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; size           ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 3                    ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_egi1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 11                   ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 11                   ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2ji1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_egi1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 3                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 3                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4gi1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_egi1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                      ;
; Entity Instance                           ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 3                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 11                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 11                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 3                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 8                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3"                                             ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wb_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wb_ack_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dtrn     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rtsn     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out1n    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out2n    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; txrdyn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rxrdyn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b_clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18"                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wb_ack_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dtrn     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rtsn     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out1n    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out2n    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; txrdyn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rxrdyn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b_clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_edge_det:U3"    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U36a" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; d[5..0] ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; q       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U35a" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_counter_integer_down:u1" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                         ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; d[3..1] ; Input ; Info     ; Stuck at VCC                                                                                                                    ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                    ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33" ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------+
; num_bits[31..4] ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32c" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32b" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U32a" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U30" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; q[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; d[0] ; Input ; Info     ; Stuck at VCC                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29" ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------+
; num_bits[31..4] ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U28b" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U28a" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                             ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u21" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; q[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; q[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_decode_3to8:u19" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+
; g3n     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; y[6..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U18" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u12" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U11" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
; sre  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U9" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U7" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; sfe  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U5" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U3" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+
; re   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; fe   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16"                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wb_dat_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wb_ack_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; dtrn     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rtsn     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out1n    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out2n    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; txrdyn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rxrdyn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; b_clk    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "OnChipSerialIO:SerialIOPorts" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; Reset_L ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                            ;
; reset ; Input ; Info     ; Explicitly unconnected                                            ;
+-------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_irq_mapper:irq_mapper" ;
+-------+-------+----------+-----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                   ;
+-------+-------+----------+-----------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                    ;
; reset ; Input ; Info     ; Explicitly unconnected                                    ;
+-------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[31..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                    ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                  ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                          ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                ;
; out_data[21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002|spycat_computer_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                    ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                    ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                           ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                         ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                            ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                       ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                   ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                  ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                    ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                   ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                            ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                             ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_hps_0:hps_0" ;
+-------------+--------+----------+------------------------------------------+
; Port        ; Type   ; Severity ; Details                                  ;
+-------------+--------+----------+------------------------------------------+
; h2f_AWID    ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWADDR  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWLEN   ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWSIZE  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWBURST ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWLOCK  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWCACHE ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWPROT  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWVALID ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_AWREADY ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_WID     ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_WDATA   ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_WSTRB   ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_WLAST   ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_WVALID  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_WREADY  ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_BID     ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_BRESP   ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_BVALID  ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_BREADY  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARID    ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARADDR  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARLEN   ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARSIZE  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARBURST ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARLOCK  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARCACHE ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARPROT  ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARVALID ; Output ; Info     ; Explicitly unconnected                   ;
; h2f_ARREADY ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_RID     ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_RDATA   ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_RRESP   ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_RLAST   ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_RVALID  ; Input  ; Info     ; Explicitly unconnected                   ;
; h2f_RREADY  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected                   ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected                   ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected                   ;
+-------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spycat_computer:u0"                                                                                                                                                                           ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; io_byte_enable             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; io_write_data[15..8]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; memory_mem_a               ; Output ; Warning  ; Output or bidir port (13 bits) is smaller than the port expression (15 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; memory_mem_dq              ; Bidir  ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; memory_mem_dqs             ; Bidir  ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.   ;
; memory_mem_dqs_n           ; Bidir  ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.   ;
; memory_mem_dm              ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.   ;
; system_pll_ref_reset_reset ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition               ;
+-----------------------------------------------------------+-------+
; Type                                                      ; Count ;
+-----------------------------------------------------------+-------+
; arriav_ff                                                 ; 1056  ;
;     CLR                                                   ; 56    ;
;     ENA                                                   ; 266   ;
;     ENA CLR                                               ; 143   ;
;     ENA CLR SCLR                                          ; 16    ;
;     ENA CLR SLD                                           ; 43    ;
;     ENA SCLR                                              ; 70    ;
;     ENA SLD                                               ; 48    ;
;     SCLR                                                  ; 32    ;
;     SLD                                                   ; 1     ;
;     plain                                                 ; 381   ;
; arriav_hps_interface_boot_from_fpga                       ; 1     ;
; arriav_hps_interface_clocks_resets                        ; 1     ;
; arriav_hps_interface_dbg_apb                              ; 1     ;
; arriav_hps_interface_fpga2hps                             ; 1     ;
; arriav_hps_interface_fpga2sdram                           ; 1     ;
; arriav_hps_interface_hps2fpga                             ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                ; 1     ;
; arriav_hps_interface_interrupts                           ; 1     ;
; arriav_hps_interface_tpiu_trace                           ; 1     ;
; arriav_io_obuf                                            ; 149   ;
; arriav_lcell_comb                                         ; 1405  ;
;     arith                                                 ; 174   ;
;         0 data inputs                                     ; 3     ;
;         1 data inputs                                     ; 114   ;
;         2 data inputs                                     ; 5     ;
;         3 data inputs                                     ; 12    ;
;         4 data inputs                                     ; 20    ;
;         5 data inputs                                     ; 20    ;
;     extend                                                ; 35    ;
;         7 data inputs                                     ; 35    ;
;     normal                                                ; 1182  ;
;         0 data inputs                                     ; 1     ;
;         1 data inputs                                     ; 33    ;
;         2 data inputs                                     ; 136   ;
;         3 data inputs                                     ; 168   ;
;         4 data inputs                                     ; 276   ;
;         5 data inputs                                     ; 221   ;
;         6 data inputs                                     ; 347   ;
;     shared                                                ; 14    ;
;         1 data inputs                                     ; 12    ;
;         2 data inputs                                     ; 1     ;
;         4 data inputs                                     ; 1     ;
; blackbox                                                  ; 1     ;
;                 pycat_computer_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                             ; 244   ;
; generic_pll                                               ; 2     ;
; stratixv_ram_block                                        ; 41    ;
;                                                           ;       ;
; Max LUT depth                                             ; 6.00  ;
; Average LUT depth                                         ; 2.61  ;
+-----------------------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition spycat_computer_hps_0_hps_io_border:border ;
+------------------------------------+-------------------------------------------------------+
; Type                               ; Count                                                 ;
+------------------------------------+-------------------------------------------------------+
; arriav_clk_phase_select            ; 29                                                    ;
; arriav_ddio_in                     ; 8                                                     ;
; arriav_ddio_oe                     ; 1                                                     ;
; arriav_ddio_out                    ; 114                                                   ;
; arriav_delay_chain                 ; 31                                                    ;
; arriav_dll                         ; 1                                                     ;
; arriav_dqs_config                  ; 1                                                     ;
; arriav_dqs_delay_chain             ; 1                                                     ;
; arriav_dqs_enable_ctrl             ; 1                                                     ;
; arriav_ff                          ; 9                                                     ;
;     plain                          ; 9                                                     ;
; arriav_hps_peripheral_uart         ; 1                                                     ;
; arriav_hps_sdram_pll               ; 1                                                     ;
; arriav_io_config                   ; 10                                                    ;
; arriav_io_ibuf                     ; 9                                                     ;
; arriav_io_obuf                     ; 13                                                    ;
; arriav_ir_fifo_userdes             ; 8                                                     ;
; arriav_lcell_comb                  ; 1                                                     ;
;     normal                         ; 1                                                     ;
;         0 data inputs              ; 1                                                     ;
; arriav_leveling_delay_chain        ; 29                                                    ;
; arriav_lfifo                       ; 1                                                     ;
; arriav_mem_phy                     ; 1                                                     ;
; arriav_read_fifo_read_clock_select ; 8                                                     ;
; arriav_vfifo                       ; 1                                                     ;
; boundary_port                      ; 39                                                    ;
; cyclonev_hmc                       ; 1                                                     ;
; cyclonev_termination               ; 1                                                     ;
; cyclonev_termination_logic         ; 1                                                     ;
; stratixv_pseudo_diff_out           ; 2                                                     ;
;                                    ;                                                       ;
; Max LUT depth                      ; 0.00                                                  ;
; Average LUT depth                  ; 0.00                                                  ;
+------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------+
; Elapsed Time Per Partition                                ;
+--------------------------------------------+--------------+
; Partition Name                             ; Elapsed Time ;
+--------------------------------------------+--------------+
; Top                                        ; 00:00:04     ;
; spycat_computer_hps_0_hps_io_border:border ; 00:00:00     ;
+--------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 Patches 0.02std SJ Lite Edition
    Info: Processing started: Tue Mar 08 21:47:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spycat -c spycat
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_shift_reg_se_sl.vhd
    Info (12022): Found design unit 1: gh_shift_reg_se_sl-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_shift_reg_se_sl.vhd Line: 33
    Info (12023): Found entity 1: gh_shift_reg_se_sl File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_shift_reg_se_sl.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_shift_reg_pl_sl.vhd
    Info (12022): Found design unit 1: gh_shift_reg_PL_sl-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_shift_reg_PL_sl.vhd Line: 34
    Info (12023): Found entity 1: gh_shift_reg_PL_sl File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_shift_reg_PL_sl.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_register_ce.vhd
    Info (12022): Found design unit 1: gh_register_ce-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_register_ce.vhd Line: 33
    Info (12023): Found entity 1: gh_register_ce File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_register_ce.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_pulse_generator.vhd
    Info (12022): Found design unit 1: gh_Pulse_Generator-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_Pulse_Generator.vhd Line: 38
    Info (12023): Found entity 1: gh_Pulse_Generator File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_Pulse_Generator.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_parity_gen_serial.vhd
    Info (12022): Found design unit 1: gh_parity_gen_Serial-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_parity_gen_Serial.vhd Line: 31
    Info (12023): Found entity 1: gh_parity_gen_Serial File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_parity_gen_Serial.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_jkff.vhd
    Info (12022): Found design unit 1: gh_jkff-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_jkff.vhd Line: 33
    Info (12023): Found entity 1: gh_jkff File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_jkff.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_gray2binary.vhd
    Info (12022): Found design unit 1: gh_gray2binary-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_gray2binary.vhd Line: 28
    Info (12023): Found entity 1: gh_gray2binary File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_gray2binary.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_edge_det_xcd.vhd
    Info (12022): Found design unit 1: gh_edge_det_XCD-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_edge_det_XCD.vhd Line: 35
    Info (12023): Found entity 1: gh_edge_det_XCD File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_edge_det_XCD.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_edge_det.vhd
    Info (12022): Found design unit 1: gh_edge_det-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_edge_det.vhd Line: 37
    Info (12023): Found entity 1: gh_edge_det File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_edge_det.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_decode_3to8.vhd
    Info (12022): Found design unit 1: gh_decode_3to8-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_DECODE_3to8.vhd Line: 31
    Info (12023): Found entity 1: gh_decode_3to8 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_DECODE_3to8.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_counter_integer_down.vhd
    Info (12022): Found design unit 1: gh_counter_integer_down-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_integer_down.vhd Line: 32
    Info (12023): Found entity 1: gh_counter_integer_down File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_integer_down.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_counter_down_ce_ld_tc.vhd
    Info (12022): Found design unit 1: gh_counter_down_ce_ld_tc-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_down_ce_ld_tc.vhd Line: 38
    Info (12023): Found entity 1: gh_counter_down_ce_ld_tc File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_down_ce_ld_tc.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_counter_down_ce_ld.vhd
    Info (12022): Found design unit 1: gh_counter_down_ce_ld-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_down_ce_ld.vhd Line: 34
    Info (12023): Found entity 1: gh_counter_down_ce_ld File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_counter_down_ce_ld.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_binary2gray.vhd
    Info (12022): Found design unit 1: gh_binary2gray-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_binary2gray.vhd Line: 28
    Info (12023): Found entity 1: gh_binary2gray File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_binary2gray.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/code/gh_baud_rate_gen.vhd
    Info (12022): Found design unit 1: gh_baud_rate_gen-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_baud_rate_gen.vhd Line: 38
    Info (12023): Found entity 1: gh_baud_rate_gen File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_baud_rate_gen.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_uart_tx_8bit.vhd
    Info (12022): Found design unit 1: gh_uart_Tx_8bit-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 44
    Info (12023): Found entity 1: gh_uart_Tx_8bit File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_uart_rx_8bit.vhd
    Info (12022): Found design unit 1: gh_uart_Rx_8bit-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Rx_8bit.vhd Line: 40
    Info (12023): Found entity 1: gh_uart_Rx_8bit File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Rx_8bit.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_uart_16550_wb_wrapper.vhd
    Info (12022): Found design unit 1: gh_uart_16550_wb_wrapper-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd Line: 57
    Info (12023): Found entity 1: gh_uart_16550_wb_wrapper File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_uart_16550_amba_apb_wrapper.vhd
    Info (12022): Found design unit 1: gh_uart_16550_AMBA_APB_wrapper-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd Line: 56
    Info (12023): Found entity 1: gh_uart_16550_AMBA_APB_wrapper File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550_amba_apb_wrapper.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_uart_16550.vhd
    Info (12022): Found design unit 1: gh_uart_16550-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 75
    Info (12023): Found entity 1: gh_uart_16550 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_fifo_async16_sr.vhd
    Info (12022): Found design unit 1: gh_fifo_async16_sr-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_sr.vhd Line: 39
    Info (12023): Found entity 1: gh_fifo_async16_sr File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_sr.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /users/arnold/desktop/yikes/2021w/cpen391/module2/l2b-15-something/uart_16550_files/gh_fifo_async16_rcsr_wf.vhd
    Info (12022): Found design unit 1: gh_fifo_async16_rcsr_wf-a File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd Line: 44
    Info (12023): Found entity 1: gh_fifo_async16_rcsr_wf File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer_top.v
    Info (12023): Found entity 1: spycat_computer_top File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file serialiodecoder.v
    Info (12023): Found entity 1: SerialIODecoder File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/SerialIODecoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file onchipserialio.v
    Info (12023): Found entity 1: OnChipSerialIO File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/spycat_computer.v
    Info (12023): Found entity 1: spycat_computer File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_irq_mapper_001.sv
    Info (12023): Found entity 1: spycat_computer_irq_mapper_001 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_irq_mapper.sv
    Info (12023): Found entity 1: spycat_computer_irq_mapper File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_avalon_st_adapter File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_rsp_mux File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_rsp_demux File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_cmd_mux File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_cmd_demux File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_router_002_default_decode File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: spycat_computer_mm_interconnect_0_router_002 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: spycat_computer_mm_interconnect_0_router_default_decode File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: spycat_computer_mm_interconnect_0_router File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_to_external_bus_bridge_0.v
    Info (12023): Found entity 1: spycat_computer_to_external_bus_bridge_0 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_to_external_bus_bridge_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_hps_0.v
    Info (12023): Found entity 1: spycat_computer_hps_0 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io.v
    Info (12023): Found entity 1: spycat_computer_hps_0_hps_io File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: spycat_computer_hps_0_hps_io_border File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: spycat_computer_hps_0_fpga_interfaces File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_system_pll.v
    Info (12023): Found entity 1: spycat_computer_System_PLL File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file spycat_computer/synthesis/submodules/spycat_computer_system_pll_sys_pll.v
    Info (12023): Found entity 1: spycat_computer_System_PLL_sys_pll File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL_sys_pll.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at spycat_computer_top.v(221): created implicit net for "IO_LowerByte_Select_L_WIRE" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 221
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "spycat_computer_top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at spycat_computer_top.v(28) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
Warning (10034): Output port "DRAM_BA" at spycat_computer_top.v(29) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 29
Warning (10034): Output port "HPS_ENET_TX_DATA" at spycat_computer_top.v(95) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 95
Warning (10034): Output port "DRAM_CAS_N" at spycat_computer_top.v(30) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 30
Warning (10034): Output port "DRAM_CKE" at spycat_computer_top.v(31) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 31
Warning (10034): Output port "DRAM_CS_N" at spycat_computer_top.v(33) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 33
Warning (10034): Output port "DRAM_LDQM" at spycat_computer_top.v(35) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 35
Warning (10034): Output port "DRAM_RAS_N" at spycat_computer_top.v(36) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 36
Warning (10034): Output port "DRAM_UDQM" at spycat_computer_top.v(37) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 37
Warning (10034): Output port "DRAM_WE_N" at spycat_computer_top.v(38) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 38
Warning (10034): Output port "FPGA_I2C_SCLK" at spycat_computer_top.v(44) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 44
Warning (10034): Output port "HPS_ENET_GTX_CLK" at spycat_computer_top.v(88) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 88
Warning (10034): Output port "HPS_ENET_MDC" at spycat_computer_top.v(90) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 90
Warning (10034): Output port "HPS_ENET_TX_EN" at spycat_computer_top.v(96) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 96
Warning (10034): Output port "HPS_FLASH_DCLK" at spycat_computer_top.v(98) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 98
Warning (10034): Output port "HPS_FLASH_NCSO" at spycat_computer_top.v(99) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 99
Warning (10034): Output port "HPS_SD_CLK" at spycat_computer_top.v(109) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 109
Warning (10034): Output port "HPS_SPIM_CLK" at spycat_computer_top.v(112) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 112
Warning (10034): Output port "HPS_SPIM_MOSI" at spycat_computer_top.v(114) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 114
Warning (10034): Output port "HPS_USB_STP" at spycat_computer_top.v(159) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 159
Info (12128): Elaborating entity "spycat_computer" for hierarchy "spycat_computer:u0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 211
Info (12128): Elaborating entity "spycat_computer_System_PLL" for hierarchy "spycat_computer:u0|spycat_computer_System_PLL:system_pll" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 97
Info (12128): Elaborating entity "spycat_computer_System_PLL_sys_pll" for hierarchy "spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "spycat_computer:u0|spycat_computer_System_PLL:system_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_System_PLL.v Line: 30
Info (12128): Elaborating entity "spycat_computer_hps_0" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 237
Info (12128): Elaborating entity "spycat_computer_hps_0_fpga_interfaces" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0.v Line: 292
Info (12128): Elaborating entity "spycat_computer_hps_0_hps_io" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0.v Line: 313
Info (12128): Elaborating entity "spycat_computer_hps_0_hps_io_border" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io.v Line: 49
Info (12128): Elaborating entity "hps_sdram" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_hps_0_hps_io_border.sv Line: 97
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "spycat_computer:u0|spycat_computer_hps_0:hps_0|spycat_computer_hps_0_hps_io:hps_io|spycat_computer_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "spycat_computer_to_external_bus_bridge_0" for hierarchy "spycat_computer:u0|spycat_computer_to_external_bus_bridge_0:to_external_bus_bridge_0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 259
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 309
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_external_bus_bridge_0_avalon_slave_translator" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 246
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 374
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 458
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_external_bus_bridge_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rsp_fifo" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 499
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_agent_rdata_fifo" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 540
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_router" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 556
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_router_default_decode" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router:router|spycat_computer_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_router_002" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 588
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_router_002_default_decode" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_router_002:router_002|spycat_computer_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 638
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_external_bus_bridge_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_cmd_demux" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 655
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_cmd_mux" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 695
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_rsp_demux" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 718
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_rsp_mux" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 735
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_rsp_width_adapter" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 818
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 884
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:to_external_bus_bridge_0_avalon_slave_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_avalon_st_adapter" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0.v Line: 913
Info (12128): Elaborating entity "spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "spycat_computer:u0|spycat_computer_mm_interconnect_0:mm_interconnect_0|spycat_computer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|spycat_computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/spycat_computer_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "spycat_computer_irq_mapper" for hierarchy "spycat_computer:u0|spycat_computer_irq_mapper:irq_mapper" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 316
Info (12128): Elaborating entity "spycat_computer_irq_mapper_001" for hierarchy "spycat_computer:u0|spycat_computer_irq_mapper_001:irq_mapper_001" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 322
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "spycat_computer:u0|altera_reset_controller:rst_controller" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 385
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "spycat_computer:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "spycat_computer:u0|altera_reset_controller:rst_controller_001" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer/synthesis/spycat_computer.v Line: 448
Info (12128): Elaborating entity "OnChipSerialIO" for hierarchy "OnChipSerialIO:SerialIOPorts" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 235
Warning (10858): Verilog HDL warning at OnChipSerialIO.v(60): object SYNTHESIZED_WIRE_1 used but never assigned File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 60
Warning (10858): Verilog HDL warning at OnChipSerialIO.v(62): object SYNTHESIZED_WIRE_3 used but never assigned File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at OnChipSerialIO.v(74): object "SYNTHESIZED_WIRE_55" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at OnChipSerialIO.v(76): object "SYNTHESIZED_WIRE_57" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 76
Warning (10030): Net "SYNTHESIZED_WIRE_1" at OnChipSerialIO.v(60) has no driver or initial value, using a default initial value '0' File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 60
Warning (10030): Net "SYNTHESIZED_WIRE_3" at OnChipSerialIO.v(62) has no driver or initial value, using a default initial value '0' File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 62
Info (12128): Elaborating entity "SerialIODecoder" for hierarchy "OnChipSerialIO:SerialIOPorts|SerialIODecoder:b2v_inst" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 92
Info (12128): Elaborating entity "gh_uart_16550_wb_wrapper" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/OnChipSerialIO.v Line: 123
Info (12128): Elaborating entity "gh_uart_16550" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550_wb_wrapper.vhd Line: 122
Warning (10036): Verilog HDL or VHDL warning at gh_uart_16550.vhd(285): object "Parity_OD" assigned a value but never read File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 285
Info (12128): Elaborating entity "gh_jkff" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_jkff:U1" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 359
Info (12128): Elaborating entity "gh_edge_det" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det:U3" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 403
Info (12128): Elaborating entity "gh_register_ce" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u12" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 508
Info (12128): Elaborating entity "gh_decode_3to8" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_decode_3to8:u19" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 591
Info (12128): Elaborating entity "gh_register_ce" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u21" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 615
Info (12128): Elaborating entity "gh_register_ce" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_register_ce:u25" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 668
Info (12128): Elaborating entity "gh_baud_rate_gen" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 698
Info (12128): Elaborating entity "gh_counter_down_ce_ld" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_baud_rate_gen:u27|gh_counter_down_ce_ld:U3" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/code/gh_baud_rate_gen.vhd Line: 149
Info (12128): Elaborating entity "gh_fifo_async16_sr" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 715
Info (12128): Elaborating entity "gh_uart_Tx_8bit" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 770
Info (12128): Elaborating entity "gh_counter_integer_down" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u1" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 126
Info (12128): Elaborating entity "gh_shift_reg_PL_sl" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_shift_reg_PL_sl:U2" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 136
Info (12128): Elaborating entity "gh_counter_integer_down" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_counter_integer_down:u3" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 264
Info (12128): Elaborating entity "gh_parity_gen_Serial" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Tx_8bit:U29|gh_parity_gen_Serial:U4" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Tx_8bit.vhd Line: 281
Info (12128): Elaborating entity "gh_fifo_async16_rcsr_wf" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 803
Info (12128): Elaborating entity "gh_binary2gray" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_binary2gray:U1" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd Line: 119
Info (12128): Elaborating entity "gh_gray2binary" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|gh_gray2binary:U4" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_fifo_async16_rcsr_wf.vhd Line: 216
Info (12128): Elaborating entity "gh_uart_Rx_8bit" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 870
Info (12128): Elaborating entity "gh_shift_reg_se_sl" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_uart_Rx_8bit:U33|gh_shift_reg_se_sl:U2" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_Rx_8bit.vhd Line: 162
Info (12128): Elaborating entity "gh_edge_det_XCD" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_edge_det_XCD:U35a" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 911
Info (12128): Elaborating entity "gh_counter_down_ce_ld_tc" for hierarchy "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_counter_down_ce_ld_tc:U36" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/UART_16550_Files/gh_uart_16550.vhd Line: 935
Warning (276020): Inferred RAM node "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 11
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 11
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|ram_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst16|gh_uart_16550:U1|gh_fifo_async16_sr:U28|ram_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0"
Info (12133): Instantiated megafunction "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gi1.tdf
    Info (12023): Found entity 1: altsyncram_4gi1 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/altsyncram_4gi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0"
Info (12133): Instantiated megafunction "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst3|gh_uart_16550:U1|gh_fifo_async16_sr:U28|altsyncram:ram_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egi1.tdf
    Info (12023): Found entity 1: altsyncram_egi1 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/altsyncram_egi1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0"
Info (12133): Instantiated megafunction "OnChipSerialIO:SerialIOPorts|gh_uart_16550_wb_wrapper:b2v_inst18|gh_uart_16550:U1|gh_fifo_async16_rcsr_wf:U31|altsyncram:ram_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "11"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "11"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ji1.tdf
    Info (12023): Found entity 1: altsyncram_2ji1 File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/db/altsyncram_2ji1.tdf Line: 28
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver. File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver. File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[35]" and its non-tri-state driver. File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[8]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[9]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[10]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[11]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[12]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[13]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[14]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[15]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[16]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[17]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[18]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[19]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[20]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[21]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[22]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[23]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[24]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[25]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[26]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[27]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[28]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[29]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[30]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[31]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_N[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 81
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_N[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 81
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_N[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 81
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_P[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 82
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_P[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 82
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_P[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 82
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 34
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 45
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13040): bidirectional pin "HPS_CONV_USB_N" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 71
    Warning (13040): bidirectional pin "HPS_ENET_INT_N" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 89
    Warning (13040): bidirectional pin "HPS_ENET_MDIO" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 91
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[0]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 97
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 97
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 97
    Warning (13040): bidirectional pin "HPS_FLASH_DATA[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 97
    Warning (13040): bidirectional pin "HPS_GSENSOR_INT" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 100
    Warning (13040): bidirectional pin "HPS_I2C1_SCLK" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 101
    Warning (13040): bidirectional pin "HPS_I2C1_SDAT" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 102
    Warning (13040): bidirectional pin "HPS_I2C2_SCLK" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 103
    Warning (13040): bidirectional pin "HPS_I2C2_SDAT" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 104
    Warning (13040): bidirectional pin "HPS_I2C_CONTROL" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 105
    Warning (13040): bidirectional pin "HPS_KEY" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 106
    Warning (13040): bidirectional pin "HPS_LED" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 107
    Warning (13040): bidirectional pin "HPS_LTC_GPIO" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 108
    Warning (13040): bidirectional pin "HPS_SD_CMD" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 110
    Warning (13040): bidirectional pin "HPS_SD_DATA[0]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 111
    Warning (13040): bidirectional pin "HPS_SD_DATA[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 111
    Warning (13040): bidirectional pin "HPS_SD_DATA[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 111
    Warning (13040): bidirectional pin "HPS_SD_DATA[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 111
    Warning (13040): bidirectional pin "HPS_SPIM_SS" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 115
    Warning (13040): bidirectional pin "HPS_USB_DATA[0]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[1]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[2]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[3]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[4]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[5]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[6]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
    Warning (13040): bidirectional pin "HPS_USB_DATA[7]" has no driver File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 119
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[10]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 48
    Warning (13010): Node "GPIO_1[27]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13010): Node "GPIO_1[35]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 49
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 80
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 81
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 82
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 28
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 29
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 29
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 30
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 31
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 33
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 35
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 36
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 37
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 38
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 44
    Warning (13410): Pin "HPS_DDR3_ADDR[13]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 72
    Warning (13410): Pin "HPS_DDR3_ADDR[14]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 72
    Warning (13410): Pin "HPS_DDR3_DM[1]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 79
    Warning (13410): Pin "HPS_DDR3_DM[2]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 79
    Warning (13410): Pin "HPS_DDR3_DM[3]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 79
    Warning (13410): Pin "HPS_ENET_GTX_CLK" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 88
    Warning (13410): Pin "HPS_ENET_MDC" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 90
    Warning (13410): Pin "HPS_ENET_TX_DATA[0]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 95
    Warning (13410): Pin "HPS_ENET_TX_DATA[1]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 95
    Warning (13410): Pin "HPS_ENET_TX_DATA[2]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 95
    Warning (13410): Pin "HPS_ENET_TX_DATA[3]" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 95
    Warning (13410): Pin "HPS_ENET_TX_EN" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 96
    Warning (13410): Pin "HPS_FLASH_DCLK" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 98
    Warning (13410): Pin "HPS_FLASH_NCSO" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 99
    Warning (13410): Pin "HPS_SD_CLK" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 109
    Warning (13410): Pin "HPS_SPIM_CLK" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 112
    Warning (13410): Pin "HPS_SPIM_MOSI" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 114
    Warning (13410): Pin "HPS_USB_STP" is stuck at GND File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 159
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 158 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "spycat_computer_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/output_files/spycat.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance spycat_computer:u0|spycat_computer_System_PLL:system_pll|spycat_computer_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 16
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 19
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 22
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_CLK" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 92
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[0]" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 93
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[1]" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 93
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[2]" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 93
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DATA[3]" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 93
    Warning (15610): No output dependent on input pin "HPS_ENET_RX_DV" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 94
    Warning (15610): No output dependent on input pin "HPS_SPIM_MISO" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 113
    Warning (15610): No output dependent on input pin "HPS_USB_CLKOUT" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 118
    Warning (15610): No output dependent on input pin "HPS_USB_DIR" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 120
    Warning (15610): No output dependent on input pin "HPS_USB_NXT" File: C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/spycat_computer_top.v Line: 121
Info (21057): Implemented 2478 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 69 output pins
    Info (21060): Implemented 159 bidirectional pins
    Info (21061): Implemented 1930 logic cells
    Info (21064): Implemented 41 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 281 warnings
    Info: Peak virtual memory: 5079 megabytes
    Info: Processing ended: Tue Mar 08 21:50:37 2022
    Info: Elapsed time: 00:03:18
    Info: Total CPU time (on all processors): 00:03:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Arnold/Desktop/Yikes/2021W/CPEN391/module2/l2b-15-something/quartus/output_files/spycat.map.smsg.


