// Seed: 2563935637
module module_0 (
    output wire id_0,
    output wire id_1,
    input  wire id_2
);
  wire id_4;
  assign id_4 = 1'b0;
  assign id_0 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input uwire id_2
    , id_10,
    input wand id_3
    , id_11,
    input tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    input wand id_7,
    input wor id_8
);
  module_0(
      id_11, id_11, id_6
  );
  wire id_12;
  wire id_13;
  assign id_11 = id_7;
endmodule
