Working output for printf("Hello there %d\n", atoi("-55")) using cache with block delay;

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 11 -----
IF  : PC = 00010000 | INSTR = 00030137
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 00000000
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 12 -----
IF  : PC = 00010004 | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00030137 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x2 | imm = 196608 | op_q = 13
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 00000000
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00030000, pc 00010000, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 13 -----
IF  : PC = 00010008 | INSTR = 00c000ef
ID  : PC = 00010004 | INSTR = ff010113 | rs1 = x2 = 00000000 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00030137 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x2 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 00000000
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff0, pc 00010004, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 14 -----
IF  : PC = 0001000c | INSTR = 144000ef
ID  : PC = 00010008 | INSTR = 00c000ef | rs1 = x0 = 00000000 | rs2 = x12 = 00000000 | wbs = x1 | imm = 12 | op_q = 27
EX  : PC = 00010004 | INSTR = ff010113 | rs1 = x2 = 00000000 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | result = 0002fff0 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00030137 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 00000000
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 0000000c, pc 00010008, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 15 -----
IF  : PC = 00010010 | INSTR = ff1ff06f
ID  : PC = 0001000c | INSTR = 144000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 324 | op_q = 27
EX  : PC = 00010008 | INSTR = 00c000ef | rs1 = x0 = 00000000 | rs2 = x12 = 00000000 | wbs = x1 | imm = 12 | result = 0001000c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010004 | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff0
WB  : PC = 00010000 | INSTR = 00030137 | wbs = x2 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 00000000
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 16 -----
IF  : PC = 00010014 | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010008 | INSTR = 00c000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0001000c
WB  : PC = 00010004 | INSTR = ff010113 | wbs = x2 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 00030000
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 17 -----
IF  : PC = 00010018 | INSTR = 00112623
ID  : PC = 00010014 | INSTR = ff010113 | rs1 = x2 = 0002fff0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010008 | INSTR = 00c000ef | wbs = x1 | wbd = 0001000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00000000   sp: 0002fff0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff0, forwB 00000000, imm fffffff0, pc 00010014, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 18 -----
IF  : PC = 0001001c | INSTR = 00812423
ID  : PC = 00010018 | INSTR = 00112623 | rs1 = x2 = 0002fff0 | rs2 = x1 = 0001000c | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010014 | INSTR = ff010113 | rs1 = x2 = 0002fff0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 0001000c, imm 0000000c, pc 00010018, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 0001000c
ex_mem_rd1 0002fff0, ex_mem_rd2 00000000
----- Cycle 19 -----
IF  : PC = 00010020 | INSTR = 01010413
ID  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002fff0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | op_q = 8
EX  : PC = 00010018 | INSTR = 00112623 | rs1 = x2 = 0002fff0 | rs2 = x1 = 0001000c | wbs = x12 | imm = 12 | result = 0002ffec | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010014 | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffe0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 20 -----
WRITE: addr=0002ffec data=0001000c pc=00010018

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 20 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002fff0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002fff0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002ffec | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 0002ffec | data = 0001000c
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffec | tag=    383 | set_idx=15 | block_off=12

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 21 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 22 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 23 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 24 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 25 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 26 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 27 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 28 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 29 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 30 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 31 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 32 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 33 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 34 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 35 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 36 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 37 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 38 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 39 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 40 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 41 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 42 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 43 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 44 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 45 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 46 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 47 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 48 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 49 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 50 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 51 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 52 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 53 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 54 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 55 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 56 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 57 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 58 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 59 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 60 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 61 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 62 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 63 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 64 -----
RESPONSE : addr=0002ffec data=0001000c pc=00010018

forwA 0002ffe0, forwB 00000000, imm 00000008, pc 0001001c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0001000c
----- Cycle 64 -----
IF  : PC = 00010024 | INSTR = 000207b7
ID  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | op_q = 4
EX  : PC = 0001001c | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010018 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010014 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffec | data = 0001000c
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffec | rsp_data=0001000c

----- Cycle 65 -----
WRITE: addr=0002ffe8 data=00000000 pc=0001001c

forwA 0002ffe0, forwB 00000000, imm 00000010, pc 00010020, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000000
----- Cycle 65 -----
IF  : PC = 00010028 | INSTR = 00078513
ID  : PC = 00010024 | INSTR = 000207b7 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 131072 | op_q = 13
EX  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001001c | INSTR = 00812423 | wbs = x8 | mem_addr = 0002ffe8 | wbv = 00000000 | result 0002ffe8
WB  : PC = 00010018 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffec | wbv = 00000000
MemReq : addr = 0002ffe8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffe8 | tag=    383 | set_idx=15 | block_off= 8

forwA 0002ffe0, forwB 00000000, imm 00000010, pc 00010020, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000000
----- Cycle 66 -----
IF  : PC = 00010028 | INSTR = 00078513
ID  : PC = 00010024 | INSTR = 000207b7 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 131072 | op_q = 13
EX  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001001c | INSTR = 00812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffe8
WB  : PC = 00010018 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 67 -----
RESPONSE : addr=0002ffe8 data=00000000 pc=0001001c

forwA 0002ffe0, forwB 00000000, imm 00000010, pc 00010020, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000000
----- Cycle 67 -----
IF  : PC = 00010028 | INSTR = 00078513
ID  : PC = 00010024 | INSTR = 000207b7 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 131072 | op_q = 13
EX  : PC = 00010020 | INSTR = 01010413 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x8 | imm = 16 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001001c | INSTR = 00812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffe8
WB  : PC = 00010018 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffe8 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffe8 | rsp_data=00000000

forwA 00000000, forwB 00000000, imm 00020000, pc 00010024, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000000
----- Cycle 68 -----
IF  : PC = 0001002c | INSTR = 030000ef
ID  : PC = 00010028 | INSTR = 00078513 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010024 | INSTR = 000207b7 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 131072 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010020 | INSTR = 01010413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff0
WB  : PC = 0001001c | INSTR = 00812423 | wbs = x8 | wbd = 0002ffe8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010028, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 69 -----
IF  : PC = 00010030 | INSTR = 00050793
ID  : PC = 0001002c | INSTR = 030000ef | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x1 | imm = 48 | op_q = 27
EX  : PC = 00010028 | INSTR = 00078513 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00020000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010024 | INSTR = 000207b7 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010020 | INSTR = 01010413 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000030, pc 0001002c, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 70 -----
IF  : PC = 00010034 | INSTR = 00078593
ID  : PC = 00010030 | INSTR = 00050793 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 0001002c | INSTR = 030000ef | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x1 | imm = 48 | result = 00010030 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010028 | INSTR = 00078513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010024 | INSTR = 000207b7 | wbs = x15 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 71 -----
IF  : PC = 0001005c | INSTR = 0e050663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001002c | INSTR = 030000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010030
WB  : PC = 00010028 | INSTR = 00078513 | wbs = x10 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 72 -----
IF  : PC = 00010060 | INSTR = ff010113
ID  : PC = 0001005c | INSTR = 0e050663 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x12 | imm = 236 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 0001002c | INSTR = 030000ef | wbs = x1 | wbd = 00010030 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 000000ec, pc 0001005c, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 73 -----
IF  : PC = 00010064 | INSTR = 00112623
ID  : PC = 00010060 | INSTR = ff010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 0001005c | INSTR = 0e050663 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x12 | imm = 236 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm fffffff0, pc 00010060, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 74 -----
IF  : PC = 00010068 | INSTR = 00812423
ID  : PC = 00010064 | INSTR = 00112623 | rs1 = x2 = 0002ffe0 | rs2 = x1 = 00010030 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010060 | INSTR = ff010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001005c | INSTR = 0e050663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 00020000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 00010030, imm 0000000c, pc 00010064, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00010030
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000000
----- Cycle 75 -----
IF  : PC = 0001006c | INSTR = 00912223
ID  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | op_q = 8
EX  : PC = 00010064 | INSTR = 00112623 | rs1 = x2 = 0002ffe0 | rs2 = x1 = 00010030 | wbs = x12 | imm = 12 | result = 0002ffdc | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010060 | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd0
WB  : PC = 0001005c | INSTR = 0e050663 | wbs = x12 | wbd = 00020000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 76 -----
WRITE: addr=0002ffdc data=00010030 pc=00010064

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 76 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffe0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002ffdc | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 0002ffdc | data = 00010030
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffdc | tag=    383 | set_idx=14 | block_off=28

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 77 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 78 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 79 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 80 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 81 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 82 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 83 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 84 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 85 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 86 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 87 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 88 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 89 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 90 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 91 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 92 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 93 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 94 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 95 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 96 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 97 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 98 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 99 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 100 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 101 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 102 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 103 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 104 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 105 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 106 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 107 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 108 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 109 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 110 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 111 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 112 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 113 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 114 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 115 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 116 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 117 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 118 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 119 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 120 -----
RESPONSE : addr=0002ffdc data=00010030 pc=00010064

forwA 0002ffd0, forwB 0002fff0, imm 00000008, pc 00010068, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffd0, ex_mem_rd2 00010030
----- Cycle 120 -----
IF  : PC = 00010070 | INSTR = 01212023
ID  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | op_q = 8
EX  : PC = 00010068 | INSTR = 00812423 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010064 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010060 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffdc | data = 00010030
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffdc | rsp_data=00010030

----- Cycle 121 -----
WRITE: addr=0002ffd8 data=0002fff0 pc=00010068

forwA 0002ffd0, forwB 00000000, imm 00000004, pc 0001006c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 0002fff0
----- Cycle 121 -----
IF  : PC = 00010074 | INSTR = 00054783
ID  : PC = 00010070 | INSTR = 01212023 | rs1 = x2 = 0002ffd0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010068 | INSTR = 00812423 | wbs = x8 | mem_addr = 0002ffd8 | wbv = 00000000 | result 0002ffd8
WB  : PC = 00010064 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffdc | wbv = 00000000
MemReq : addr = 0002ffd8 | data = 0002fff0
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd8 | tag=    383 | set_idx=14 | block_off=24

forwA 0002ffd0, forwB 00000000, imm 00000004, pc 0001006c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 0002fff0
----- Cycle 122 -----
IF  : PC = 00010074 | INSTR = 00054783
ID  : PC = 00010070 | INSTR = 01212023 | rs1 = x2 = 0002ffd0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010068 | INSTR = 00812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd8
WB  : PC = 00010064 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffdc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 123 -----
RESPONSE : addr=0002ffd8 data=0002fff0 pc=00010068

forwA 0002ffd0, forwB 00000000, imm 00000004, pc 0001006c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 0002fff0
----- Cycle 123 -----
IF  : PC = 00010074 | INSTR = 00054783
ID  : PC = 00010070 | INSTR = 01212023 | rs1 = x2 = 0002ffd0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 0001006c | INSTR = 00912223 | rs1 = x2 = 0002ffd0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 4 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010068 | INSTR = 00812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd8
WB  : PC = 00010064 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffdc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd8 | data = 0002fff0
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd8 | rsp_data=0002fff0

----- Cycle 124 -----
WRITE: addr=0002ffd4 data=00000000 pc=0001006c

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010070, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 124 -----
IF  : PC = 00010078 | INSTR = fd578793
ID  : PC = 00010074 | INSTR = 00054783 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010070 | INSTR = 01212023 | rs1 = x2 = 0002ffd0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001006c | INSTR = 00912223 | wbs = x4 | mem_addr = 0002ffd4 | wbv = 00000000 | result 0002ffd4
WB  : PC = 00010068 | INSTR = 00812423 | wbs = x8 | wbd = 0002ffd8 | wbv = 00000000
MemReq : addr = 0002ffd4 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd4 | tag=    383 | set_idx=14 | block_off=20

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010070, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 125 -----
IF  : PC = 00010078 | INSTR = fd578793
ID  : PC = 00010074 | INSTR = 00054783 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010070 | INSTR = 01212023 | rs1 = x2 = 0002ffd0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001006c | INSTR = 00912223 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd4
WB  : PC = 00010068 | INSTR = 00812423 | wbs = x8 | wbd = 0002ffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 126 -----
RESPONSE : addr=0002ffd4 data=00000000 pc=0001006c

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010070, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 126 -----
IF  : PC = 00010078 | INSTR = fd578793
ID  : PC = 00010074 | INSTR = 00054783 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010070 | INSTR = 01212023 | rs1 = x2 = 0002ffd0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001006c | INSTR = 00912223 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd4
WB  : PC = 00010068 | INSTR = 00812423 | wbs = x8 | wbd = 0002ffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd4 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd4 | rsp_data=00000000

----- Cycle 127 -----
WRITE: addr=0002ffd0 data=00000000 pc=00010070

forwA 00020000, forwB 00000000, imm 00000000, pc 00010074, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 127 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010074 | INSTR = 00054783 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010070 | INSTR = 01212023 | wbs = x0 | mem_addr = 0002ffd0 | wbv = 00000000 | result 0002ffd0
WB  : PC = 0001006c | INSTR = 00912223 | wbs = x4 | wbd = 0002ffd4 | wbv = 00000000
MemReq : addr = 0002ffd0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd0 | tag=    383 | set_idx=14 | block_off=16

forwA 00020000, forwB 00000000, imm 00000000, pc 00010074, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 128 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010074 | INSTR = 00054783 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010070 | INSTR = 01212023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd0
WB  : PC = 0001006c | INSTR = 00912223 | wbs = x4 | wbd = 0002ffd4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 129 -----
RESPONSE : addr=0002ffd0 data=00000000 pc=00010070

forwA 00020000, forwB 00000000, imm 00000000, pc 00010074, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 129 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010074 | INSTR = 00054783 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010070 | INSTR = 01212023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd0
WB  : PC = 0001006c | INSTR = 00912223 | wbs = x4 | wbd = 0002ffd4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd0 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd0 | rsp_data=00000000

----- Cycle 130 -----
READ: addr=00020000 data=00000000 pc=00010074

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 130 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00020000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00020000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020000 | tag=    256 | set_idx= 0 | block_off= 0

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 131 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 132 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 133 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 134 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 135 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 136 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 137 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 138 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 139 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 140 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 141 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 142 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 143 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 144 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 145 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 146 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 147 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 148 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 149 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 150 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 151 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 152 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 153 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 154 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 155 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 156 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 157 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 158 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 159 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 160 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 161 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 162 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 163 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 164 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 165 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 166 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 167 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 168 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 169 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 170 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 171 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 172 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 173 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 174 -----
RESPONSE : addr=00020000 data=0035352d pc=00010074

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 174 -----
IF  : PC = 0001007c | INSTR = 0017b793
ID  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010074 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010070 | INSTR = 01212023 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020000 | data = 0035352d
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020000 | rsp_data=0035352d

forwA 0000002d, forwB 00000000, imm ffffffd5, pc 00010078, op_q 4, f3 0, f7 126
forwA 1, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 175 -----
IF  : PC = 00010080 | INSTR = 00f504b3
ID  : PC = 0001007c | INSTR = 0017b793 | rs1 = x15 = 00020000 | rs2 = x1 = 00010030 | wbs = x15 | imm = 1 | op_q = 4
EX  : PC = 00010078 | INSTR = fd578793 | rs1 = x15 = 00020000 | rs2 = x21 = 00000000 | wbs = x15 | imm = 4294967253 | result = 00000002 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020000
WB  : PC = 00010074 | INSTR = 00054783 | wbs = x15 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00010030, imm 00000001, pc 0001007c, op_q 4, f3 3, f7 0
forwA 1, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00010030
ex_mem_rd1 0000002d, ex_mem_rd2 00000000
----- Cycle 176 -----
IF  : PC = 00010084 | INSTR = 0004c703
ID  : PC = 00010080 | INSTR = 00f504b3 | rs1 = x10 = 00020000 | rs2 = x15 = 0000002d | wbs = x9 | imm = 0 | op_q = 12
EX  : PC = 0001007c | INSTR = 0017b793 | rs1 = x15 = 0000002d | rs2 = x1 = 00010030 | wbs = x15 | imm = 1 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010078 | INSTR = fd578793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010080, op_q 12, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 00020000, id_ex_rd2 0000002d
ex_mem_rd1 00000002, ex_mem_rd2 00010030
----- Cycle 177 -----
IF  : PC = 00010088 | INSTR = 02d00793
ID  : PC = 00010084 | INSTR = 0004c703 | rs1 = x9 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 0
EX  : PC = 00010080 | INSTR = 00f504b3 | rs1 = x10 = 00020000 | rs2 = x15 = 0000002d | wbs = x9 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 1
MEM : PC = 0001007c | INSTR = 0017b793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010078 | INSTR = fd578793 | wbs = x15 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010084, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 178 -----
IF  : PC = 0001008c | INSTR = 00100693
ID  : PC = 00010088 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000000 | wbs = x15 | imm = 45 | op_q = 4
EX  : PC = 00010084 | INSTR = 0004c703 | rs1 = x9 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | result = 00020000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010080 | INSTR = 00f504b3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 0001007c | INSTR = 0017b793 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000002
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 179 -----
READ: addr=00020000 data=00000000 pc=00010084

forwA 00000000, forwB 00000000, imm 0000002d, pc 00010088, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 179 -----
IF  : PC = 00010090 | INSTR = 00068913
ID  : PC = 0001008c | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010030 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010088 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000000 | wbs = x15 | imm = 45 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010084 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00020000 | wbv = 00000001 | result 00020000
WB  : PC = 00010080 | INSTR = 00f504b3 | wbs = x9 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00020000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020000 | tag=    256 | set_idx= 0 | block_off= 0

forwA 00000000, forwB 00000000, imm 0000002d, pc 00010088, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 180 -----
IF  : PC = 00010090 | INSTR = 00068913
ID  : PC = 0001008c | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010030 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010088 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000000 | wbs = x15 | imm = 45 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010084 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010080 | INSTR = 00f504b3 | wbs = x9 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 181 -----
RESPONSE : addr=00020000 data=0035352d pc=00010084

forwA 00000000, forwB 00000000, imm 0000002d, pc 00010088, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 181 -----
IF  : PC = 00010090 | INSTR = 00068913
ID  : PC = 0001008c | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010030 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010088 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000000 | wbs = x15 | imm = 45 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010084 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010080 | INSTR = 00f504b3 | wbs = x9 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020000 | data = 0035352d
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020000 | rsp_data=0035352d

forwA 00000000, forwB 00010030, imm 00000001, pc 0001008c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010030
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 182 -----
IF  : PC = 00010094 | INSTR = 02f70663
ID  : PC = 00010090 | INSTR = 00068913 | rs1 = x13 = 00000000 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 4
EX  : PC = 0001008c | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010030 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010088 | INSTR = 02d00793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0000002d
WB  : PC = 00010084 | INSTR = 0004c703 | wbs = x14 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 00000000  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000000, pc 00010090, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00010030
----- Cycle 183 -----
IF  : PC = 00010098 | INSTR = 0004c703
ID  : PC = 00010094 | INSTR = 02f70663 | rs1 = x14 = 0000002d | rs2 = x15 = 00000000 | wbs = x12 | imm = 44 | op_q = 24
EX  : PC = 00010090 | INSTR = 00068913 | rs1 = x13 = 00000000 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001008c | INSTR = 00100693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010088 | INSTR = 02d00793 | wbs = x15 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 0000002d  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000002d, forwB 0000002d, imm 0000002c, pc 00010094, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 0000002d
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 184 -----
IF  : PC = 0001009c | INSTR = 03000793
ID  : PC = 00010098 | INSTR = 0004c703 | rs1 = x9 = 00020000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 0
EX  : PC = 00010094 | INSTR = 02f70663 | rs1 = x14 = 0000002d | rs2 = x15 = 0000002d | wbs = x12 | imm = 44 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010090 | INSTR = 00068913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 0001008c | INSTR = 00100693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000000  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 0000002d, ex_mem_rd2 0000002d
----- Cycle 185 -----
IF  : PC = 000100c0 | INSTR = 00d484b3
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010094 | INSTR = 02f70663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010090 | INSTR = 00068913 | wbs = x18 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 186 -----
IF  : PC = 000100c4 | INSTR = fff00793
ID  : PC = 000100c0 | INSTR = 00d484b3 | rs1 = x9 = 00020000 | rs2 = x13 = 00000001 | wbs = x9 | imm = 0 | op_q = 12
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020000
WB  : PC = 00010094 | INSTR = 02f70663 | wbs = x12 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000001  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000001, imm 00000000, pc 000100c0, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000001
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 187 -----
IF  : PC = 000100c8 | INSTR = 00078913
ID  : PC = 000100c4 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 000100c0 | INSTR = 00d484b3 | rs1 = x9 = 00020000 | rs2 = x13 = 00000001 | wbs = x9 | imm = 0 | result = 00020001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000001  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000100c4, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000001
----- Cycle 188 -----
IF  : PC = 000100cc | INSTR = fcdff06f
ID  : PC = 000100c8 | INSTR = 00078913 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 4
EX  : PC = 000100c4 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 000100c0 | INSTR = 00d484b3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000001  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 000100c8, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 189 -----
IF  : PC = 000100d0 | INSTR = 00441413
ID  : PC = 000100cc | INSTR = fcdff06f | rs1 = x31 = 00000000 | rs2 = x13 = 00000001 | wbs = x0 | imm = 4294967244 | op_q = 27
EX  : PC = 000100c8 | INSTR = 00078913 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | result = ffffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 000100c4 | INSTR = fff00793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000100c0 | INSTR = 00d484b3 | wbs = x9 | wbd = 00020001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020000  s2: 00000001  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000001, imm ffffffcc, pc 000100cc, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000001
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 190 -----
IF  : PC = 000100d4 | INSTR = 0004c503
ID  : PC = 000100d0 | INSTR = 00441413 | rs1 = x8 = 0002fff0 | rs2 = x4 = 00000000 | wbs = x8 | imm = 4 | op_q = 4
EX  : PC = 000100cc | INSTR = fcdff06f | rs1 = x31 = 00000000 | rs2 = x13 = 00000001 | wbs = x0 | imm = 4294967244 | result = 000100d0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000100c8 | INSTR = 00078913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000100c4 | INSTR = fff00793 | wbs = x15 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: 00000001  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fff0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000001
----- Cycle 191 -----
IF  : PC = 00010098 | INSTR = 0004c703
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000100cc | INSTR = fcdff06f | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000100d0
WB  : PC = 000100c8 | INSTR = 00078913 | wbs = x18 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: 00000001  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff0, ex_mem_rd2 00000000
----- Cycle 192 -----
IF  : PC = 0001009c | INSTR = 03000793
ID  : PC = 00010098 | INSTR = 0004c703 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff0
WB  : PC = 000100cc | INSTR = fcdff06f | wbs = x0 | wbd = 000100d0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020001, forwB 00000000, imm 00000000, pc 00010098, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 193 -----
IF  : PC = 000100a0 | INSTR = 00000413
ID  : PC = 0001009c | INSTR = 03000793 | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | op_q = 4
EX  : PC = 00010098 | INSTR = 0004c703 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | result = 00020001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 194 -----
READ: addr=00020001 data=00000000 pc=00010098

forwA 00000000, forwB 00000000, imm 00000030, pc 0001009c, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 194 -----
IF  : PC = 000100a4 | INSTR = 06f71663
ID  : PC = 000100a0 | INSTR = 00000413 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001009c | INSTR = 03000793 | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | result = 00000030 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010098 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00020001 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00020001 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020001 | tag=    256 | set_idx= 0 | block_off= 1

forwA 00000000, forwB 00000000, imm 00000030, pc 0001009c, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 195 -----
IF  : PC = 000100a4 | INSTR = 06f71663
ID  : PC = 000100a0 | INSTR = 00000413 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001009c | INSTR = 03000793 | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | result = 00000030 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010098 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 196 -----
RESPONSE : addr=00020001 data=48003535 pc=00010098

forwA 00000000, forwB 00000000, imm 00000030, pc 0001009c, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 196 -----
IF  : PC = 000100a4 | INSTR = 06f71663
ID  : PC = 000100a0 | INSTR = 00000413 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001009c | INSTR = 03000793 | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | result = 00000030 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010098 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020001 | data = 48003535
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020001 | rsp_data=48003535

forwA 00000000, forwB 00000000, imm 00000000, pc 000100a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 197 -----
IF  : PC = 000100a8 | INSTR = 0014c783
ID  : PC = 000100a4 | INSTR = 06f71663 | rs1 = x14 = 0000002d | rs2 = x15 = ffffffff | wbs = x12 | imm = 108 | op_q = 24
EX  : PC = 000100a0 | INSTR = 00000413 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001009c | INSTR = 03000793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000030
WB  : PC = 00010098 | INSTR = 0004c703 | wbs = x14 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 0000002d  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000035, forwB 00000030, imm 0000006c, pc 000100a4, op_q 24, f3 1, f7 0
forwA 0, forwB 1
id_ex_rd1 00000035, id_ex_rd2 ffffffff
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 198 -----
IF  : PC = 000100ac | INSTR = 0df7f793
ID  : PC = 000100a8 | INSTR = 0014c783 | rs1 = x9 = 00020001 | rs2 = x1 = 00010030 | wbs = x15 | imm = 1 | op_q = 0
EX  : PC = 000100a4 | INSTR = 06f71663 | rs1 = x14 = 00000035 | rs2 = x15 = ffffffff | wbs = x12 | imm = 108 | result = 00000005 | fwd_a = 0 | fwd_b = 1
MEM : PC = 000100a0 | INSTR = 00000413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 0001009c | INSTR = 03000793 | wbs = x15 | wbd = 00000030 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020001, forwB 00010030, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020001, id_ex_rd2 00010030
ex_mem_rd1 00000035, ex_mem_rd2 00000030
----- Cycle 199 -----
IF  : PC = 00010110 | INSTR = 0004c503
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000100a4 | INSTR = 06f71663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000100a0 | INSTR = 00000413 | wbs = x8 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00010030
----- Cycle 200 -----
IF  : PC = 00010114 | INSTR = 0fc000ef
ID  : PC = 00010110 | INSTR = 0004c503 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020001
WB  : PC = 000100a4 | INSTR = 06f71663 | wbs = x12 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020001, forwB 00000000, imm 00000000, pc 00010110, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 201 -----
IF  : PC = 00010118 | INSTR = fc051ee3
ID  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | op_q = 27
EX  : PC = 00010110 | INSTR = 0004c503 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00020001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 202 -----
READ: addr=00020001 data=00000000 pc=00010110

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 202 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00020001 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00020001 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020001 | tag=    256 | set_idx= 0 | block_off= 1

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 203 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 204 -----
RESPONSE : addr=00020001 data=48003535 pc=00010110

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 204 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00020000 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020001 | data = 48003535
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020001 | rsp_data=48003535

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 205 -----
IF  : PC = 00010210 | INSTR = fd050513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010114 | INSTR = 0fc000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010118
WB  : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 206 -----
IF  : PC = 00010214 | INSTR = 0ff57513
ID  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000035 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020000
WB  : PC = 00010114 | INSTR = 0fc000ef | wbs = x1 | wbd = 00010118 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000035, forwB 00000000, imm ffffffd0, pc 00010210, op_q 4, f3 0, f7 126
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 207 -----
IF  : PC = 00010218 | INSTR = 00a53513
ID  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000035 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | op_q = 4
EX  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000035 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 000000ff, pc 00010214, op_q 4, f3 7, f7 7
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 208 -----
IF  : PC = 0001021c | INSTR = 00008067
ID  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000035 | rs2 = x10 = 00000035 | wbs = x10 | imm = 10 | op_q = 4
EX  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000035 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | result = 00000005 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010210 | INSTR = fd050513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000005, imm 0000000a, pc 00010218, op_q 4, f3 3, f7 0
forwA 1, forwB 1
id_ex_rd1 00000035, id_ex_rd2 00000035
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 209 -----
IF  : PC = 00010220 | INSTR = 00052503
ID  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 00010118 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000035 | rs2 = x10 = 00000035 | wbs = x10 | imm = 10 | result = 00000001 | fwd_a = 1 | fwd_b = 1
MEM : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010210 | INSTR = fd050513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010118, forwB 00000000, imm 00000000, pc 0001021c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010118, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000005
----- Cycle 210 -----
IF  : PC = 00010224 | INSTR = 00008067
ID  : PC = 00010220 | INSTR = 00052503 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 00010118 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010220 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000005  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00010118, ex_mem_rd2 00000000
----- Cycle 211 -----
IF  : PC = 00010118 | INSTR = fc051ee3
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001021c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010220
WB  : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000005  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 212 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 0001021c | INSTR = 00008067 | wbs = x0 | wbd = 00010220 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm ffffffdc, pc 00010118, op_q 24, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 213 -----
IF  : PC = 00010120 | INSTR = 00040513
ID  : PC = 0001011c | INSTR = 00090593 | rs1 = x18 = ffffffff | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 214 -----
IF  : PC = 000100f4 | INSTR = 00241793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010118 | INSTR = fc051ee3 | wbs = x29 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 215 -----
IF  : PC = 000100f8 | INSTR = 008787b3
ID  : PC = 000100f4 | INSTR = 00241793 | rs1 = x8 = 00000000 | rs2 = x2 = 0002ffd0 | wbs = x15 | imm = 2 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffff
WB  : PC = 00010118 | INSTR = fc051ee3 | wbs = x29 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0002ffd0, imm 00000002, pc 000100f4, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0002ffd0
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 216 -----
IF  : PC = 000100fc | INSTR = 00179793
ID  : PC = 000100f8 | INSTR = 008787b3 | rs1 = x15 = 00000030 | rs2 = x8 = 00000000 | wbs = x15 | imm = 0 | op_q = 12
EX  : PC = 000100f4 | INSTR = 00241793 | rs1 = x8 = 00000000 | rs2 = x2 = 0002ffd0 | wbs = x15 | imm = 2 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000100f8, op_q 12, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000030, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 0002ffd0
----- Cycle 217 -----
IF  : PC = 00010100 | INSTR = 0004c403
ID  : PC = 000100fc | INSTR = 00179793 | rs1 = x15 = 00000030 | rs2 = x1 = 00010118 | wbs = x15 | imm = 1 | op_q = 4
EX  : PC = 000100f8 | INSTR = 008787b3 | rs1 = x15 = 00000030 | rs2 = x8 = 00000000 | wbs = x15 | imm = 0 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000100f4 | INSTR = 00241793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010118, imm 00000001, pc 000100fc, op_q 4, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000030, id_ex_rd2 00010118
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 218 -----
IF  : PC = 00010104 | INSTR = fd040413
ID  : PC = 00010100 | INSTR = 0004c403 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 0
EX  : PC = 000100fc | INSTR = 00179793 | rs1 = x15 = 00000030 | rs2 = x1 = 00010118 | wbs = x15 | imm = 1 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000100f8 | INSTR = 008787b3 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000100f4 | INSTR = 00241793 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000030
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020001, forwB 00000000, imm 00000000, pc 00010100, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00010118
----- Cycle 219 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000000 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010100 | INSTR = 0004c403 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 00020001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000100fc | INSTR = 00179793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000100f8 | INSTR = 008787b3 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 220 -----
READ: addr=00020001 data=00000000 pc=00010100

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 220 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000000 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | mem_addr = 00020001 | wbv = 00000001 | result 00020001
WB  : PC = 000100fc | INSTR = 00179793 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00020001 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020001 | tag=    256 | set_idx= 0 | block_off= 1

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 221 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000000 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 000100fc | INSTR = 00179793 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 222 -----
RESPONSE : addr=00020001 data=48003535 pc=00010100

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00000000
----- Cycle 222 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000000 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00020001
WB  : PC = 000100fc | INSTR = 00179793 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020001 | data = 48003535
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020001 | rsp_data=48003535

forwA 00000035, forwB 00000000, imm ffffffd0, pc 00010104, op_q 4, f3 0, f7 126
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 223 -----
IF  : PC = 0001010c | INSTR = 00148493
ID  : PC = 00010108 | INSTR = 00f40433 | rs1 = x8 = 00000000 | rs2 = x15 = 00000000 | wbs = x8 | imm = 0 | op_q = 12
EX  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000000 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | result = 00000005 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010108, op_q 12, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 224 -----
IF  : PC = 00010110 | INSTR = 0004c503
ID  : PC = 0001010c | INSTR = 00148493 | rs1 = x9 = 00020001 | rs2 = x1 = 00010118 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 00010108 | INSTR = 00f40433 | rs1 = x8 = 00000035 | rs2 = x15 = 00000000 | wbs = x8 | imm = 0 | result = 00000005 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010104 | INSTR = fd040413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000035  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020001, forwB 00010118, imm 00000001, pc 0001010c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020001, id_ex_rd2 00010118
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 225 -----
IF  : PC = 00010114 | INSTR = 0fc000ef
ID  : PC = 00010110 | INSTR = 0004c503 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001010c | INSTR = 00148493 | rs1 = x9 = 00020001 | rs2 = x1 = 00010118 | wbs = x9 | imm = 1 | result = 00020002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010108 | INSTR = 00f40433 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010104 | INSTR = fd040413 | wbs = x8 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000035  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020002, forwB 00000000, imm 00000000, pc 00010110, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020001, id_ex_rd2 00000000
ex_mem_rd1 00020001, ex_mem_rd2 00010118
----- Cycle 226 -----
IF  : PC = 00010118 | INSTR = fc051ee3
ID  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | op_q = 27
EX  : PC = 00010110 | INSTR = 0004c503 | rs1 = x9 = 00020001 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00020002 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001010c | INSTR = 00148493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 00020002
WB  : PC = 00010108 | INSTR = 00f40433 | wbs = x8 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 227 -----
READ: addr=00020002 data=00000000 pc=00010110

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00000000
----- Cycle 227 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00020002 | wbv = 00000001 | result 00020002
WB  : PC = 0001010c | INSTR = 00148493 | wbs = x9 | wbd = 00020002 | wbv = 00000001
MemReq : addr = 00020002 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020001  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020002 | tag=    256 | set_idx= 0 | block_off= 2

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00000000
----- Cycle 228 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020002
WB  : PC = 0001010c | INSTR = 00148493 | wbs = x9 | wbd = 00020002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 229 -----
RESPONSE : addr=00020002 data=65480035 pc=00010110

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00000000
----- Cycle 229 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020002
WB  : PC = 0001010c | INSTR = 00148493 | wbs = x9 | wbd = 00020002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020002 | data = 65480035
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020002 | rsp_data=65480035

forwA 00000001, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 230 -----
IF  : PC = 00010210 | INSTR = fd050513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010114 | INSTR = 0fc000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010118
WB  : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 231 -----
IF  : PC = 00010214 | INSTR = 0ff57513
ID  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000035 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010114 | INSTR = 0fc000ef | wbs = x1 | wbd = 00010118 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000035, forwB 00000000, imm ffffffd0, pc 00010210, op_q 4, f3 0, f7 126
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 232 -----
IF  : PC = 00010218 | INSTR = 00a53513
ID  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000035 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | op_q = 4
EX  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000035 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 000000ff, pc 00010214, op_q 4, f3 7, f7 7
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 233 -----
IF  : PC = 0001021c | INSTR = 00008067
ID  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000035 | rs2 = x10 = 00000035 | wbs = x10 | imm = 10 | op_q = 4
EX  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000035 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | result = 00000005 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010210 | INSTR = fd050513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000005, imm 0000000a, pc 00010218, op_q 4, f3 3, f7 0
forwA 1, forwB 1
id_ex_rd1 00000035, id_ex_rd2 00000035
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 234 -----
IF  : PC = 00010220 | INSTR = 00052503
ID  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 00010118 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000035 | rs2 = x10 = 00000035 | wbs = x10 | imm = 10 | result = 00000001 | fwd_a = 1 | fwd_b = 1
MEM : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010210 | INSTR = fd050513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010118, forwB 00000000, imm 00000000, pc 0001021c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010118, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000005
----- Cycle 235 -----
IF  : PC = 00010224 | INSTR = 00008067
ID  : PC = 00010220 | INSTR = 00052503 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 00010118 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010220 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000005  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00010118, ex_mem_rd2 00000000
----- Cycle 236 -----
IF  : PC = 00010118 | INSTR = fc051ee3
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001021c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010220
WB  : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000005  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 237 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 0001021c | INSTR = 00008067 | wbs = x0 | wbd = 00010220 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm ffffffdc, pc 00010118, op_q 24, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 238 -----
IF  : PC = 00010120 | INSTR = 00040513
ID  : PC = 0001011c | INSTR = 00090593 | rs1 = x18 = ffffffff | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 239 -----
IF  : PC = 000100f4 | INSTR = 00241793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010118 | INSTR = fc051ee3 | wbs = x29 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 240 -----
IF  : PC = 000100f8 | INSTR = 008787b3
ID  : PC = 000100f4 | INSTR = 00241793 | rs1 = x8 = 00000005 | rs2 = x2 = 0002ffd0 | wbs = x15 | imm = 2 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffff
WB  : PC = 00010118 | INSTR = fc051ee3 | wbs = x29 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 0002ffd0, imm 00000002, pc 000100f4, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 0002ffd0
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 241 -----
IF  : PC = 000100fc | INSTR = 00179793
ID  : PC = 000100f8 | INSTR = 008787b3 | rs1 = x15 = 00000000 | rs2 = x8 = 00000005 | wbs = x15 | imm = 0 | op_q = 12
EX  : PC = 000100f4 | INSTR = 00241793 | rs1 = x8 = 00000005 | rs2 = x2 = 0002ffd0 | wbs = x15 | imm = 2 | result = 00000014 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 00000005, imm 00000000, pc 000100f8, op_q 12, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000005
ex_mem_rd1 00000005, ex_mem_rd2 0002ffd0
----- Cycle 242 -----
IF  : PC = 00010100 | INSTR = 0004c403
ID  : PC = 000100fc | INSTR = 00179793 | rs1 = x15 = 00000000 | rs2 = x1 = 00010118 | wbs = x15 | imm = 1 | op_q = 4
EX  : PC = 000100f8 | INSTR = 008787b3 | rs1 = x15 = 00000000 | rs2 = x8 = 00000005 | wbs = x15 | imm = 0 | result = 00000019 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000100f4 | INSTR = 00241793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000014
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000019, forwB 00010118, imm 00000001, pc 000100fc, op_q 4, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010118
ex_mem_rd1 00000014, ex_mem_rd2 00000005
----- Cycle 243 -----
IF  : PC = 00010104 | INSTR = fd040413
ID  : PC = 00010100 | INSTR = 0004c403 | rs1 = x9 = 00020002 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 0
EX  : PC = 000100fc | INSTR = 00179793 | rs1 = x15 = 00000000 | rs2 = x1 = 00010118 | wbs = x15 | imm = 1 | result = 00000032 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000100f8 | INSTR = 008787b3 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000019
WB  : PC = 000100f4 | INSTR = 00241793 | wbs = x15 | wbd = 00000014 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020002, forwB 00000000, imm 00000000, pc 00010100, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020002, id_ex_rd2 00000000
ex_mem_rd1 00000019, ex_mem_rd2 00010118
----- Cycle 244 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000005 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010100 | INSTR = 0004c403 | rs1 = x9 = 00020002 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 00020002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000100fc | INSTR = 00179793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000032
WB  : PC = 000100f8 | INSTR = 008787b3 | wbs = x15 | wbd = 00000019 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000014
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 245 -----
READ: addr=00020002 data=00000000 pc=00010100

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00000000
----- Cycle 245 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000005 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | mem_addr = 00020002 | wbv = 00000001 | result 00020002
WB  : PC = 000100fc | INSTR = 00179793 | wbs = x15 | wbd = 00000032 | wbv = 00000001
MemReq : addr = 00020002 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000019
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020002 | tag=    256 | set_idx= 0 | block_off= 2

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00000000
----- Cycle 246 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000005 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00020002
WB  : PC = 000100fc | INSTR = 00179793 | wbs = x15 | wbd = 00000032 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 247 -----
RESPONSE : addr=00020002 data=65480035 pc=00010100

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00000000
----- Cycle 247 -----
IF  : PC = 00010108 | INSTR = 00f40433
ID  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000005 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00020002
WB  : PC = 000100fc | INSTR = 00179793 | wbs = x15 | wbd = 00000032 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020002 | data = 65480035
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020002 | rsp_data=65480035

forwA 00000035, forwB 00000000, imm ffffffd0, pc 00010104, op_q 4, f3 0, f7 126
forwA 1, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 248 -----
IF  : PC = 0001010c | INSTR = 00148493
ID  : PC = 00010108 | INSTR = 00f40433 | rs1 = x8 = 00000005 | rs2 = x15 = 00000032 | wbs = x8 | imm = 0 | op_q = 12
EX  : PC = 00010104 | INSTR = fd040413 | rs1 = x8 = 00000005 | rs2 = x16 = 00000000 | wbs = x8 | imm = 4294967248 | result = 00000005 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 00010100 | INSTR = 0004c403 | wbs = x8 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000032, imm 00000000, pc 00010108, op_q 12, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000032
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 249 -----
IF  : PC = 00010110 | INSTR = 0004c503
ID  : PC = 0001010c | INSTR = 00148493 | rs1 = x9 = 00020002 | rs2 = x1 = 00010118 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 00010108 | INSTR = 00f40433 | rs1 = x8 = 00000035 | rs2 = x15 = 00000032 | wbs = x8 | imm = 0 | result = 00000037 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010104 | INSTR = fd040413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000035  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020002, forwB 00010118, imm 00000001, pc 0001010c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020002, id_ex_rd2 00010118
ex_mem_rd1 00000005, ex_mem_rd2 00000032
----- Cycle 250 -----
IF  : PC = 00010114 | INSTR = 0fc000ef
ID  : PC = 00010110 | INSTR = 0004c503 | rs1 = x9 = 00020002 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001010c | INSTR = 00148493 | rs1 = x9 = 00020002 | rs2 = x1 = 00010118 | wbs = x9 | imm = 1 | result = 00020003 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010108 | INSTR = 00f40433 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 00010104 | INSTR = fd040413 | wbs = x8 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000035  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020003, forwB 00000000, imm 00000000, pc 00010110, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020002, id_ex_rd2 00000000
ex_mem_rd1 00020002, ex_mem_rd2 00010118
----- Cycle 251 -----
IF  : PC = 00010118 | INSTR = fc051ee3
ID  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | op_q = 27
EX  : PC = 00010110 | INSTR = 0004c503 | rs1 = x9 = 00020002 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00020003 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001010c | INSTR = 00148493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 00020003
WB  : PC = 00010108 | INSTR = 00f40433 | wbs = x8 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 252 -----
READ: addr=00020003 data=00000000 pc=00010110

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020003, ex_mem_rd2 00000000
----- Cycle 252 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00020003 | wbv = 00000001 | result 00020003
WB  : PC = 0001010c | INSTR = 00148493 | wbs = x9 | wbd = 00020003 | wbv = 00000001
MemReq : addr = 00020003 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020002  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020003 | tag=    256 | set_idx= 0 | block_off= 3

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020003, ex_mem_rd2 00000000
----- Cycle 253 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020003
WB  : PC = 0001010c | INSTR = 00148493 | wbs = x9 | wbd = 00020003 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 254 -----
RESPONSE : addr=00020003 data=6c654800 pc=00010110

forwA 00000000, forwB 00000000, imm 000000fc, pc 00010114, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020003, ex_mem_rd2 00000000
----- Cycle 254 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000001 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010114 | INSTR = 0fc000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 252 | result = 00010118 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020003
WB  : PC = 0001010c | INSTR = 00148493 | wbs = x9 | wbd = 00020003 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020003 | data = 6c654800
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020003 | rsp_data=6c654800

forwA 00000001, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 255 -----
IF  : PC = 00010210 | INSTR = fd050513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010114 | INSTR = 0fc000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010118
WB  : PC = 00010110 | INSTR = 0004c503 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000001  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 256 -----
IF  : PC = 00010214 | INSTR = 0ff57513
ID  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000000 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010114 | INSTR = 0fc000ef | wbs = x1 | wbd = 00010118 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffd0, pc 00010210, op_q 4, f3 0, f7 126
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 257 -----
IF  : PC = 00010218 | INSTR = 00a53513
ID  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | op_q = 4
EX  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000000 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | result = ffffffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffd0, forwB 00000000, imm 000000ff, pc 00010214, op_q 4, f3 7, f7 7
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 258 -----
IF  : PC = 0001021c | INSTR = 00008067
ID  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000000 | rs2 = x10 = 00000000 | wbs = x10 | imm = 10 | op_q = 4
EX  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | result = 000000d0 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010210 | INSTR = fd050513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffd0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000000d0, forwB 000000d0, imm 0000000a, pc 00010218, op_q 4, f3 3, f7 0
forwA 1, forwB 1
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffd0, ex_mem_rd2 00000000
----- Cycle 259 -----
IF  : PC = 00010220 | INSTR = 00052503
ID  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 00010118 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000000 | rs2 = x10 = 00000000 | wbs = x10 | imm = 10 | result = 00000000 | fwd_a = 1 | fwd_b = 1
MEM : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 000000d0
WB  : PC = 00010210 | INSTR = fd050513 | wbs = x10 | wbd = ffffffd0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010118, forwB 00000000, imm 00000000, pc 0001021c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010118, id_ex_rd2 00000000
ex_mem_rd1 000000d0, ex_mem_rd2 000000d0
----- Cycle 260 -----
IF  : PC = 00010224 | INSTR = 00008067
ID  : PC = 00010220 | INSTR = 00052503 | rs1 = x10 = ffffffd0 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 00010118 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010220 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | wbd = 000000d0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffd0  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 000000d0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000000d0, id_ex_rd2 00000000
ex_mem_rd1 00010118, ex_mem_rd2 00000000
----- Cycle 261 -----
IF  : PC = 00010118 | INSTR = fc051ee3
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000000d0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001021c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010220
WB  : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000d0  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000000d0, ex_mem_rd2 00000000
----- Cycle 262 -----
IF  : PC = 0001011c | INSTR = 00090593
ID  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 000000d0
WB  : PC = 0001021c | INSTR = 00008067 | wbs = x0 | wbd = 00010220 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffdc, pc 00010118, op_q 24, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 263 -----
IF  : PC = 00010120 | INSTR = 00040513
ID  : PC = 0001011c | INSTR = 00090593 | rs1 = x18 = ffffffff | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010118 | INSTR = fc051ee3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x29 | imm = 4294967260 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 000000d0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 0001011c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 264 -----
IF  : PC = 00010124 | INSTR = 75c000ef
ID  : PC = 00010120 | INSTR = 00040513 | rs1 = x8 = 00000037 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 0001011c | INSTR = 00090593 | rs1 = x18 = ffffffff | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010118 | INSTR = fc051ee3 | wbs = x29 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000000, imm 00000000, pc 00010120, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 265 -----
IF  : PC = 00010128 | INSTR = 00c12083
ID  : PC = 00010124 | INSTR = 75c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1884 | op_q = 27
EX  : PC = 00010120 | INSTR = 00040513 | rs1 = x8 = 00000037 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001011c | INSTR = 00090593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 00010118 | INSTR = fc051ee3 | wbs = x29 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 0000075c, pc 00010124, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00000000
----- Cycle 266 -----
IF  : PC = 0001012c | INSTR = 00812403
ID  : PC = 00010128 | INSTR = 00c12083 | rs1 = x2 = 0002ffd0 | rs2 = x12 = 00000000 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010124 | INSTR = 75c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1884 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010120 | INSTR = 00040513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 0001011c | INSTR = 00090593 | wbs = x11 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 267 -----
IF  : PC = 00010880 | INSTR = 00050613
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010124 | INSTR = 75c000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010128
WB  : PC = 00010120 | INSTR = 00040513 | wbs = x10 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: ffffffff  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 268 -----
IF  : PC = 00010884 | INSTR = 00000513
ID  : PC = 00010880 | INSTR = 00050613 | rs1 = x10 = 00000037 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd0
WB  : PC = 00010124 | INSTR = 75c000ef | wbs = x1 | wbd = 00010128 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010118   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: ffffffff  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000000, imm 00000000, pc 00010880, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 269 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010884 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010880 | INSTR = 00050613 | rs1 = x10 = 00000037 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: ffffffff  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010884, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00000000
----- Cycle 270 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = ffffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010884 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010880 | INSTR = 00050613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: ffffffff  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 271 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = ffffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010884 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010880 | INSTR = 00050613 | wbs = x12 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: ffffffff  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00010128
----- Cycle 272 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000037 | rs2 = x12 = 00000037 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010884 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: ffffffff  a2: 00000037  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000037, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000037
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 273 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = ffffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000000 | rs2 = x12 = 00000037 | wbs = x10 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: ffffffff  a2: 00000037  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000037
----- Cycle 274 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00000037 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = ffffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 7fffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: ffffffff  a2: 00000037  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00010128
ex_mem_rd1 ffffffff, ex_mem_rd2 00010128
----- Cycle 275 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = ffffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00000037 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 0000006e | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 7fffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: ffffffff  a2: 00000037  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 7fffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00010128
----- Cycle 276 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = ffffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 7fffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000006e
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 7fffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: ffffffff  a2: 00000037  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 7fffffff, ex_mem_rd2 00000000
----- Cycle 277 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 7fffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 0000006e | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 00000037  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 278 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 7fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 7fffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 7fffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 7fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 279 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 7fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 7fffffff, ex_mem_rd2 00010128
----- Cycle 280 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000037 | rs2 = x12 = 0000006e | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 0000006e, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 0000006e
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 281 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 7fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000037 | rs2 = x12 = 0000006e | wbs = x10 | imm = 0 | result = 000000a5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 7fffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 7fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000037, ex_mem_rd2 0000006e
----- Cycle 282 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0000006e | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 7fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 3fffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 000000a5
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000006e, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006e, id_ex_rd2 00010128
ex_mem_rd1 7fffffff, ex_mem_rd2 00010128
----- Cycle 283 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 7fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0000006e | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 000000dc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 3fffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 000000a5 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000037  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 3fffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 7fffffff, id_ex_rd2 00000000
ex_mem_rd1 0000006e, ex_mem_rd2 00010128
----- Cycle 284 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 7fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 3fffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 000000dc
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 3fffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 7fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 3fffffff, ex_mem_rd2 00000000
----- Cycle 285 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 3fffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 000000dc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 0000006e  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 286 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 3fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 3fffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 3fffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 3fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 287 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 3fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 3fffffff, ex_mem_rd2 00010128
----- Cycle 288 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000000a5 | rs2 = x12 = 000000dc | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000000a5, forwB 000000dc, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000000a5, id_ex_rd2 000000dc
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 289 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 3fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000000a5 | rs2 = x12 = 000000dc | wbs = x10 | imm = 0 | result = 00000181 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 3fffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 3fffffff, id_ex_rd2 00010128
ex_mem_rd1 000000a5, ex_mem_rd2 000000dc
----- Cycle 290 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000000dc | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 3fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 1fffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000181
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000000dc, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 000000dc, id_ex_rd2 00010128
ex_mem_rd1 3fffffff, ex_mem_rd2 00010128
----- Cycle 291 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 3fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000000dc | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 000001b8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 1fffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00000181 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000000a5  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 1fffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 3fffffff, id_ex_rd2 00000000
ex_mem_rd1 000000dc, ex_mem_rd2 00010128
----- Cycle 292 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 3fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 1fffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 000001b8
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 1fffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 3fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 1fffffff, ex_mem_rd2 00000000
----- Cycle 293 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 1fffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 000001b8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000000dc  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 294 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 1fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 1fffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 1fffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 1fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 295 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 1fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 1fffffff, ex_mem_rd2 00010128
----- Cycle 296 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000181 | rs2 = x12 = 000001b8 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000181, forwB 000001b8, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000181, id_ex_rd2 000001b8
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 297 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 1fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000181 | rs2 = x12 = 000001b8 | wbs = x10 | imm = 0 | result = 00000339 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 1fffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 1fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000181, ex_mem_rd2 000001b8
----- Cycle 298 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000001b8 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 1fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0fffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000339
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000001b8, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 000001b8, id_ex_rd2 00010128
ex_mem_rd1 1fffffff, ex_mem_rd2 00010128
----- Cycle 299 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 1fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000001b8 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00000370 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0fffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00000339 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000181  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0fffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 1fffffff, id_ex_rd2 00000000
ex_mem_rd1 000001b8, ex_mem_rd2 00010128
----- Cycle 300 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 1fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0fffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000370
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0fffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 1fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0fffffff, ex_mem_rd2 00000000
----- Cycle 301 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0fffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00000370 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 000001b8  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 302 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0fffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0fffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 303 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0fffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0fffffff, ex_mem_rd2 00010128
----- Cycle 304 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000339 | rs2 = x12 = 00000370 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000339, forwB 00000370, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000339, id_ex_rd2 00000370
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 305 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000339 | rs2 = x12 = 00000370 | wbs = x10 | imm = 0 | result = 000006a9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0fffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0fffffff, id_ex_rd2 00010128
ex_mem_rd1 00000339, ex_mem_rd2 00000370
----- Cycle 306 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00000370 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0fffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 07ffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 000006a9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000370, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000370, id_ex_rd2 00010128
ex_mem_rd1 0fffffff, ex_mem_rd2 00010128
----- Cycle 307 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00000370 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 000006e0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 07ffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 000006a9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000339  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 07ffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0fffffff, id_ex_rd2 00000000
ex_mem_rd1 00000370, ex_mem_rd2 00010128
----- Cycle 308 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0fffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 07ffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 000006e0
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 07ffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 0fffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 07ffffff, ex_mem_rd2 00000000
----- Cycle 309 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 07ffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 000006e0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 00000370  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 310 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 07ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 07ffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 07ffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 07ffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 311 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 07ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 07ffffff, ex_mem_rd2 00010128
----- Cycle 312 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000006a9 | rs2 = x12 = 000006e0 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000006a9, forwB 000006e0, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000006a9, id_ex_rd2 000006e0
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 313 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 07ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000006a9 | rs2 = x12 = 000006e0 | wbs = x10 | imm = 0 | result = 00000d89 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 07ffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 07ffffff, id_ex_rd2 00010128
ex_mem_rd1 000006a9, ex_mem_rd2 000006e0
----- Cycle 314 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000006e0 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 07ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 03ffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000d89
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000006e0, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 000006e0, id_ex_rd2 00010128
ex_mem_rd1 07ffffff, ex_mem_rd2 00010128
----- Cycle 315 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 07ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000006e0 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00000dc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 03ffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00000d89 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000006a9  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 03ffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 07ffffff, id_ex_rd2 00000000
ex_mem_rd1 000006e0, ex_mem_rd2 00010128
----- Cycle 316 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 07ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 03ffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000dc0
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 03ffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 07ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 03ffffff, ex_mem_rd2 00000000
----- Cycle 317 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 03ffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00000dc0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 000006e0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 318 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 03ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 03ffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 03ffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 03ffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 319 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 03ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 03ffffff, ex_mem_rd2 00010128
----- Cycle 320 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000d89 | rs2 = x12 = 00000dc0 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000d89, forwB 00000dc0, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000d89, id_ex_rd2 00000dc0
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 321 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 03ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00000d89 | rs2 = x12 = 00000dc0 | wbs = x10 | imm = 0 | result = 00001b49 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 03ffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 03ffffff, id_ex_rd2 00010128
ex_mem_rd1 00000d89, ex_mem_rd2 00000dc0
----- Cycle 322 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00000dc0 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 03ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 01ffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00001b49
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000dc0, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000dc0, id_ex_rd2 00010128
ex_mem_rd1 03ffffff, ex_mem_rd2 00010128
----- Cycle 323 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 03ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00000dc0 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00001b80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 01ffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00001b49 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000d89  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 01ffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 03ffffff, id_ex_rd2 00000000
ex_mem_rd1 00000dc0, ex_mem_rd2 00010128
----- Cycle 324 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 03ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 01ffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00001b80
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 01ffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 03ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 01ffffff, ex_mem_rd2 00000000
----- Cycle 325 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 01ffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00001b80 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00000dc0  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 326 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 01ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 01ffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 01ffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 01ffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 327 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 01ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 01ffffff, ex_mem_rd2 00010128
----- Cycle 328 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00001b49 | rs2 = x12 = 00001b80 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00001b49, forwB 00001b80, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00001b49, id_ex_rd2 00001b80
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 329 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 01ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00001b49 | rs2 = x12 = 00001b80 | wbs = x10 | imm = 0 | result = 000036c9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 01ffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 01ffffff, id_ex_rd2 00010128
ex_mem_rd1 00001b49, ex_mem_rd2 00001b80
----- Cycle 330 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00001b80 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 01ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00ffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 000036c9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00001b80, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00001b80, id_ex_rd2 00010128
ex_mem_rd1 01ffffff, ex_mem_rd2 00010128
----- Cycle 331 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 01ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00001b80 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00003700 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00ffffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 000036c9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00001b49  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00ffffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 01ffffff, id_ex_rd2 00000000
ex_mem_rd1 00001b80, ex_mem_rd2 00010128
----- Cycle 332 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 01ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00ffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00003700
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00ffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 01ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00ffffff, ex_mem_rd2 00000000
----- Cycle 333 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00ffffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00003700 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00001b80  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 334 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00ffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00ffffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00ffffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 335 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00ffffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00ffffff, ex_mem_rd2 00010128
----- Cycle 336 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000036c9 | rs2 = x12 = 00003700 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000036c9, forwB 00003700, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000036c9, id_ex_rd2 00003700
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 337 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000036c9 | rs2 = x12 = 00003700 | wbs = x10 | imm = 0 | result = 00006dc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00ffffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00ffffff, id_ex_rd2 00010128
ex_mem_rd1 000036c9, ex_mem_rd2 00003700
----- Cycle 338 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00003700 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00ffffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 007fffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00006dc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00003700, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00003700, id_ex_rd2 00010128
ex_mem_rd1 00ffffff, ex_mem_rd2 00010128
----- Cycle 339 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00003700 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00006e00 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 007fffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00006dc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000036c9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 007fffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00ffffff, id_ex_rd2 00000000
ex_mem_rd1 00003700, ex_mem_rd2 00010128
----- Cycle 340 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00ffffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 007fffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00006e00
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 007fffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 00ffffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 007fffff, ex_mem_rd2 00000000
----- Cycle 341 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 007fffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00006e00 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00003700  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 342 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 007fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 007fffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 007fffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 007fffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 343 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 007fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 007fffff, ex_mem_rd2 00010128
----- Cycle 344 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00006dc9 | rs2 = x12 = 00006e00 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00006dc9, forwB 00006e00, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00006dc9, id_ex_rd2 00006e00
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 345 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 007fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00006dc9 | rs2 = x12 = 00006e00 | wbs = x10 | imm = 0 | result = 0000dbc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 007fffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 007fffff, id_ex_rd2 00010128
ex_mem_rd1 00006dc9, ex_mem_rd2 00006e00
----- Cycle 346 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00006e00 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 007fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 003fffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0000dbc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00006e00, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00006e00, id_ex_rd2 00010128
ex_mem_rd1 007fffff, ex_mem_rd2 00010128
----- Cycle 347 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 007fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00006e00 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 0000dc00 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 003fffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 0000dbc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00006dc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 003fffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 007fffff, id_ex_rd2 00000000
ex_mem_rd1 00006e00, ex_mem_rd2 00010128
----- Cycle 348 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 007fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 003fffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000dc00
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 003fffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 007fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 003fffff, ex_mem_rd2 00000000
----- Cycle 349 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 003fffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 0000dc00 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 00006e00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 350 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 003fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 003fffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 003fffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 003fffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 351 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 003fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 003fffff, ex_mem_rd2 00010128
----- Cycle 352 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0000dbc9 | rs2 = x12 = 0000dc00 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000dbc9, forwB 0000dc00, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000dbc9, id_ex_rd2 0000dc00
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 353 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 003fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0000dbc9 | rs2 = x12 = 0000dc00 | wbs = x10 | imm = 0 | result = 0001b7c9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 003fffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 003fffff, id_ex_rd2 00010128
ex_mem_rd1 0000dbc9, ex_mem_rd2 0000dc00
----- Cycle 354 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0000dc00 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 003fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 001fffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0001b7c9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000dc00, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0000dc00, id_ex_rd2 00010128
ex_mem_rd1 003fffff, ex_mem_rd2 00010128
----- Cycle 355 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 003fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0000dc00 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 0001b800 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 001fffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 0001b7c9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000dbc9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 001fffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 003fffff, id_ex_rd2 00000000
ex_mem_rd1 0000dc00, ex_mem_rd2 00010128
----- Cycle 356 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 003fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 001fffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0001b800
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 001fffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 003fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 001fffff, ex_mem_rd2 00000000
----- Cycle 357 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 001fffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 0001b800 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0000dc00  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 358 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 001fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 001fffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 001fffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 001fffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 359 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 001fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 001fffff, ex_mem_rd2 00010128
----- Cycle 360 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0001b7c9 | rs2 = x12 = 0001b800 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0001b7c9, forwB 0001b800, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0001b7c9, id_ex_rd2 0001b800
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 361 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 001fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0001b7c9 | rs2 = x12 = 0001b800 | wbs = x10 | imm = 0 | result = 00036fc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 001fffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 001fffff, id_ex_rd2 00010128
ex_mem_rd1 0001b7c9, ex_mem_rd2 0001b800
----- Cycle 362 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0001b800 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 001fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 000fffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00036fc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0001b800, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0001b800, id_ex_rd2 00010128
ex_mem_rd1 001fffff, ex_mem_rd2 00010128
----- Cycle 363 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 001fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0001b800 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00037000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 000fffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00036fc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0001b7c9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000fffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 001fffff, id_ex_rd2 00000000
ex_mem_rd1 0001b800, ex_mem_rd2 00010128
----- Cycle 364 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 001fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 000fffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00037000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 000fffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 001fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 000fffff, ex_mem_rd2 00000000
----- Cycle 365 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 000fffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00037000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 0001b800  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 366 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 000fffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000fffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 000fffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 367 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000fffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 000fffff, ex_mem_rd2 00010128
----- Cycle 368 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00036fc9 | rs2 = x12 = 00037000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00036fc9, forwB 00037000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00036fc9, id_ex_rd2 00037000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 369 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00036fc9 | rs2 = x12 = 00037000 | wbs = x10 | imm = 0 | result = 0006dfc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000fffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 000fffff, id_ex_rd2 00010128
ex_mem_rd1 00036fc9, ex_mem_rd2 00037000
----- Cycle 370 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00037000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000fffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0007ffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0006dfc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00037000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00037000, id_ex_rd2 00010128
ex_mem_rd1 000fffff, ex_mem_rd2 00010128
----- Cycle 371 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00037000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 0006e000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0007ffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 0006dfc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00036fc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0007ffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 000fffff, id_ex_rd2 00000000
ex_mem_rd1 00037000, ex_mem_rd2 00010128
----- Cycle 372 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000fffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0007ffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0006e000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0007ffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 000fffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0007ffff, ex_mem_rd2 00000000
----- Cycle 373 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0007ffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 0006e000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 00037000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 374 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0007ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0007ffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0007ffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0007ffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 375 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0007ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0007ffff, ex_mem_rd2 00010128
----- Cycle 376 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0006dfc9 | rs2 = x12 = 0006e000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0006dfc9, forwB 0006e000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0006dfc9, id_ex_rd2 0006e000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 377 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0007ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0006dfc9 | rs2 = x12 = 0006e000 | wbs = x10 | imm = 0 | result = 000dbfc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0007ffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0007ffff, id_ex_rd2 00010128
ex_mem_rd1 0006dfc9, ex_mem_rd2 0006e000
----- Cycle 378 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0006e000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0007ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0003ffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 000dbfc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0006e000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0006e000, id_ex_rd2 00010128
ex_mem_rd1 0007ffff, ex_mem_rd2 00010128
----- Cycle 379 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0007ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0006e000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 000dc000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0003ffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 000dbfc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0006dfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0003ffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0007ffff, id_ex_rd2 00000000
ex_mem_rd1 0006e000, ex_mem_rd2 00010128
----- Cycle 380 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0007ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0003ffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 000dc000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0003ffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0007ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0003ffff, ex_mem_rd2 00000000
----- Cycle 381 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0003ffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 000dc000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 0006e000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 382 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0003ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0003ffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0003ffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0003ffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 383 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0003ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0003ffff, ex_mem_rd2 00010128
----- Cycle 384 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000dbfc9 | rs2 = x12 = 000dc000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000dbfc9, forwB 000dc000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000dbfc9, id_ex_rd2 000dc000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 385 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0003ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 000dbfc9 | rs2 = x12 = 000dc000 | wbs = x10 | imm = 0 | result = 001b7fc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0003ffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0003ffff, id_ex_rd2 00010128
ex_mem_rd1 000dbfc9, ex_mem_rd2 000dc000
----- Cycle 386 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000dc000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0003ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0001ffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 001b7fc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000dc000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 000dc000, id_ex_rd2 00010128
ex_mem_rd1 0003ffff, ex_mem_rd2 00010128
----- Cycle 387 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0003ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 000dc000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 001b8000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0001ffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 001b7fc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 000dbfc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0001ffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0003ffff, id_ex_rd2 00000000
ex_mem_rd1 000dc000, ex_mem_rd2 00010128
----- Cycle 388 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0003ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0001ffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 001b8000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0001ffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0003ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0001ffff, ex_mem_rd2 00000000
----- Cycle 389 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0001ffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 001b8000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 000dc000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 390 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0001ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0001ffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0001ffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0001ffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 391 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0001ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0001ffff, ex_mem_rd2 00010128
----- Cycle 392 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 001b7fc9 | rs2 = x12 = 001b8000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 001b7fc9, forwB 001b8000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 001b7fc9, id_ex_rd2 001b8000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 393 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0001ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 001b7fc9 | rs2 = x12 = 001b8000 | wbs = x10 | imm = 0 | result = 0036ffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0001ffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0001ffff, id_ex_rd2 00010128
ex_mem_rd1 001b7fc9, ex_mem_rd2 001b8000
----- Cycle 394 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 001b8000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0001ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0000ffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0036ffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 001b8000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 001b8000, id_ex_rd2 00010128
ex_mem_rd1 0001ffff, ex_mem_rd2 00010128
----- Cycle 395 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0001ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 001b8000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00370000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000ffff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 0036ffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 001b7fc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000ffff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0001ffff, id_ex_rd2 00000000
ex_mem_rd1 001b8000, ex_mem_rd2 00010128
----- Cycle 396 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0001ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0000ffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00370000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0000ffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0001ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0000ffff, ex_mem_rd2 00000000
----- Cycle 397 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0000ffff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00370000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 001b8000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 398 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0000ffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000ffff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000ffff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 399 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000ffff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000ffff, ex_mem_rd2 00010128
----- Cycle 400 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0036ffc9 | rs2 = x12 = 00370000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0036ffc9, forwB 00370000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0036ffc9, id_ex_rd2 00370000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 401 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0036ffc9 | rs2 = x12 = 00370000 | wbs = x10 | imm = 0 | result = 006dffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000ffff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000ffff, id_ex_rd2 00010128
ex_mem_rd1 0036ffc9, ex_mem_rd2 00370000
----- Cycle 402 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00370000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000ffff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00007fff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 006dffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00370000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00370000, id_ex_rd2 00010128
ex_mem_rd1 0000ffff, ex_mem_rd2 00010128
----- Cycle 403 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00370000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 006e0000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00007fff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 006dffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0036ffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00007fff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000ffff, id_ex_rd2 00000000
ex_mem_rd1 00370000, ex_mem_rd2 00010128
----- Cycle 404 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000ffff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00007fff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 006e0000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00007fff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 0000ffff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00007fff, ex_mem_rd2 00000000
----- Cycle 405 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00007fff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 006e0000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 00370000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 406 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00007fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00007fff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00007fff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00007fff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 407 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00007fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00007fff, ex_mem_rd2 00010128
----- Cycle 408 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 006dffc9 | rs2 = x12 = 006e0000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 006dffc9, forwB 006e0000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 006dffc9, id_ex_rd2 006e0000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 409 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00007fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 006dffc9 | rs2 = x12 = 006e0000 | wbs = x10 | imm = 0 | result = 00dbffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00007fff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00007fff, id_ex_rd2 00010128
ex_mem_rd1 006dffc9, ex_mem_rd2 006e0000
----- Cycle 410 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 006e0000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00007fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00003fff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00dbffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 006e0000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 006e0000, id_ex_rd2 00010128
ex_mem_rd1 00007fff, ex_mem_rd2 00010128
----- Cycle 411 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00007fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 006e0000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00dc0000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00003fff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 00dbffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 006dffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00003fff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00007fff, id_ex_rd2 00000000
ex_mem_rd1 006e0000, ex_mem_rd2 00010128
----- Cycle 412 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00007fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00003fff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00dc0000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00003fff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00007fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00003fff, ex_mem_rd2 00000000
----- Cycle 413 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00003fff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00dc0000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 006e0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 414 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00003fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00003fff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00003fff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00003fff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 415 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00003fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00003fff, ex_mem_rd2 00010128
----- Cycle 416 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00dbffc9 | rs2 = x12 = 00dc0000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00dbffc9, forwB 00dc0000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00dbffc9, id_ex_rd2 00dc0000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 417 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00003fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 00dbffc9 | rs2 = x12 = 00dc0000 | wbs = x10 | imm = 0 | result = 01b7ffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00003fff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00003fff, id_ex_rd2 00010128
ex_mem_rd1 00dbffc9, ex_mem_rd2 00dc0000
----- Cycle 418 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00dc0000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00003fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00001fff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 01b7ffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00dc0000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00dc0000, id_ex_rd2 00010128
ex_mem_rd1 00003fff, ex_mem_rd2 00010128
----- Cycle 419 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00003fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 00dc0000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 01b80000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00001fff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 01b7ffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00dbffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00001fff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00003fff, id_ex_rd2 00000000
ex_mem_rd1 00dc0000, ex_mem_rd2 00010128
----- Cycle 420 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00003fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00001fff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 01b80000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00001fff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00003fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00001fff, ex_mem_rd2 00000000
----- Cycle 421 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00001fff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 01b80000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 00dc0000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 422 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00001fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00001fff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00001fff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00001fff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 423 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00001fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00001fff, ex_mem_rd2 00010128
----- Cycle 424 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 01b7ffc9 | rs2 = x12 = 01b80000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 01b7ffc9, forwB 01b80000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 01b7ffc9, id_ex_rd2 01b80000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 425 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00001fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 01b7ffc9 | rs2 = x12 = 01b80000 | wbs = x10 | imm = 0 | result = 036fffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00001fff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00001fff, id_ex_rd2 00010128
ex_mem_rd1 01b7ffc9, ex_mem_rd2 01b80000
----- Cycle 426 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 01b80000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00001fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00000fff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 036fffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 01b80000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 01b80000, id_ex_rd2 00010128
ex_mem_rd1 00001fff, ex_mem_rd2 00010128
----- Cycle 427 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00001fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 01b80000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 03700000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000fff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 036fffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 01b7ffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000fff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00001fff, id_ex_rd2 00000000
ex_mem_rd1 01b80000, ex_mem_rd2 00010128
----- Cycle 428 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00001fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000fff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 03700000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00000fff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00001fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00000fff, ex_mem_rd2 00000000
----- Cycle 429 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000fff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 03700000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 01b80000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 430 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00000fff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000fff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000fff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 431 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000fff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000fff, ex_mem_rd2 00010128
----- Cycle 432 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 036fffc9 | rs2 = x12 = 03700000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 036fffc9, forwB 03700000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 036fffc9, id_ex_rd2 03700000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 433 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 036fffc9 | rs2 = x12 = 03700000 | wbs = x10 | imm = 0 | result = 06dfffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000fff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000fff, id_ex_rd2 00010128
ex_mem_rd1 036fffc9, ex_mem_rd2 03700000
----- Cycle 434 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 03700000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000fff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 000007ff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 06dfffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 03700000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 03700000, id_ex_rd2 00010128
ex_mem_rd1 00000fff, ex_mem_rd2 00010128
----- Cycle 435 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 03700000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 06e00000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 000007ff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 06dfffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 036fffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000007ff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000fff, id_ex_rd2 00000000
ex_mem_rd1 03700000, ex_mem_rd2 00010128
----- Cycle 436 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000fff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 000007ff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 06e00000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 000007ff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 00000fff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 000007ff, ex_mem_rd2 00000000
----- Cycle 437 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 000007ff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 06e00000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 03700000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 438 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000007ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 000007ff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000007ff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 000007ff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 439 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000007ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 000007ff, ex_mem_rd2 00010128
----- Cycle 440 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 06dfffc9 | rs2 = x12 = 06e00000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 06dfffc9, forwB 06e00000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 06dfffc9, id_ex_rd2 06e00000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 441 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000007ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 06dfffc9 | rs2 = x12 = 06e00000 | wbs = x10 | imm = 0 | result = 0dbfffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000007ff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 000007ff, id_ex_rd2 00010128
ex_mem_rd1 06dfffc9, ex_mem_rd2 06e00000
----- Cycle 442 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 06e00000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000007ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 000003ff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0dbfffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 06e00000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 06e00000, id_ex_rd2 00010128
ex_mem_rd1 000007ff, ex_mem_rd2 00010128
----- Cycle 443 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000007ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 06e00000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 0dc00000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 000003ff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 0dbfffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 06dfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000003ff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 000007ff, id_ex_rd2 00000000
ex_mem_rd1 06e00000, ex_mem_rd2 00010128
----- Cycle 444 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000007ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 000003ff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0dc00000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 000003ff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000007ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 000003ff, ex_mem_rd2 00000000
----- Cycle 445 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 000003ff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 0dc00000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 06e00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 446 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000003ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 000003ff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000003ff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 000003ff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 447 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000003ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 000003ff, ex_mem_rd2 00010128
----- Cycle 448 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0dbfffc9 | rs2 = x12 = 0dc00000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0dbfffc9, forwB 0dc00000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0dbfffc9, id_ex_rd2 0dc00000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 449 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000003ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 0dbfffc9 | rs2 = x12 = 0dc00000 | wbs = x10 | imm = 0 | result = 1b7fffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000003ff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 000003ff, id_ex_rd2 00010128
ex_mem_rd1 0dbfffc9, ex_mem_rd2 0dc00000
----- Cycle 450 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0dc00000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000003ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 000001ff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 1b7fffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0dc00000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0dc00000, id_ex_rd2 00010128
ex_mem_rd1 000003ff, ex_mem_rd2 00010128
----- Cycle 451 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000003ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 0dc00000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 1b800000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 000001ff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 1b7fffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0dbfffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000001ff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 000003ff, id_ex_rd2 00000000
ex_mem_rd1 0dc00000, ex_mem_rd2 00010128
----- Cycle 452 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000003ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 000001ff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 1b800000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 000001ff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000003ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 000001ff, ex_mem_rd2 00000000
----- Cycle 453 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 000001ff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 1b800000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 0dc00000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 454 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000001ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 000001ff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000001ff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 000001ff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 455 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000001ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 000001ff, ex_mem_rd2 00010128
----- Cycle 456 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 1b7fffc9 | rs2 = x12 = 1b800000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 1b7fffc9, forwB 1b800000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 1b7fffc9, id_ex_rd2 1b800000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 457 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000001ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 1b7fffc9 | rs2 = x12 = 1b800000 | wbs = x10 | imm = 0 | result = 36ffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000001ff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 000001ff, id_ex_rd2 00010128
ex_mem_rd1 1b7fffc9, ex_mem_rd2 1b800000
----- Cycle 458 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 1b800000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000001ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 000000ff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 36ffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 1b800000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 1b800000, id_ex_rd2 00010128
ex_mem_rd1 000001ff, ex_mem_rd2 00010128
----- Cycle 459 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000001ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 1b800000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 37000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 000000ff
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 36ffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 1b7fffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000000ff, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 000001ff, id_ex_rd2 00000000
ex_mem_rd1 1b800000, ex_mem_rd2 00010128
----- Cycle 460 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000001ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 000000ff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 37000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 000000ff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000001ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 000000ff, ex_mem_rd2 00000000
----- Cycle 461 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 000000ff
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 37000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 1b800000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 462 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000000ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 000000ff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000000ff, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 000000ff, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 463 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 000000ff | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 000000ff, ex_mem_rd2 00010128
----- Cycle 464 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 36ffffc9 | rs2 = x12 = 37000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 36ffffc9, forwB 37000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 36ffffc9, id_ex_rd2 37000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 465 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000000ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 36ffffc9 | rs2 = x12 = 37000000 | wbs = x10 | imm = 0 | result = 6dffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000000ff, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 000000ff, id_ex_rd2 00010128
ex_mem_rd1 36ffffc9, ex_mem_rd2 37000000
----- Cycle 466 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 37000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 000000ff | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0000007f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 6dffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 37000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 37000000, id_ex_rd2 00010128
ex_mem_rd1 000000ff, ex_mem_rd2 00010128
----- Cycle 467 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000000ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 37000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 6e000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000007f
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 6dffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 36ffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000007f, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 000000ff, id_ex_rd2 00000000
ex_mem_rd1 37000000, ex_mem_rd2 00010128
----- Cycle 468 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 000000ff | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0000007f | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 6e000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0000007f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 000000ff  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0000007f, ex_mem_rd2 00000000
----- Cycle 469 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0000007f
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 6e000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 37000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 470 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000007f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0000007f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000007f, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000007f, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 471 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000007f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000007f, ex_mem_rd2 00010128
----- Cycle 472 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 6dffffc9 | rs2 = x12 = 6e000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 6dffffc9, forwB 6e000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 6dffffc9, id_ex_rd2 6e000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 473 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000007f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 6dffffc9 | rs2 = x12 = 6e000000 | wbs = x10 | imm = 0 | result = dbffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000007f, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000007f, id_ex_rd2 00010128
ex_mem_rd1 6dffffc9, ex_mem_rd2 6e000000
----- Cycle 474 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 6e000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000007f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0000003f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result dbffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 6e000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 6e000000, id_ex_rd2 00010128
ex_mem_rd1 0000007f, ex_mem_rd2 00010128
----- Cycle 475 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000007f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 6e000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = dc000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000003f
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = dbffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6dffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000003f, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000007f, id_ex_rd2 00000000
ex_mem_rd1 6e000000, ex_mem_rd2 00010128
----- Cycle 476 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000007f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0000003f | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result dc000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0000003f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000007f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0000003f, ex_mem_rd2 00000000
----- Cycle 477 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0000003f
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = dc000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: 6e000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 478 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000003f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0000003f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000003f, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000003f, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 479 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000003f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000003f, ex_mem_rd2 00010128
----- Cycle 480 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = dbffffc9 | rs2 = x12 = dc000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA dbffffc9, forwB dc000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 dbffffc9, id_ex_rd2 dc000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 481 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000003f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = dbffffc9 | rs2 = x12 = dc000000 | wbs = x10 | imm = 0 | result = b7ffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000003f, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000003f, id_ex_rd2 00010128
ex_mem_rd1 dbffffc9, ex_mem_rd2 dc000000
----- Cycle 482 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = dc000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000003f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0000001f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result b7ffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA dc000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 dc000000, id_ex_rd2 00010128
ex_mem_rd1 0000003f, ex_mem_rd2 00010128
----- Cycle 483 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000003f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = dc000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = b8000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000001f
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = b7ffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dbffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000001f, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000003f, id_ex_rd2 00000000
ex_mem_rd1 dc000000, ex_mem_rd2 00010128
----- Cycle 484 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000003f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0000001f | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result b8000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0000001f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000003f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0000001f, ex_mem_rd2 00000000
----- Cycle 485 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0000001f
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = b8000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: dc000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 486 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000001f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0000001f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000001f, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000001f, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 487 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000001f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000001f, ex_mem_rd2 00010128
----- Cycle 488 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = b7ffffc9 | rs2 = x12 = b8000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA b7ffffc9, forwB b8000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 b7ffffc9, id_ex_rd2 b8000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 489 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000001f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = b7ffffc9 | rs2 = x12 = b8000000 | wbs = x10 | imm = 0 | result = 6fffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000001f, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000001f, id_ex_rd2 00010128
ex_mem_rd1 b7ffffc9, ex_mem_rd2 b8000000
----- Cycle 490 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = b8000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000001f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 0000000f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 6fffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA b8000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 b8000000, id_ex_rd2 00010128
ex_mem_rd1 0000001f, ex_mem_rd2 00010128
----- Cycle 491 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000001f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = b8000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 70000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000f
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 6fffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: b7ffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000001f, id_ex_rd2 00000000
ex_mem_rd1 b8000000, ex_mem_rd2 00010128
----- Cycle 492 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000001f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 0000000f | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 70000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 0000000f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000001f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 0000000f, ex_mem_rd2 00000000
----- Cycle 493 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 0000000f
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 70000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: b8000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 494 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000000f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 0000000f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 495 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 0000000f | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000000f, ex_mem_rd2 00010128
----- Cycle 496 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 6fffffc9 | rs2 = x12 = 70000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 6fffffc9, forwB 70000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 6fffffc9, id_ex_rd2 70000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 497 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000000f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 6fffffc9 | rs2 = x12 = 70000000 | wbs = x10 | imm = 0 | result = dfffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 00010128
ex_mem_rd1 6fffffc9, ex_mem_rd2 70000000
----- Cycle 498 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 70000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 0000000f | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00000007 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result dfffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 70000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 70000000, id_ex_rd2 00010128
ex_mem_rd1 0000000f, ex_mem_rd2 00010128
----- Cycle 499 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000000f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 70000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = e0000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000007
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = dfffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 6fffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000007, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 00000000
ex_mem_rd1 70000000, ex_mem_rd2 00010128
----- Cycle 500 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 0000000f | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000007 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result e0000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00000007 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 0000000f  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00000007, ex_mem_rd2 00000000
----- Cycle 501 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000007
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = e0000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: 70000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 502 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000007 | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00000007 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000007, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000007, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 503 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000007 | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000007, ex_mem_rd2 00010128
----- Cycle 504 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = dfffffc9 | rs2 = x12 = e0000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA dfffffc9, forwB e0000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 dfffffc9, id_ex_rd2 e0000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 505 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000007 | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = dfffffc9 | rs2 = x12 = e0000000 | wbs = x10 | imm = 0 | result = bfffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000007, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000007, id_ex_rd2 00010128
ex_mem_rd1 dfffffc9, ex_mem_rd2 e0000000
----- Cycle 506 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = e0000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000007 | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00000003 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result bfffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA e0000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 e0000000, id_ex_rd2 00010128
ex_mem_rd1 00000007, ex_mem_rd2 00010128
----- Cycle 507 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000007 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = e0000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = c0000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000003
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = bfffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: dfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000003, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000007, id_ex_rd2 00000000
ex_mem_rd1 e0000000, ex_mem_rd2 00010128
----- Cycle 508 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000007 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000003 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result c0000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00000003 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000007  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00000003, ex_mem_rd2 00000000
----- Cycle 509 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000003
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = c0000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: e0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 510 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000003 | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00000003 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000003, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000003, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 511 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000003 | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000003, ex_mem_rd2 00010128
----- Cycle 512 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = bfffffc9 | rs2 = x12 = c0000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA bfffffc9, forwB c0000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 bfffffc9, id_ex_rd2 c0000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 513 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000003 | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = bfffffc9 | rs2 = x12 = c0000000 | wbs = x10 | imm = 0 | result = 7fffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000003, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000003, id_ex_rd2 00010128
ex_mem_rd1 bfffffc9, ex_mem_rd2 c0000000
----- Cycle 514 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = c0000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000003 | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 7fffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA c0000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 c0000000, id_ex_rd2 00010128
ex_mem_rd1 00000003, ex_mem_rd2 00010128
----- Cycle 515 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000003 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = c0000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 80000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = 7fffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: bfffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000003, id_ex_rd2 00000000
ex_mem_rd1 c0000000, ex_mem_rd2 00010128
----- Cycle 516 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000003 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 80000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000003  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 517 -----
IF  : PC = 00010888 | INSTR = 0015f693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010128 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 80000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: c0000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 518 -----
IF  : PC = 0001088c | INSTR = 00068463
ID  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000001 | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010128
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010128, imm 00000001, pc 00010888, op_q 4, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010128
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 519 -----
IF  : PC = 00010890 | INSTR = 00c50533
ID  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | op_q = 24
EX  : PC = 00010888 | INSTR = 0015f693 | rs1 = x11 = 00000001 | rs2 = x1 = 00010128 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010128 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000008, pc 0001088c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00010128
----- Cycle 520 -----
IF  : PC = 00010894 | INSTR = 0015d593
ID  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 7fffffc9 | rs2 = x12 = 80000000 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 0001088c | INSTR = 00068463 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x8 | imm = 8 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 7fffffc9, forwB 80000000, imm 00000000, pc 00010890, op_q 12, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 7fffffc9, id_ex_rd2 80000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 521 -----
IF  : PC = 00010898 | INSTR = 00161613
ID  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000001 | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010890 | INSTR = 00c50533 | rs1 = x10 = 7fffffc9 | rs2 = x12 = 80000000 | wbs = x10 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001088c | INSTR = 00068463 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 00010888 | INSTR = 0015f693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010128, imm 00000001, pc 00010894, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010128
ex_mem_rd1 7fffffc9, ex_mem_rd2 80000000
----- Cycle 522 -----
IF  : PC = 0001089c | INSTR = fe0596e3
ID  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 80000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 00010894 | INSTR = 0015d593 | rs1 = x11 = 00000001 | rs2 = x1 = 00010128 | wbs = x11 | imm = 1 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffc9
WB  : PC = 0001088c | INSTR = 00068463 | wbs = x8 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 80000000, forwB 00010128, imm 00000001, pc 00010898, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 80000000, id_ex_rd2 00010128
ex_mem_rd1 00000001, ex_mem_rd2 00010128
----- Cycle 523 -----
IF  : PC = 000108a0 | INSTR = 00008067
ID  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 00010898 | INSTR = 00161613 | rs1 = x12 = 80000000 | rs2 = x1 = 00010128 | wbs = x12 | imm = 1 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010890 | INSTR = 00c50533 | wbs = x10 | wbd = ffffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: 7fffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffec, pc 0001089c, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 80000000, ex_mem_rd2 00010128
----- Cycle 524 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001089c | INSTR = fe0596e3 | rs1 = x11 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010898 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010894 | INSTR = 0015d593 | wbs = x11 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000001  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010128, forwB 00000000, imm 00000000, pc 000108a0, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010128, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 525 -----
IF  : PC = 000108a8 | INSTR = 0605c663
ID  : PC = 000108a4 | INSTR = 06054063 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x0 | imm = 96 | op_q = 24
EX  : PC = 000108a0 | INSTR = 00008067 | rs1 = x1 = 00010128 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000108a4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010898 | INSTR = 00161613 | wbs = x12 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 80000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 00010128, ex_mem_rd2 00000000
----- Cycle 526 -----
IF  : PC = 00010128 | INSTR = 00c12083
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108a0 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000108a4
WB  : PC = 0001089c | INSTR = fe0596e3 | wbs = x13 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 527 -----
IF  : PC = 0001012c | INSTR = 00812403
ID  : PC = 00010128 | INSTR = 00c12083 | rs1 = x2 = 0002ffd0 | rs2 = x12 = 00000000 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffc9
WB  : PC = 000108a0 | INSTR = 00008067 | wbs = x0 | wbd = 000108a4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffd0, forwB 00000000, imm 0000000c, pc 00010128, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 528 -----
IF  : PC = 00010130 | INSTR = 00412483
ID  : PC = 0001012c | INSTR = 00812403 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 00000037 | wbs = x8 | imm = 8 | op_q = 0
EX  : PC = 00010128 | INSTR = 00c12083 | rs1 = x2 = 0002ffd0 | rs2 = x12 = 00000000 | wbs = x1 | imm = 12 | result = 0002ffdc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffc9 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 529 -----
READ: addr=0002ffdc data=00000000 pc=00010128

forwA 0002ffd0, forwB 00000037, imm 00000008, pc 0001012c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000037
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 529 -----
IF  : PC = 00010134 | INSTR = 00012903
ID  : PC = 00010130 | INSTR = 00412483 | rs1 = x2 = 0002ffd0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 4 | op_q = 0
EX  : PC = 0001012c | INSTR = 00812403 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 00000037 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010128 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002ffdc | wbv = 00000001 | result 0002ffdc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002ffdc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffdc | tag=    383 | set_idx=14 | block_off=28

forwA 0002ffd0, forwB 00000037, imm 00000008, pc 0001012c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000037
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 530 -----
IF  : PC = 00010134 | INSTR = 00012903
ID  : PC = 00010130 | INSTR = 00412483 | rs1 = x2 = 0002ffd0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 4 | op_q = 0
EX  : PC = 0001012c | INSTR = 00812403 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 00000037 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010128 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffdc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 531 -----
RESPONSE : addr=0002ffdc data=00010030 pc=00010128

forwA 0002ffd0, forwB 00000037, imm 00000008, pc 0001012c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000037
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 531 -----
IF  : PC = 00010134 | INSTR = 00012903
ID  : PC = 00010130 | INSTR = 00412483 | rs1 = x2 = 0002ffd0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 4 | op_q = 0
EX  : PC = 0001012c | INSTR = 00812403 | rs1 = x2 = 0002ffd0 | rs2 = x8 = 00000037 | wbs = x8 | imm = 8 | result = 0002ffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010128 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffdc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffdc | data = 00010030
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffdc | rsp_data=00010030

----- Cycle 532 -----
READ: addr=0002ffd8 data=00000000 pc=0001012c

forwA 0002ffd0, forwB 00000000, imm 00000004, pc 00010130, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000037
----- Cycle 532 -----
IF  : PC = 00010138 | INSTR = 01010113
ID  : PC = 00010134 | INSTR = 00012903 | rs1 = x2 = 0002ffd0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 0
EX  : PC = 00010130 | INSTR = 00412483 | rs1 = x2 = 0002ffd0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 4 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001012c | INSTR = 00812403 | wbs = x8 | mem_addr = 0002ffd8 | wbv = 00000001 | result 0002ffd8
WB  : PC = 00010128 | INSTR = 00c12083 | wbs = x1 | wbd = 00010030 | wbv = 00000001
MemReq : addr = 0002ffd8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010128   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd8 | tag=    383 | set_idx=14 | block_off=24

forwA 0002ffd0, forwB 00000000, imm 00000004, pc 00010130, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000037
----- Cycle 533 -----
IF  : PC = 00010138 | INSTR = 01010113
ID  : PC = 00010134 | INSTR = 00012903 | rs1 = x2 = 0002ffd0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 0
EX  : PC = 00010130 | INSTR = 00412483 | rs1 = x2 = 0002ffd0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 4 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001012c | INSTR = 00812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd8
WB  : PC = 00010128 | INSTR = 00c12083 | wbs = x1 | wbd = 00010030 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 534 -----
RESPONSE : addr=0002ffd8 data=0002fff0 pc=0001012c

forwA 0002ffd0, forwB 00000000, imm 00000004, pc 00010130, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000037
----- Cycle 534 -----
IF  : PC = 00010138 | INSTR = 01010113
ID  : PC = 00010134 | INSTR = 00012903 | rs1 = x2 = 0002ffd0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 0
EX  : PC = 00010130 | INSTR = 00412483 | rs1 = x2 = 0002ffd0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 4 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001012c | INSTR = 00812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd8
WB  : PC = 00010128 | INSTR = 00c12083 | wbs = x1 | wbd = 00010030 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd8 | data = 0002fff0
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd8 | rsp_data=0002fff0

----- Cycle 535 -----
READ: addr=0002ffd4 data=00000000 pc=00010130

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010134, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 535 -----
IF  : PC = 0001013c | INSTR = 00008067
ID  : PC = 00010138 | INSTR = 01010113 | rs1 = x2 = 0002ffd0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010134 | INSTR = 00012903 | rs1 = x2 = 0002ffd0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010130 | INSTR = 00412483 | wbs = x9 | mem_addr = 0002ffd4 | wbv = 00000001 | result 0002ffd4
WB  : PC = 0001012c | INSTR = 00812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 0002ffd4 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd4 | tag=    383 | set_idx=14 | block_off=20

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010134, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 536 -----
IF  : PC = 0001013c | INSTR = 00008067
ID  : PC = 00010138 | INSTR = 01010113 | rs1 = x2 = 0002ffd0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010134 | INSTR = 00012903 | rs1 = x2 = 0002ffd0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010130 | INSTR = 00412483 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd4
WB  : PC = 0001012c | INSTR = 00812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 537 -----
RESPONSE : addr=0002ffd4 data=00000000 pc=00010130

forwA 0002ffd0, forwB 00000000, imm 00000000, pc 00010134, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 537 -----
IF  : PC = 0001013c | INSTR = 00008067
ID  : PC = 00010138 | INSTR = 01010113 | rs1 = x2 = 0002ffd0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010134 | INSTR = 00012903 | rs1 = x2 = 0002ffd0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010130 | INSTR = 00412483 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd4
WB  : PC = 0001012c | INSTR = 00812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd4 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd4 | rsp_data=00000000

----- Cycle 538 -----
READ: addr=0002ffd0 data=00000000 pc=00010134

forwA 0002ffd0, forwB 00000000, imm 00000010, pc 00010138, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 538 -----
IF  : PC = 00010140 | INSTR = 00000413
ID  : PC = 0001013c | INSTR = 00008067 | rs1 = x1 = 00010030 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010138 | INSTR = 01010113 | rs1 = x2 = 0002ffd0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 16 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010134 | INSTR = 00012903 | wbs = x18 | mem_addr = 0002ffd0 | wbv = 00000001 | result 0002ffd0
WB  : PC = 00010130 | INSTR = 00412483 | wbs = x9 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002ffd0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00020003  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd0 | tag=    383 | set_idx=14 | block_off=16

forwA 0002ffd0, forwB 00000000, imm 00000010, pc 00010138, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 539 -----
IF  : PC = 00010140 | INSTR = 00000413
ID  : PC = 0001013c | INSTR = 00008067 | rs1 = x1 = 00010030 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010138 | INSTR = 01010113 | rs1 = x2 = 0002ffd0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 16 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010134 | INSTR = 00012903 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd0
WB  : PC = 00010130 | INSTR = 00412483 | wbs = x9 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 540 -----
RESPONSE : addr=0002ffd0 data=00000000 pc=00010134

forwA 0002ffd0, forwB 00000000, imm 00000010, pc 00010138, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffd0, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 540 -----
IF  : PC = 00010140 | INSTR = 00000413
ID  : PC = 0001013c | INSTR = 00008067 | rs1 = x1 = 00010030 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010138 | INSTR = 01010113 | rs1 = x2 = 0002ffd0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 16 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010134 | INSTR = 00012903 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffd0
WB  : PC = 00010130 | INSTR = 00412483 | wbs = x9 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd0 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd0 | rsp_data=00000000

forwA 00010030, forwB 00000000, imm 00000000, pc 0001013c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010030, id_ex_rd2 00000000
ex_mem_rd1 0002ffd0, ex_mem_rd2 00000000
----- Cycle 541 -----
IF  : PC = 00010144 | INSTR = fcdff06f
ID  : PC = 00010140 | INSTR = 00000413 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001013c | INSTR = 00008067 | rs1 = x1 = 00010030 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010140 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010138 | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffe0
WB  : PC = 00010134 | INSTR = 00012903 | wbs = x18 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: ffffffff  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010030, ex_mem_rd2 00000000
----- Cycle 542 -----
IF  : PC = 00010030 | INSTR = 00050793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001013c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010140
WB  : PC = 00010138 | INSTR = 01010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffd0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 543 -----
IF  : PC = 00010034 | INSTR = 00078593
ID  : PC = 00010030 | INSTR = 00050793 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 0001013c | INSTR = 00008067 | wbs = x0 | wbd = 00010140 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010030, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 544 -----
IF  : PC = 00010038 | INSTR = 000207b7
ID  : PC = 00010034 | INSTR = 00078593 | rs1 = x15 = 00000032 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010030 | INSTR = 00050793 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010034, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 545 -----
IF  : PC = 0001003c | INSTR = 00478513
ID  : PC = 00010038 | INSTR = 000207b7 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 131072 | op_q = 13
EX  : PC = 00010034 | INSTR = 00078593 | rs1 = x15 = 00000032 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = ffffffc9 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010030 | INSTR = 00050793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result ffffffc9
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00020000, pc 00010038, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 546 -----
IF  : PC = 00010040 | INSTR = 51c000ef
ID  : PC = 0001003c | INSTR = 00478513 | rs1 = x15 = 00000032 | rs2 = x4 = 00000000 | wbs = x10 | imm = 4 | op_q = 4
EX  : PC = 00010038 | INSTR = 000207b7 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 131072 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010034 | INSTR = 00078593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result ffffffc9
WB  : PC = 00010030 | INSTR = 00050793 | wbs = x15 | wbd = ffffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00000032
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000000, imm 00000004, pc 0001003c, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 547 -----
IF  : PC = 00010044 | INSTR = 00000793
ID  : PC = 00010040 | INSTR = 51c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1308 | op_q = 27
EX  : PC = 0001003c | INSTR = 00478513 | rs1 = x15 = ffffffc9 | rs2 = x4 = 00000000 | wbs = x10 | imm = 4 | result = 00020004 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010038 | INSTR = 000207b7 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010034 | INSTR = 00078593 | wbs = x11 | wbd = ffffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: 00000000  a2: 00000000  a3: 00000001  a4: 00000035  a5: ffffffc9
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 0000051c, pc 00010040, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 548 -----
IF  : PC = 00010048 | INSTR = 00078513
ID  : PC = 00010044 | INSTR = 00000793 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 00010040 | INSTR = 51c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1308 | result = 00010044 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001003c | INSTR = 00478513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020004
WB  : PC = 00010038 | INSTR = 000207b7 | wbs = x15 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: ffffffc9
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 549 -----
IF  : PC = 0001055c | INSTR = bc010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010040 | INSTR = 51c000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010044
WB  : PC = 0001003c | INSTR = 00478513 | wbs = x10 | wbd = 00020004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: ffffffc9  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 550 -----
IF  : PC = 00010560 | INSTR = 40112e23
ID  : PC = 0001055c | INSTR = bc010113 | rs1 = x2 = 0002ffe0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 4294966208 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010040 | INSTR = 51c000ef | wbs = x1 | wbd = 00010044 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010030   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000000, imm fffffbc0, pc 0001055c, op_q 4, f3 0, f7 94
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 551 -----
IF  : PC = 00010564 | INSTR = 42b12223
ID  : PC = 00010560 | INSTR = 40112e23 | rs1 = x2 = 0002ffe0 | rs2 = x1 = 00010044 | wbs = x28 | imm = 1052 | op_q = 8
EX  : PC = 0001055c | INSTR = bc010113 | rs1 = x2 = 0002ffe0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 4294966208 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00010044, imm 0000041c, pc 00010560, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00010044
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000000
----- Cycle 552 -----
IF  : PC = 00010568 | INSTR = 42c12423
ID  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002ffe0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | op_q = 8
EX  : PC = 00010560 | INSTR = 40112e23 | rs1 = x2 = 0002ffe0 | rs2 = x1 = 00010044 | wbs = x28 | imm = 1052 | result = 0002ffbc | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001055c | INSTR = bc010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 553 -----
WRITE: addr=0002ffbc data=00010044 pc=00010560

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 553 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002ffe0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002ffe0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 0002ffbc | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 0002ffbc | data = 00010044
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffbc | tag=    383 | set_idx=13 | block_off=28

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 554 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 555 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 556 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 557 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 558 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 559 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 560 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 561 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 562 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 563 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 564 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 565 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 566 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 567 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 568 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 569 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 570 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 571 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 572 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 573 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 574 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 575 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 576 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 577 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 578 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 579 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 580 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 581 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 582 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 583 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 584 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 585 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 586 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 587 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 588 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 589 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 590 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 591 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 592 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 593 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 594 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 595 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 596 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 597 -----
RESPONSE : addr=0002ffbc data=00010044 pc=00010560

forwA 0002fba0, forwB ffffffc9, imm 00000424, pc 00010564, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 ffffffc9
ex_mem_rd1 0002fba0, ex_mem_rd2 00010044
----- Cycle 597 -----
IF  : PC = 0001056c | INSTR = 42d12623
ID  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | op_q = 8
EX  : PC = 00010564 | INSTR = 42b12223 | rs1 = x2 = 0002fba0 | rs2 = x11 = ffffffc9 | wbs = x4 | imm = 1060 | result = 0002ffc4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffbc
WB  : PC = 0001055c | INSTR = bc010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffbc | data = 00010044
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffbc | rsp_data=00010044

----- Cycle 598 -----
WRITE: addr=0002ffc4 data=ffffffc9 pc=00010564

forwA 0002fba0, forwB 00000000, imm 00000428, pc 00010568, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 ffffffc9
----- Cycle 598 -----
IF  : PC = 00010570 | INSTR = 42e12823
ID  : PC = 0001056c | INSTR = 42d12623 | rs1 = x2 = 0002fba0 | rs2 = x13 = 00000001 | wbs = x12 | imm = 1068 | op_q = 8
EX  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | result = 0002ffc8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010564 | INSTR = 42b12223 | wbs = x4 | mem_addr = 0002ffc4 | wbv = 00000000 | result 0002ffc4
WB  : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | wbd = 0002ffbc | wbv = 00000000
MemReq : addr = 0002ffc4 | data = ffffffc9
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffc4 | tag=    383 | set_idx=14 | block_off= 4

forwA 0002fba0, forwB 00000000, imm 00000428, pc 00010568, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 ffffffc9
----- Cycle 599 -----
IF  : PC = 00010570 | INSTR = 42e12823
ID  : PC = 0001056c | INSTR = 42d12623 | rs1 = x2 = 0002fba0 | rs2 = x13 = 00000001 | wbs = x12 | imm = 1068 | op_q = 8
EX  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | result = 0002ffc8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010564 | INSTR = 42b12223 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffc4
WB  : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | wbd = 0002ffbc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 600 -----
RESPONSE : addr=0002ffc4 data=ffffffc9 pc=00010564

forwA 0002fba0, forwB 00000000, imm 00000428, pc 00010568, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 ffffffc9
----- Cycle 600 -----
IF  : PC = 00010570 | INSTR = 42e12823
ID  : PC = 0001056c | INSTR = 42d12623 | rs1 = x2 = 0002fba0 | rs2 = x13 = 00000001 | wbs = x12 | imm = 1068 | op_q = 8
EX  : PC = 00010568 | INSTR = 42c12423 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x8 | imm = 1064 | result = 0002ffc8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010564 | INSTR = 42b12223 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffc4
WB  : PC = 00010560 | INSTR = 40112e23 | wbs = x28 | wbd = 0002ffbc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffc4 | data = ffffffc9
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffc4 | rsp_data=ffffffc9

----- Cycle 601 -----
WRITE: addr=0002ffc8 data=00000000 pc=00010568

forwA 0002fba0, forwB 00000001, imm 0000042c, pc 0001056c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000001
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 601 -----
IF  : PC = 00010574 | INSTR = 42f12a23
ID  : PC = 00010570 | INSTR = 42e12823 | rs1 = x2 = 0002fba0 | rs2 = x14 = 00000035 | wbs = x16 | imm = 1072 | op_q = 8
EX  : PC = 0001056c | INSTR = 42d12623 | rs1 = x2 = 0002fba0 | rs2 = x13 = 00000001 | wbs = x12 | imm = 1068 | result = 0002ffcc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010568 | INSTR = 42c12423 | wbs = x8 | mem_addr = 0002ffc8 | wbv = 00000000 | result 0002ffc8
WB  : PC = 00010564 | INSTR = 42b12223 | wbs = x4 | wbd = 0002ffc4 | wbv = 00000000
MemReq : addr = 0002ffc8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffc8 | tag=    383 | set_idx=14 | block_off= 8

forwA 0002fba0, forwB 00000001, imm 0000042c, pc 0001056c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000001
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 602 -----
IF  : PC = 00010574 | INSTR = 42f12a23
ID  : PC = 00010570 | INSTR = 42e12823 | rs1 = x2 = 0002fba0 | rs2 = x14 = 00000035 | wbs = x16 | imm = 1072 | op_q = 8
EX  : PC = 0001056c | INSTR = 42d12623 | rs1 = x2 = 0002fba0 | rs2 = x13 = 00000001 | wbs = x12 | imm = 1068 | result = 0002ffcc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010568 | INSTR = 42c12423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffc8
WB  : PC = 00010564 | INSTR = 42b12223 | wbs = x4 | wbd = 0002ffc4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 603 -----
RESPONSE : addr=0002ffc8 data=00000000 pc=00010568

forwA 0002fba0, forwB 00000001, imm 0000042c, pc 0001056c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000001
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 603 -----
IF  : PC = 00010574 | INSTR = 42f12a23
ID  : PC = 00010570 | INSTR = 42e12823 | rs1 = x2 = 0002fba0 | rs2 = x14 = 00000035 | wbs = x16 | imm = 1072 | op_q = 8
EX  : PC = 0001056c | INSTR = 42d12623 | rs1 = x2 = 0002fba0 | rs2 = x13 = 00000001 | wbs = x12 | imm = 1068 | result = 0002ffcc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010568 | INSTR = 42c12423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffc8
WB  : PC = 00010564 | INSTR = 42b12223 | wbs = x4 | wbd = 0002ffc4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffc8 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffc8 | rsp_data=00000000

----- Cycle 604 -----
WRITE: addr=0002ffcc data=00000001 pc=0001056c

forwA 0002fba0, forwB 00000035, imm 00000430, pc 00010570, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000035
ex_mem_rd1 0002fba0, ex_mem_rd2 00000001
----- Cycle 604 -----
IF  : PC = 00010578 | INSTR = 43012c23
ID  : PC = 00010574 | INSTR = 42f12a23 | rs1 = x2 = 0002fba0 | rs2 = x15 = 00020000 | wbs = x20 | imm = 1076 | op_q = 8
EX  : PC = 00010570 | INSTR = 42e12823 | rs1 = x2 = 0002fba0 | rs2 = x14 = 00000035 | wbs = x16 | imm = 1072 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001056c | INSTR = 42d12623 | wbs = x12 | mem_addr = 0002ffcc | wbv = 00000000 | result 0002ffcc
WB  : PC = 00010568 | INSTR = 42c12423 | wbs = x8 | wbd = 0002ffc8 | wbv = 00000000
MemReq : addr = 0002ffcc | data = 00000001
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffcc | tag=    383 | set_idx=14 | block_off=12

forwA 0002fba0, forwB 00000035, imm 00000430, pc 00010570, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000035
ex_mem_rd1 0002fba0, ex_mem_rd2 00000001
----- Cycle 605 -----
IF  : PC = 00010578 | INSTR = 43012c23
ID  : PC = 00010574 | INSTR = 42f12a23 | rs1 = x2 = 0002fba0 | rs2 = x15 = 00020000 | wbs = x20 | imm = 1076 | op_q = 8
EX  : PC = 00010570 | INSTR = 42e12823 | rs1 = x2 = 0002fba0 | rs2 = x14 = 00000035 | wbs = x16 | imm = 1072 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001056c | INSTR = 42d12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffcc
WB  : PC = 00010568 | INSTR = 42c12423 | wbs = x8 | wbd = 0002ffc8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 606 -----
RESPONSE : addr=0002ffcc data=00000001 pc=0001056c

forwA 0002fba0, forwB 00000035, imm 00000430, pc 00010570, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000035
ex_mem_rd1 0002fba0, ex_mem_rd2 00000001
----- Cycle 606 -----
IF  : PC = 00010578 | INSTR = 43012c23
ID  : PC = 00010574 | INSTR = 42f12a23 | rs1 = x2 = 0002fba0 | rs2 = x15 = 00020000 | wbs = x20 | imm = 1076 | op_q = 8
EX  : PC = 00010570 | INSTR = 42e12823 | rs1 = x2 = 0002fba0 | rs2 = x14 = 00000035 | wbs = x16 | imm = 1072 | result = 0002ffd0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001056c | INSTR = 42d12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffcc
WB  : PC = 00010568 | INSTR = 42c12423 | wbs = x8 | wbd = 0002ffc8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffcc | data = 00000001
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffcc | rsp_data=00000001

----- Cycle 607 -----
WRITE: addr=0002ffd0 data=00000035 pc=00010570

forwA 0002fba0, forwB 00020000, imm 00000434, pc 00010574, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00020000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000035
----- Cycle 607 -----
IF  : PC = 0001057c | INSTR = 43112e23
ID  : PC = 00010578 | INSTR = 43012c23 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x24 | imm = 1080 | op_q = 8
EX  : PC = 00010574 | INSTR = 42f12a23 | rs1 = x2 = 0002fba0 | rs2 = x15 = 00020000 | wbs = x20 | imm = 1076 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010570 | INSTR = 42e12823 | wbs = x16 | mem_addr = 0002ffd0 | wbv = 00000000 | result 0002ffd0
WB  : PC = 0001056c | INSTR = 42d12623 | wbs = x12 | wbd = 0002ffcc | wbv = 00000000
MemReq : addr = 0002ffd0 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd0 | tag=    383 | set_idx=14 | block_off=16

forwA 0002fba0, forwB 00020000, imm 00000434, pc 00010574, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00020000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000035
----- Cycle 608 -----
IF  : PC = 0001057c | INSTR = 43112e23
ID  : PC = 00010578 | INSTR = 43012c23 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x24 | imm = 1080 | op_q = 8
EX  : PC = 00010574 | INSTR = 42f12a23 | rs1 = x2 = 0002fba0 | rs2 = x15 = 00020000 | wbs = x20 | imm = 1076 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010570 | INSTR = 42e12823 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd0
WB  : PC = 0001056c | INSTR = 42d12623 | wbs = x12 | wbd = 0002ffcc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 609 -----
RESPONSE : addr=0002ffd0 data=00000035 pc=00010570

forwA 0002fba0, forwB 00020000, imm 00000434, pc 00010574, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00020000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000035
----- Cycle 609 -----
IF  : PC = 0001057c | INSTR = 43112e23
ID  : PC = 00010578 | INSTR = 43012c23 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x24 | imm = 1080 | op_q = 8
EX  : PC = 00010574 | INSTR = 42f12a23 | rs1 = x2 = 0002fba0 | rs2 = x15 = 00020000 | wbs = x20 | imm = 1076 | result = 0002ffd4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010570 | INSTR = 42e12823 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd0
WB  : PC = 0001056c | INSTR = 42d12623 | wbs = x12 | wbd = 0002ffcc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd0 | data = 00000035
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd0 | rsp_data=00000035

----- Cycle 610 -----
WRITE: addr=0002ffd4 data=00020000 pc=00010574

forwA 0002fba0, forwB 00000000, imm 00000438, pc 00010578, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00020000
----- Cycle 610 -----
IF  : PC = 00010580 | INSTR = 42410613
ID  : PC = 0001057c | INSTR = 43112e23 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x28 | imm = 1084 | op_q = 8
EX  : PC = 00010578 | INSTR = 43012c23 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x24 | imm = 1080 | result = 0002ffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010574 | INSTR = 42f12a23 | wbs = x20 | mem_addr = 0002ffd4 | wbv = 00000000 | result 0002ffd4
WB  : PC = 00010570 | INSTR = 42e12823 | wbs = x16 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 0002ffd4 | data = 00020000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd4 | tag=    383 | set_idx=14 | block_off=20

forwA 0002fba0, forwB 00000000, imm 00000438, pc 00010578, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00020000
----- Cycle 611 -----
IF  : PC = 00010580 | INSTR = 42410613
ID  : PC = 0001057c | INSTR = 43112e23 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x28 | imm = 1084 | op_q = 8
EX  : PC = 00010578 | INSTR = 43012c23 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x24 | imm = 1080 | result = 0002ffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010574 | INSTR = 42f12a23 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd4
WB  : PC = 00010570 | INSTR = 42e12823 | wbs = x16 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 612 -----
RESPONSE : addr=0002ffd4 data=00020000 pc=00010574

forwA 0002fba0, forwB 00000000, imm 00000438, pc 00010578, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00020000
----- Cycle 612 -----
IF  : PC = 00010580 | INSTR = 42410613
ID  : PC = 0001057c | INSTR = 43112e23 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x28 | imm = 1084 | op_q = 8
EX  : PC = 00010578 | INSTR = 43012c23 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x24 | imm = 1080 | result = 0002ffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010574 | INSTR = 42f12a23 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd4
WB  : PC = 00010570 | INSTR = 42e12823 | wbs = x16 | wbd = 0002ffd0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd4 | data = 00020000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd4 | rsp_data=00020000

----- Cycle 613 -----
WRITE: addr=0002ffd8 data=00000000 pc=00010578

forwA 0002fba0, forwB 00000000, imm 0000043c, pc 0001057c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 613 -----
IF  : PC = 00010584 | INSTR = 00c12623
ID  : PC = 00010580 | INSTR = 42410613 | rs1 = x2 = 0002fba0 | rs2 = x4 = 00000000 | wbs = x12 | imm = 1060 | op_q = 4
EX  : PC = 0001057c | INSTR = 43112e23 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x28 | imm = 1084 | result = 0002ffdc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010578 | INSTR = 43012c23 | wbs = x24 | mem_addr = 0002ffd8 | wbv = 00000000 | result 0002ffd8
WB  : PC = 00010574 | INSTR = 42f12a23 | wbs = x20 | wbd = 0002ffd4 | wbv = 00000000
MemReq : addr = 0002ffd8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffd8 | tag=    383 | set_idx=14 | block_off=24

forwA 0002fba0, forwB 00000000, imm 0000043c, pc 0001057c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 614 -----
IF  : PC = 00010584 | INSTR = 00c12623
ID  : PC = 00010580 | INSTR = 42410613 | rs1 = x2 = 0002fba0 | rs2 = x4 = 00000000 | wbs = x12 | imm = 1060 | op_q = 4
EX  : PC = 0001057c | INSTR = 43112e23 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x28 | imm = 1084 | result = 0002ffdc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010578 | INSTR = 43012c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd8
WB  : PC = 00010574 | INSTR = 42f12a23 | wbs = x20 | wbd = 0002ffd4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 615 -----
RESPONSE : addr=0002ffd8 data=00000000 pc=00010578

forwA 0002fba0, forwB 00000000, imm 0000043c, pc 0001057c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 615 -----
IF  : PC = 00010584 | INSTR = 00c12623
ID  : PC = 00010580 | INSTR = 42410613 | rs1 = x2 = 0002fba0 | rs2 = x4 = 00000000 | wbs = x12 | imm = 1060 | op_q = 4
EX  : PC = 0001057c | INSTR = 43112e23 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x28 | imm = 1084 | result = 0002ffdc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010578 | INSTR = 43012c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffd8
WB  : PC = 00010574 | INSTR = 42f12a23 | wbs = x20 | wbd = 0002ffd4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffd8 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffd8 | rsp_data=00000000

----- Cycle 616 -----
WRITE: addr=0002ffdc data=00000000 pc=0001057c

forwA 0002fba0, forwB 00000000, imm 00000424, pc 00010580, op_q 4, f3 0, f7 33
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 616 -----
IF  : PC = 00010588 | INSTR = 00050593
ID  : PC = 00010584 | INSTR = 00c12623 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010580 | INSTR = 42410613 | rs1 = x2 = 0002fba0 | rs2 = x4 = 00000000 | wbs = x12 | imm = 1060 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001057c | INSTR = 43112e23 | wbs = x28 | mem_addr = 0002ffdc | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010578 | INSTR = 43012c23 | wbs = x24 | wbd = 0002ffd8 | wbv = 00000000
MemReq : addr = 0002ffdc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffdc | tag=    383 | set_idx=14 | block_off=28

forwA 0002fba0, forwB 00000000, imm 00000424, pc 00010580, op_q 4, f3 0, f7 33
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 617 -----
IF  : PC = 00010588 | INSTR = 00050593
ID  : PC = 00010584 | INSTR = 00c12623 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010580 | INSTR = 42410613 | rs1 = x2 = 0002fba0 | rs2 = x4 = 00000000 | wbs = x12 | imm = 1060 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001057c | INSTR = 43112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010578 | INSTR = 43012c23 | wbs = x24 | wbd = 0002ffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 618 -----
RESPONSE : addr=0002ffdc data=00000000 pc=0001057c

forwA 0002fba0, forwB 00000000, imm 00000424, pc 00010580, op_q 4, f3 0, f7 33
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 618 -----
IF  : PC = 00010588 | INSTR = 00050593
ID  : PC = 00010584 | INSTR = 00c12623 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010580 | INSTR = 42410613 | rs1 = x2 = 0002fba0 | rs2 = x4 = 00000000 | wbs = x12 | imm = 1060 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001057c | INSTR = 43112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffdc
WB  : PC = 00010578 | INSTR = 43012c23 | wbs = x24 | wbd = 0002ffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffdc | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffdc | rsp_data=00000000

forwA 0002fba0, forwB 0002ffc4, imm 0000000c, pc 00010584, op_q 8, f3 2, f7 0
forwA 0, forwB 1
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 619 -----
IF  : PC = 0001058c | INSTR = 01010513
ID  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010584 | INSTR = 00c12623 | rs1 = x2 = 0002fba0 | rs2 = x12 = 00000000 | wbs = x12 | imm = 12 | result = 0002fbac | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010580 | INSTR = 42410613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc4
WB  : PC = 0001057c | INSTR = 43112e23 | wbs = x28 | wbd = 0002ffdc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 620 -----
WRITE: addr=0002fbac data=0002ffc4 pc=00010584

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 620 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 0002fbac | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 0002fbac | data = 0002ffc4
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 00000000  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbac | tag=    381 | set_idx=13 | block_off=12

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 621 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 622 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 623 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 624 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 625 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 626 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 627 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 628 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 629 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 630 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 631 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 632 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 633 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 634 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 635 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 636 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 637 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 638 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 639 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 640 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 641 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 642 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 643 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 644 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 645 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 646 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 647 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 648 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 649 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 650 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 651 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 652 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 653 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 654 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 655 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 656 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 657 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 658 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 659 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 660 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 661 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 662 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 663 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 664 -----
RESPONSE : addr=0002fbac data=0002ffc4 pc=00010584

forwA 00020004, forwB 00000000, imm 00000000, pc 00010588, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002ffc4
----- Cycle 664 -----
IF  : PC = 00010590 | INSTR = cd1ff0ef
ID  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 4
EX  : PC = 00010588 | INSTR = 00050593 | rs1 = x10 = 00020004 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbac
WB  : PC = 00010580 | INSTR = 42410613 | wbs = x12 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbac | data = 0002ffc4
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbac | rsp_data=0002ffc4

forwA 0002fba0, forwB 00000000, imm 00000010, pc 0001058c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00020004, ex_mem_rd2 00000000
----- Cycle 665 -----
IF  : PC = 00010594 | INSTR = 01014503
ID  : PC = 00010590 | INSTR = cd1ff0ef | rs1 = x31 = 00000000 | rs2 = x17 = 00000000 | wbs = x1 | imm = 4294966480 | op_q = 27
EX  : PC = 0001058c | INSTR = 01010513 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | result = 0002fbb0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010588 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020004
WB  : PC = 00010584 | INSTR = 00c12623 | wbs = x12 | wbd = 0002fbac | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffcd0, pc 00010590, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 666 -----
IF  : PC = 00010598 | INSTR = 02050063
ID  : PC = 00010594 | INSTR = 01014503 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x10 | imm = 16 | op_q = 0
EX  : PC = 00010590 | INSTR = cd1ff0ef | rs1 = x31 = 00000000 | rs2 = x17 = 00000000 | wbs = x1 | imm = 4294966480 | result = 00010594 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001058c | INSTR = 01010513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb0
WB  : PC = 00010588 | INSTR = 00050593 | wbs = x11 | wbd = 00020004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: ffffffc9  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 667 -----
IF  : PC = 00010260 | INSTR = f5010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010590 | INSTR = cd1ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010594
WB  : PC = 0001058c | INSTR = 01010513 | wbs = x10 | wbd = 0002fbb0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00020004  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 668 -----
IF  : PC = 00010264 | INSTR = 0a112623
ID  : PC = 00010260 | INSTR = f5010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967120 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 00010590 | INSTR = cd1ff0ef | wbs = x1 | wbd = 00010594 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm ffffff50, pc 00010260, op_q 4, f3 0, f7 122
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 669 -----
IF  : PC = 00010268 | INSTR = 0a812423
ID  : PC = 00010264 | INSTR = 0a112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 00010594 | wbs = x12 | imm = 172 | op_q = 8
EX  : PC = 00010260 | INSTR = f5010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967120 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00010594, imm 000000ac, pc 00010264, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00010594
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 670 -----
IF  : PC = 0001026c | INSTR = 0b212023
ID  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002fba0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | op_q = 8
EX  : PC = 00010264 | INSTR = 0a112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 00010594 | wbs = x12 | imm = 172 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010260 | INSTR = f5010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 671 -----
WRITE: addr=0002fb9c data=00010594 pc=00010264

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 671 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002fba0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002fba0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00010594
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 672 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 673 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 674 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 675 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 676 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 677 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 678 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 679 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 680 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 681 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 682 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 683 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 684 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 685 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 686 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 687 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 688 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 689 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 690 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 691 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 692 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 693 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 694 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 695 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 696 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 697 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 698 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 699 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 700 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 701 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 702 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 703 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 704 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 705 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 706 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 707 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 708 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 709 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 710 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 711 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 712 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 713 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 714 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 715 -----
RESPONSE : addr=0002fb9c data=00010594 pc=00010264

forwA 0002faf0, forwB 0002fff0, imm 000000a8, pc 00010268, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 0002faf0, ex_mem_rd2 00010594
----- Cycle 715 -----
IF  : PC = 00010270 | INSTR = 00050413
ID  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | op_q = 8
EX  : PC = 00010268 | INSTR = 0a812423 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 00010260 | INSTR = f5010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 00010594
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=00010594

----- Cycle 716 -----
WRITE: addr=0002fb98 data=0002fff0 pc=00010268

forwA 0002faf0, forwB 00000000, imm 000000a0, pc 0001026c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002fff0
----- Cycle 716 -----
IF  : PC = 00010274 | INSTR = 0005c783
ID  : PC = 00010270 | INSTR = 00050413 | rs1 = x10 = 0002fbb0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010268 | INSTR = 0a812423 | wbs = x8 | mem_addr = 0002fb98 | wbv = 00000000 | result 0002fb98
WB  : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 0002fb98 | data = 0002fff0
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb98 | tag=    381 | set_idx=12 | block_off=24

forwA 0002faf0, forwB 00000000, imm 000000a0, pc 0001026c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002fff0
----- Cycle 717 -----
IF  : PC = 00010274 | INSTR = 0005c783
ID  : PC = 00010270 | INSTR = 00050413 | rs1 = x10 = 0002fbb0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010268 | INSTR = 0a812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb98
WB  : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 718 -----
RESPONSE : addr=0002fb98 data=0002fff0 pc=00010268

forwA 0002faf0, forwB 00000000, imm 000000a0, pc 0001026c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002fff0
----- Cycle 718 -----
IF  : PC = 00010274 | INSTR = 0005c783
ID  : PC = 00010270 | INSTR = 00050413 | rs1 = x10 = 0002fbb0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001026c | INSTR = 0b212023 | rs1 = x2 = 0002faf0 | rs2 = x18 = 00000000 | wbs = x0 | imm = 160 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010268 | INSTR = 0a812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb98
WB  : PC = 00010264 | INSTR = 0a112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb98 | data = 0002fff0
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb98 | rsp_data=0002fff0

----- Cycle 719 -----
WRITE: addr=0002fb90 data=00000000 pc=0001026c

forwA 0002fbb0, forwB 00000000, imm 00000000, pc 00010270, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 719 -----
IF  : PC = 00010278 | INSTR = 2c078e63
ID  : PC = 00010274 | INSTR = 0005c783 | rs1 = x11 = 00020004 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010270 | INSTR = 00050413 | rs1 = x10 = 0002fbb0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002fbb0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001026c | INSTR = 0b212023 | wbs = x0 | mem_addr = 0002fb90 | wbv = 00000000 | result 0002fb90
WB  : PC = 00010268 | INSTR = 0a812423 | wbs = x8 | wbd = 0002fb98 | wbv = 00000000
MemReq : addr = 0002fb90 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb90 | tag=    381 | set_idx=12 | block_off=16

forwA 0002fbb0, forwB 00000000, imm 00000000, pc 00010270, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 720 -----
IF  : PC = 00010278 | INSTR = 2c078e63
ID  : PC = 00010274 | INSTR = 0005c783 | rs1 = x11 = 00020004 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010270 | INSTR = 00050413 | rs1 = x10 = 0002fbb0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002fbb0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001026c | INSTR = 0b212023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb90
WB  : PC = 00010268 | INSTR = 0a812423 | wbs = x8 | wbd = 0002fb98 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 721 -----
RESPONSE : addr=0002fb90 data=00000000 pc=0001026c

forwA 0002fbb0, forwB 00000000, imm 00000000, pc 00010270, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 721 -----
IF  : PC = 00010278 | INSTR = 2c078e63
ID  : PC = 00010274 | INSTR = 0005c783 | rs1 = x11 = 00020004 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010270 | INSTR = 00050413 | rs1 = x10 = 0002fbb0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002fbb0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001026c | INSTR = 0b212023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb90
WB  : PC = 00010268 | INSTR = 0a812423 | wbs = x8 | wbd = 0002fb98 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb90 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb90 | rsp_data=00000000

forwA 00020004, forwB 00000000, imm 00000000, pc 00010274, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 0002fbb0, ex_mem_rd2 00000000
----- Cycle 722 -----
IF  : PC = 0001027c | INSTR = 09312e23
ID  : PC = 00010278 | INSTR = 2c078e63 | rs1 = x15 = 00020000 | rs2 = x0 = 00000000 | wbs = x28 | imm = 732 | op_q = 24
EX  : PC = 00010274 | INSTR = 0005c783 | rs1 = x11 = 00020004 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010270 | INSTR = 00050413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb0
WB  : PC = 0001026c | INSTR = 0b212023 | wbs = x0 | wbd = 0002fb90 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 723 -----
READ: addr=00020004 data=00000000 pc=00010274

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020004, ex_mem_rd2 00000000
----- Cycle 723 -----
IF  : PC = 0001027c | INSTR = 09312e23
ID  : PC = 00010278 | INSTR = 2c078e63 | rs1 = x15 = 00020000 | rs2 = x0 = 00000000 | wbs = x28 | imm = 732 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010274 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020004 | wbv = 00000001 | result 00020004
WB  : PC = 00010270 | INSTR = 00050413 | wbs = x8 | wbd = 0002fbb0 | wbv = 00000001
MemReq : addr = 00020004 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020004 | tag=    256 | set_idx= 0 | block_off= 4

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020004, ex_mem_rd2 00000000
----- Cycle 724 -----
IF  : PC = 0001027c | INSTR = 09312e23
ID  : PC = 00010278 | INSTR = 2c078e63 | rs1 = x15 = 00020000 | rs2 = x0 = 00000000 | wbs = x28 | imm = 732 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010274 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020004
WB  : PC = 00010270 | INSTR = 00050413 | wbs = x8 | wbd = 0002fbb0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 725 -----
RESPONSE : addr=00020004 data=6c6c6548 pc=00010274

forwA 00020000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020004, ex_mem_rd2 00000000
----- Cycle 725 -----
IF  : PC = 0001027c | INSTR = 09312e23
ID  : PC = 00010278 | INSTR = 2c078e63 | rs1 = x15 = 00020000 | rs2 = x0 = 00000000 | wbs = x28 | imm = 732 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010274 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020004
WB  : PC = 00010270 | INSTR = 00050413 | wbs = x8 | wbd = 0002fbb0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020004 | data = 6c6c6548
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020004 | rsp_data=6c6c6548

forwA 00000048, forwB 00000000, imm 000002dc, pc 00010278, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00020000, id_ex_rd2 00000000
ex_mem_rd1 00020000, ex_mem_rd2 00000000
----- Cycle 726 -----
IF  : PC = 00010280 | INSTR = 09412c23
ID  : PC = 0001027c | INSTR = 09312e23 | rs1 = x2 = 0002faf0 | rs2 = x19 = 00000000 | wbs = x28 | imm = 156 | op_q = 8
EX  : PC = 00010278 | INSTR = 2c078e63 | rs1 = x15 = 00020000 | rs2 = x0 = 00000000 | wbs = x28 | imm = 732 | result = 00000048 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020000
WB  : PC = 00010274 | INSTR = 0005c783 | wbs = x15 | wbd = 00000048 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00020000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 0000009c, pc 0001027c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000048, ex_mem_rd2 00000000
----- Cycle 727 -----
IF  : PC = 00010284 | INSTR = 00060a13
ID  : PC = 00010280 | INSTR = 09412c23 | rs1 = x2 = 0002faf0 | rs2 = x20 = 00000000 | wbs = x24 | imm = 152 | op_q = 8
EX  : PC = 0001027c | INSTR = 09312e23 | rs1 = x2 = 0002faf0 | rs2 = x19 = 00000000 | wbs = x28 | imm = 156 | result = 0002fb8c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010278 | INSTR = 2c078e63 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 00000048
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 728 -----
WRITE: addr=0002fb8c data=00000000 pc=0001027c

forwA 0002faf0, forwB 00000000, imm 00000098, pc 00010280, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 728 -----
IF  : PC = 00010288 | INSTR = 00000913
ID  : PC = 00010284 | INSTR = 00060a13 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | op_q = 4
EX  : PC = 00010280 | INSTR = 09412c23 | rs1 = x2 = 0002faf0 | rs2 = x20 = 00000000 | wbs = x24 | imm = 152 | result = 0002fb88 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001027c | INSTR = 09312e23 | wbs = x28 | mem_addr = 0002fb8c | wbv = 00000000 | result 0002fb8c
WB  : PC = 00010278 | INSTR = 2c078e63 | wbs = x28 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 0002fb8c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb8c | tag=    381 | set_idx=12 | block_off=12

forwA 0002faf0, forwB 00000000, imm 00000098, pc 00010280, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 729 -----
IF  : PC = 00010288 | INSTR = 00000913
ID  : PC = 00010284 | INSTR = 00060a13 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | op_q = 4
EX  : PC = 00010280 | INSTR = 09412c23 | rs1 = x2 = 0002faf0 | rs2 = x20 = 00000000 | wbs = x24 | imm = 152 | result = 0002fb88 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001027c | INSTR = 09312e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb8c
WB  : PC = 00010278 | INSTR = 2c078e63 | wbs = x28 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 730 -----
RESPONSE : addr=0002fb8c data=00000000 pc=0001027c

forwA 0002faf0, forwB 00000000, imm 00000098, pc 00010280, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 730 -----
IF  : PC = 00010288 | INSTR = 00000913
ID  : PC = 00010284 | INSTR = 00060a13 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | op_q = 4
EX  : PC = 00010280 | INSTR = 09412c23 | rs1 = x2 = 0002faf0 | rs2 = x20 = 00000000 | wbs = x24 | imm = 152 | result = 0002fb88 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001027c | INSTR = 09312e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb8c
WB  : PC = 00010278 | INSTR = 2c078e63 | wbs = x28 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb8c | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb8c | rsp_data=00000000

----- Cycle 731 -----
WRITE: addr=0002fb88 data=00000000 pc=00010280

forwA 0002ffc4, forwB 00000000, imm 00000000, pc 00010284, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffc4, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 731 -----
IF  : PC = 0001028c | INSTR = 02500993
ID  : PC = 00010288 | INSTR = 00000913 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 4
EX  : PC = 00010284 | INSTR = 00060a13 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010280 | INSTR = 09412c23 | wbs = x24 | mem_addr = 0002fb88 | wbv = 00000000 | result 0002fb88
WB  : PC = 0001027c | INSTR = 09312e23 | wbs = x28 | wbd = 0002fb8c | wbv = 00000000
MemReq : addr = 0002fb88 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb88 | tag=    381 | set_idx=12 | block_off= 8

forwA 0002ffc4, forwB 00000000, imm 00000000, pc 00010284, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffc4, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 732 -----
IF  : PC = 0001028c | INSTR = 02500993
ID  : PC = 00010288 | INSTR = 00000913 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 4
EX  : PC = 00010284 | INSTR = 00060a13 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010280 | INSTR = 09412c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb88
WB  : PC = 0001027c | INSTR = 09312e23 | wbs = x28 | wbd = 0002fb8c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 733 -----
RESPONSE : addr=0002fb88 data=00000000 pc=00010280

forwA 0002ffc4, forwB 00000000, imm 00000000, pc 00010284, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffc4, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 733 -----
IF  : PC = 0001028c | INSTR = 02500993
ID  : PC = 00010288 | INSTR = 00000913 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | op_q = 4
EX  : PC = 00010284 | INSTR = 00060a13 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010280 | INSTR = 09412c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb88
WB  : PC = 0001027c | INSTR = 09312e23 | wbs = x28 | wbd = 0002fb8c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb88 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb88 | rsp_data=00000000

forwA 00000000, forwB 00000000, imm 00000000, pc 00010288, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffc4, ex_mem_rd2 00000000
----- Cycle 734 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 0001028c | INSTR = 02500993 | rs1 = x0 = 00000000 | rs2 = x5 = 00000000 | wbs = x19 | imm = 37 | op_q = 4
EX  : PC = 00010288 | INSTR = 00000913 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x18 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010284 | INSTR = 00060a13 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc4
WB  : PC = 00010280 | INSTR = 09412c23 | wbs = x24 | wbd = 0002fb88 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000025, pc 0001028c, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 735 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000048 | rs2 = x19 = 00000000 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 0001028c | INSTR = 02500993 | rs1 = x0 = 00000000 | rs2 = x5 = 00000000 | wbs = x19 | imm = 37 | result = 00000025 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010288 | INSTR = 00000913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010284 | INSTR = 00060a13 | wbs = x20 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000048, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 736 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb0 | rs2 = x15 = 00000048 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000048 | rs2 = x19 = 00000000 | wbs = x0 | imm = 64 | result = 00000023 | fwd_a = 0 | fwd_b = 1
MEM : PC = 0001028c | INSTR = 02500993 | wbs = x19 | mem_addr = 00000000 | wbv = 00000001 | result 00000025
WB  : PC = 00010288 | INSTR = 00000913 | wbs = x18 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb0, forwB 00000048, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00000048
ex_mem_rd1 00000048, ex_mem_rd2 00000025
----- Cycle 737 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb0 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb0 | rs2 = x15 = 00000048 | wbs = x0 | imm = 0 | result = 0002fbb0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000023
WB  : PC = 0001028c | INSTR = 02500993 | wbs = x19 | wbd = 00000025 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 738 -----
WRITE: addr=0002fbb0 data=00000048 pc=00010294

forwA 0002fbb0, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00010594
ex_mem_rd1 0002fbb0, ex_mem_rd2 00000048
----- Cycle 738 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020004 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb0 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb0 | wbv = 00000000 | result 0002fbb0
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000023 | wbv = 00000000
MemReq : addr = 0002fbb0 | data = 00000048
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb0 | tag=    381 | set_idx=13 | block_off=16

forwA 0002fbb0, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00010594
ex_mem_rd1 0002fbb0, ex_mem_rd2 00000048
----- Cycle 739 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020004 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb0 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb0
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000023 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 740 -----
RESPONSE : addr=0002fbb0 data=00000048 pc=00010294

forwA 0002fbb0, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb0, id_ex_rd2 00010594
ex_mem_rd1 0002fbb0, ex_mem_rd2 00000048
----- Cycle 740 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020004 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb0 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb0
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000023 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb0 | data = 00000048
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb0 | rsp_data=00000048

forwA 00020004, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00010594
ex_mem_rd1 0002fbb0, ex_mem_rd2 00010594
----- Cycle 741 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000000 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020004 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 00020005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb1
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010594
ex_mem_rd1 00020004, ex_mem_rd2 00010594
----- Cycle 742 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020004 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000000 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020005
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb0  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020005, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020004, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00010594
----- Cycle 743 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000048 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020004 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020005 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020004  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 744 -----
READ: addr=00020005 data=00000000 pc=000102a4

forwA 00000048, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 00020005, ex_mem_rd2 00000000
----- Cycle 744 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000048 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000048 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020005 | wbv = 00000001 | result 00020005
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00020005 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020005 | tag=    256 | set_idx= 0 | block_off= 5

forwA 00000048, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 00020005, ex_mem_rd2 00000000
----- Cycle 745 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000048 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000048 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020005
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 746 -----
RESPONSE : addr=00020005 data=6f6c6c65 pc=000102a4

forwA 00000048, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 00020005, ex_mem_rd2 00000000
----- Cycle 746 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000048 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000048 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020005
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020005 | data = 6f6c6c65
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020005 | rsp_data=6f6c6c65

forwA 00000065, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 00000048, ex_mem_rd2 00000000
----- Cycle 747 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000048 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000065 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000048
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000048
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 748 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 749 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000065 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000065, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 750 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb1 | rs2 = x15 = 00000065 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000065 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000040 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb1, forwB 00000065, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb1, id_ex_rd2 00000065
ex_mem_rd1 00000065, ex_mem_rd2 00000025
----- Cycle 751 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb1 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb1 | rs2 = x15 = 00000065 | wbs = x0 | imm = 0 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000040
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 752 -----
WRITE: addr=0002fbb1 data=00000065 pc=00010294

forwA 0002fbb1, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb1, id_ex_rd2 00010594
ex_mem_rd1 0002fbb1, ex_mem_rd2 00000065
----- Cycle 752 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020005 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb1 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb1 | wbv = 00000000 | result 0002fbb1
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 0002fbb1 | data = 00000065
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb1 | tag=    381 | set_idx=13 | block_off=17

forwA 0002fbb1, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb1, id_ex_rd2 00010594
ex_mem_rd1 0002fbb1, ex_mem_rd2 00000065
----- Cycle 753 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020005 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb1 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb1
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 754 -----
RESPONSE : addr=0002fbb1 data=00000065 pc=00010294

forwA 0002fbb1, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb1, id_ex_rd2 00010594
ex_mem_rd1 0002fbb1, ex_mem_rd2 00000065
----- Cycle 754 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020005 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb1 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb1
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb1 | data = 00000065
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb1 | rsp_data=00000065

forwA 00020005, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020005, id_ex_rd2 00010594
ex_mem_rd1 0002fbb1, ex_mem_rd2 00010594
----- Cycle 755 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000001 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020005 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 00020006 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb2
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010594
ex_mem_rd1 00020005, ex_mem_rd2 00010594
----- Cycle 756 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020005 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000001 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020006
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020006, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020005, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00010594
----- Cycle 757 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020005 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020006 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020006 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020005  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 758 -----
READ: addr=00020006 data=00000000 pc=000102a4

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00020006, ex_mem_rd2 00000000
----- Cycle 758 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020006 | wbv = 00000001 | result 00020006
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00020006 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000001  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020006 | tag=    256 | set_idx= 0 | block_off= 6

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00020006, ex_mem_rd2 00000000
----- Cycle 759 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020006
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 760 -----
RESPONSE : addr=00020006 data=206f6c6c pc=000102a4

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00020006, ex_mem_rd2 00000000
----- Cycle 760 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020006
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020006 | data = 206f6c6c
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020006 | rsp_data=206f6c6c

forwA 0000006c, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 761 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 0000006c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 762 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 0000006c
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 763 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000006c | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 0000006c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000006c, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 764 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb2 | rs2 = x15 = 0000006c | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000006c | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000047 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb2, forwB 0000006c, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 0000006c
ex_mem_rd1 0000006c, ex_mem_rd2 00000025
----- Cycle 765 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb2 | rs2 = x15 = 0000006c | wbs = x0 | imm = 0 | result = 0002fbb2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000047
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 766 -----
WRITE: addr=0002fbb2 data=0000006c pc=00010294

forwA 0002fbb2, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 00010594
ex_mem_rd1 0002fbb2, ex_mem_rd2 0000006c
----- Cycle 766 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020006 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb2 | wbv = 00000000 | result 0002fbb2
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000047 | wbv = 00000000
MemReq : addr = 0002fbb2 | data = 0000006c
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb2 | tag=    381 | set_idx=13 | block_off=18

forwA 0002fbb2, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 00010594
ex_mem_rd1 0002fbb2, ex_mem_rd2 0000006c
----- Cycle 767 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020006 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb2
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000047 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 768 -----
RESPONSE : addr=0002fbb2 data=0000006c pc=00010294

forwA 0002fbb2, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 00010594
ex_mem_rd1 0002fbb2, ex_mem_rd2 0000006c
----- Cycle 768 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020006 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb2
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000047 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb2 | data = 0000006c
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb2 | rsp_data=0000006c

forwA 00020006, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020006, id_ex_rd2 00010594
ex_mem_rd1 0002fbb2, ex_mem_rd2 00010594
----- Cycle 769 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000002 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020006 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 00020007 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb3
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 00010594
ex_mem_rd1 00020006, ex_mem_rd2 00010594
----- Cycle 770 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020006 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000002 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000003 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020007
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020007, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020006, id_ex_rd2 00000000
ex_mem_rd1 00000002, ex_mem_rd2 00010594
----- Cycle 771 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020006 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020007 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000003
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020007 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020006  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 772 -----
READ: addr=00020007 data=00000000 pc=000102a4

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00020007, ex_mem_rd2 00000000
----- Cycle 772 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020007 | wbv = 00000001 | result 00020007
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000003 | wbv = 00000001
MemReq : addr = 00020007 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000002  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020007 | tag=    256 | set_idx= 0 | block_off= 7

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00020007, ex_mem_rd2 00000000
----- Cycle 773 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020007
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000003 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 774 -----
RESPONSE : addr=00020007 data=74206f6c pc=000102a4

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00020007, ex_mem_rd2 00000000
----- Cycle 774 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020007
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000003 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020007 | data = 74206f6c
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020007 | rsp_data=74206f6c

forwA 0000006c, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 775 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 0000006c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000006c
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 776 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 0000006c
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000006c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 777 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000006c | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 0000006c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000006c, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 778 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb3 | rs2 = x15 = 0000006c | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000006c | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000047 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb3, forwB 0000006c, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 0000006c
ex_mem_rd1 0000006c, ex_mem_rd2 00000025
----- Cycle 779 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb3 | rs2 = x15 = 0000006c | wbs = x0 | imm = 0 | result = 0002fbb3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000047
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 780 -----
WRITE: addr=0002fbb3 data=0000006c pc=00010294

forwA 0002fbb3, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 00010594
ex_mem_rd1 0002fbb3, ex_mem_rd2 0000006c
----- Cycle 780 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020007 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb3 | wbv = 00000000 | result 0002fbb3
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000047 | wbv = 00000000
MemReq : addr = 0002fbb3 | data = 0000006c
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb3 | tag=    381 | set_idx=13 | block_off=19

forwA 0002fbb3, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 00010594
ex_mem_rd1 0002fbb3, ex_mem_rd2 0000006c
----- Cycle 781 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020007 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb3
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000047 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 782 -----
RESPONSE : addr=0002fbb3 data=0000006c pc=00010294

forwA 0002fbb3, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 00010594
ex_mem_rd1 0002fbb3, ex_mem_rd2 0000006c
----- Cycle 782 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020007 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb3
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000047 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb3 | data = 0000006c
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb3 | rsp_data=0000006c

forwA 00020007, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020007, id_ex_rd2 00010594
ex_mem_rd1 0002fbb3, ex_mem_rd2 00010594
----- Cycle 783 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000003 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020007 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 00020008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb4
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb3 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000003, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000003, id_ex_rd2 00010594
ex_mem_rd1 00020007, ex_mem_rd2 00010594
----- Cycle 784 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020007 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000003 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020008
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020008, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020007, id_ex_rd2 00000000
ex_mem_rd1 00000003, ex_mem_rd2 00010594
----- Cycle 785 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020007 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020008 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020008 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020007  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 786 -----
READ: addr=00020008 data=00000000 pc=000102a4

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00020008, ex_mem_rd2 00000000
----- Cycle 786 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020008 | wbv = 00000001 | result 00020008
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00020008 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000003  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020008 | tag=    256 | set_idx= 0 | block_off= 8

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00020008, ex_mem_rd2 00000000
----- Cycle 787 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020008
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 788 -----
RESPONSE : addr=00020008 data=6874206f pc=000102a4

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00020008, ex_mem_rd2 00000000
----- Cycle 788 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020008
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020008 | data = 6874206f
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020008 | rsp_data=6874206f

forwA 0000006f, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 789 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006c | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 0000006f | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000006c
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 0000006f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0000006f, ex_mem_rd2 00000000
----- Cycle 790 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 0000006f
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000006c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 791 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000006f | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 0000006f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000006f, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 792 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb4 | rs2 = x15 = 0000006f | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000006f | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 0000004a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb4, forwB 0000006f, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 0000006f
ex_mem_rd1 0000006f, ex_mem_rd2 00000025
----- Cycle 793 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb4 | rs2 = x15 = 0000006f | wbs = x0 | imm = 0 | result = 0002fbb4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000004a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 794 -----
WRITE: addr=0002fbb4 data=0000006f pc=00010294

forwA 0002fbb4, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 00010594
ex_mem_rd1 0002fbb4, ex_mem_rd2 0000006f
----- Cycle 794 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020008 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb4 | wbv = 00000000 | result 0002fbb4
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004a | wbv = 00000000
MemReq : addr = 0002fbb4 | data = 0000006f
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb4 | tag=    381 | set_idx=13 | block_off=20

forwA 0002fbb4, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 00010594
ex_mem_rd1 0002fbb4, ex_mem_rd2 0000006f
----- Cycle 795 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020008 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb4
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 796 -----
RESPONSE : addr=0002fbb4 data=0000006f pc=00010294

forwA 0002fbb4, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 00010594
ex_mem_rd1 0002fbb4, ex_mem_rd2 0000006f
----- Cycle 796 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020008 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb4
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb4 | data = 0000006f
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb4 | rsp_data=0000006f

forwA 00020008, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020008, id_ex_rd2 00010594
ex_mem_rd1 0002fbb4, ex_mem_rd2 00010594
----- Cycle 797 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000004 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020008 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 00020009 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb5
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00010594
ex_mem_rd1 00020008, ex_mem_rd2 00010594
----- Cycle 798 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020008 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000004 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020009
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb5 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020009, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020008, id_ex_rd2 00000000
ex_mem_rd1 00000004, ex_mem_rd2 00010594
----- Cycle 799 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006f | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020008 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020009 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020009 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020008  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 800 -----
READ: addr=00020009 data=00000000 pc=000102a4

forwA 0000006f, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 00020009, ex_mem_rd2 00000000
----- Cycle 800 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006f | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006f | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020009 | wbv = 00000001 | result 00020009
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00020009 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000004  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020009 | tag=    256 | set_idx= 0 | block_off= 9

forwA 0000006f, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 00020009, ex_mem_rd2 00000000
----- Cycle 801 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006f | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006f | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020009
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 802 -----
RESPONSE : addr=00020009 data=65687420 pc=000102a4

forwA 0000006f, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 00020009, ex_mem_rd2 00000000
----- Cycle 802 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006f | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000006f | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020009
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020009 | data = 65687420
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020009 | rsp_data=65687420

forwA 00000020, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 0000006f, ex_mem_rd2 00000000
----- Cycle 803 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000006f | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000020 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000006f
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000020 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 0000006f
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 804 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000020
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000006f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 805 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000020 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000020 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000020, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 806 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb5 | rs2 = x15 = 00000020 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000020 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = fffffffb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb5, forwB 00000020, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 00000020
ex_mem_rd1 00000020, ex_mem_rd2 00000025
----- Cycle 807 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb5 | rs2 = x15 = 00000020 | wbs = x0 | imm = 0 | result = 0002fbb5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result fffffffb
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 808 -----
WRITE: addr=0002fbb5 data=00000020 pc=00010294

forwA 0002fbb5, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 00010594
ex_mem_rd1 0002fbb5, ex_mem_rd2 00000020
----- Cycle 808 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020009 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb5 | wbv = 00000000 | result 0002fbb5
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 0002fbb5 | data = 00000020
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb5 | tag=    381 | set_idx=13 | block_off=21

forwA 0002fbb5, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 00010594
ex_mem_rd1 0002fbb5, ex_mem_rd2 00000020
----- Cycle 809 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020009 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb5
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 810 -----
RESPONSE : addr=0002fbb5 data=00000020 pc=00010294

forwA 0002fbb5, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 00010594
ex_mem_rd1 0002fbb5, ex_mem_rd2 00000020
----- Cycle 810 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020009 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb5
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb5 | data = 00000020
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb5 | rsp_data=00000020

forwA 00020009, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020009, id_ex_rd2 00010594
ex_mem_rd1 0002fbb5, ex_mem_rd2 00010594
----- Cycle 811 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000005 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020009 | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 0002000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb6
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb5 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00010594
ex_mem_rd1 00020009, ex_mem_rd2 00010594
----- Cycle 812 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020009 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000005 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000006 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002000a
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb6 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002000a, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020009, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00010594
----- Cycle 813 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020009 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002000a | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000006
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 0002000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020009  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 814 -----
READ: addr=0002000a data=00000000 pc=000102a4

forwA 00000020, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002000a, ex_mem_rd2 00000000
----- Cycle 814 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002000a | wbv = 00000001 | result 0002000a
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000006 | wbv = 00000001
MemReq : addr = 0002000a | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000005  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002000a | tag=    256 | set_idx= 0 | block_off=10

forwA 00000020, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002000a, ex_mem_rd2 00000000
----- Cycle 815 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000a
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000006 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 816 -----
RESPONSE : addr=0002000a data=72656874 pc=000102a4

forwA 00000020, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002000a, ex_mem_rd2 00000000
----- Cycle 816 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000a
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000006 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002000a | data = 72656874
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002000a | rsp_data=72656874

forwA 00000074, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 817 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000074 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000020
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000074 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000074, ex_mem_rd2 00000000
----- Cycle 818 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000074
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000020 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 819 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000074 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000074 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000074, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 820 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb6 | rs2 = x15 = 00000074 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000074 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 0000004f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb6, forwB 00000074, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 00000074
ex_mem_rd1 00000074, ex_mem_rd2 00000025
----- Cycle 821 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb6 | rs2 = x15 = 00000074 | wbs = x0 | imm = 0 | result = 0002fbb6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000004f
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 822 -----
WRITE: addr=0002fbb6 data=00000074 pc=00010294

forwA 0002fbb6, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 00010594
ex_mem_rd1 0002fbb6, ex_mem_rd2 00000074
----- Cycle 822 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000a | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb6 | wbv = 00000000 | result 0002fbb6
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004f | wbv = 00000000
MemReq : addr = 0002fbb6 | data = 00000074
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb6 | tag=    381 | set_idx=13 | block_off=22

forwA 0002fbb6, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 00010594
ex_mem_rd1 0002fbb6, ex_mem_rd2 00000074
----- Cycle 823 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000a | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb6
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 824 -----
RESPONSE : addr=0002fbb6 data=00000074 pc=00010294

forwA 0002fbb6, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 00010594
ex_mem_rd1 0002fbb6, ex_mem_rd2 00000074
----- Cycle 824 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000a | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb6
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb6 | data = 00000074
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb6 | rsp_data=00000074

forwA 0002000a, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002000a, id_ex_rd2 00010594
ex_mem_rd1 0002fbb6, ex_mem_rd2 00010594
----- Cycle 825 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000006 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000a | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 0002000b | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb7
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000006, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000006, id_ex_rd2 00010594
ex_mem_rd1 0002000a, ex_mem_rd2 00010594
----- Cycle 826 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000a | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000006 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000007 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002000b
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb7 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002000b, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002000a, id_ex_rd2 00000000
ex_mem_rd1 00000006, ex_mem_rd2 00010594
----- Cycle 827 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000074 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000a | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002000b | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000007
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 0002000b | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000a  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 828 -----
READ: addr=0002000b data=00000000 pc=000102a4

forwA 00000074, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 0002000b, ex_mem_rd2 00000000
----- Cycle 828 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000074 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000074 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002000b | wbv = 00000001 | result 0002000b
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000007 | wbv = 00000001
MemReq : addr = 0002000b | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000006  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002000b | tag=    256 | set_idx= 0 | block_off=11

forwA 00000074, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 0002000b, ex_mem_rd2 00000000
----- Cycle 829 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000074 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000074 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000b
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000007 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 830 -----
RESPONSE : addr=0002000b data=65726568 pc=000102a4

forwA 00000074, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 0002000b, ex_mem_rd2 00000000
----- Cycle 830 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000074 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000074 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000b
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000007 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002000b | data = 65726568
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002000b | rsp_data=65726568

forwA 00000068, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 00000074, ex_mem_rd2 00000000
----- Cycle 831 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000074 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000068 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000074
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000068 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000074
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000068, ex_mem_rd2 00000000
----- Cycle 832 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000068
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000074 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 833 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000068 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000068 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000068, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 834 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb7 | rs2 = x15 = 00000068 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000068 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000043 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb7, forwB 00000068, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 00000068
ex_mem_rd1 00000068, ex_mem_rd2 00000025
----- Cycle 835 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb7 | rs2 = x15 = 00000068 | wbs = x0 | imm = 0 | result = 0002fbb7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000043
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 836 -----
WRITE: addr=0002fbb7 data=00000068 pc=00010294

forwA 0002fbb7, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 00010594
ex_mem_rd1 0002fbb7, ex_mem_rd2 00000068
----- Cycle 836 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000b | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb7 | wbv = 00000000 | result 0002fbb7
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000043 | wbv = 00000000
MemReq : addr = 0002fbb7 | data = 00000068
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb7 | tag=    381 | set_idx=13 | block_off=23

forwA 0002fbb7, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 00010594
ex_mem_rd1 0002fbb7, ex_mem_rd2 00000068
----- Cycle 837 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000b | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb7
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000043 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 838 -----
RESPONSE : addr=0002fbb7 data=00000068 pc=00010294

forwA 0002fbb7, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 00010594
ex_mem_rd1 0002fbb7, ex_mem_rd2 00000068
----- Cycle 838 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000b | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb7
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000043 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb7 | data = 00000068
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb7 | rsp_data=00000068

forwA 0002000b, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002000b, id_ex_rd2 00010594
ex_mem_rd1 0002fbb7, ex_mem_rd2 00010594
----- Cycle 839 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000007 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000b | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 0002000c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb8
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb7 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000007, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000007, id_ex_rd2 00010594
ex_mem_rd1 0002000b, ex_mem_rd2 00010594
----- Cycle 840 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000b | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000007 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002000c
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002000c, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002000b, id_ex_rd2 00000000
ex_mem_rd1 00000007, ex_mem_rd2 00010594
----- Cycle 841 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000068 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000b | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002000c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000008
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 0002000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000b  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 842 -----
READ: addr=0002000c data=00000000 pc=000102a4

forwA 00000068, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 0002000c, ex_mem_rd2 00000000
----- Cycle 842 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000068 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000068 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002000c | wbv = 00000001 | result 0002000c
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000008 | wbv = 00000001
MemReq : addr = 0002000c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000007  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002000c | tag=    256 | set_idx= 0 | block_off=12

forwA 00000068, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 0002000c, ex_mem_rd2 00000000
----- Cycle 843 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000068 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000068 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000c
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000008 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 844 -----
RESPONSE : addr=0002000c data=20657265 pc=000102a4

forwA 00000068, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 0002000c, ex_mem_rd2 00000000
----- Cycle 844 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000068 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000068 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000c
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000008 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002000c | data = 20657265
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002000c | rsp_data=20657265

forwA 00000065, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 00000068, ex_mem_rd2 00000000
----- Cycle 845 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000068 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000065 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000068
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000068
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 846 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000068 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 847 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000065 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000065, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 848 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb8 | rs2 = x15 = 00000065 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000065 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000040 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb8, forwB 00000065, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 00000065
ex_mem_rd1 00000065, ex_mem_rd2 00000025
----- Cycle 849 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb8 | rs2 = x15 = 00000065 | wbs = x0 | imm = 0 | result = 0002fbb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000040
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 850 -----
WRITE: addr=0002fbb8 data=00000065 pc=00010294

forwA 0002fbb8, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 00010594
ex_mem_rd1 0002fbb8, ex_mem_rd2 00000065
----- Cycle 850 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000c | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb8 | wbv = 00000000 | result 0002fbb8
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 0002fbb8 | data = 00000065
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb8 | tag=    381 | set_idx=13 | block_off=24

forwA 0002fbb8, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 00010594
ex_mem_rd1 0002fbb8, ex_mem_rd2 00000065
----- Cycle 851 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000c | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb8
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 852 -----
RESPONSE : addr=0002fbb8 data=00000065 pc=00010294

forwA 0002fbb8, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 00010594
ex_mem_rd1 0002fbb8, ex_mem_rd2 00000065
----- Cycle 852 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000c | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbb9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb8
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb8 | data = 00000065
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb8 | rsp_data=00000065

forwA 0002000c, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002000c, id_ex_rd2 00010594
ex_mem_rd1 0002fbb8, ex_mem_rd2 00010594
----- Cycle 853 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000008 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000c | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 0002000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb9
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000008, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00010594
ex_mem_rd1 0002000c, ex_mem_rd2 00010594
----- Cycle 854 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000c | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000008 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 00000009 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002000d
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002000d, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002000c, id_ex_rd2 00000000
ex_mem_rd1 00000008, ex_mem_rd2 00010594
----- Cycle 855 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000c | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002000d | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 00000009
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 0002000d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000c  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 856 -----
READ: addr=0002000d data=00000000 pc=000102a4

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002000d, ex_mem_rd2 00000000
----- Cycle 856 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002000d | wbv = 00000001 | result 0002000d
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000009 | wbv = 00000001
MemReq : addr = 0002000d | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000008  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002000d | tag=    256 | set_idx= 0 | block_off=13

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002000d, ex_mem_rd2 00000000
----- Cycle 857 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000d
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000009 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 858 -----
RESPONSE : addr=0002000d data=25206572 pc=000102a4

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002000d, ex_mem_rd2 00000000
----- Cycle 858 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000d
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 00000009 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002000d | data = 25206572
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002000d | rsp_data=25206572

forwA 00000072, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 859 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000072 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000072 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000072, ex_mem_rd2 00000000
----- Cycle 860 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000072
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 861 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000072 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000072 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000072, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 862 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb9 | rs2 = x15 = 00000072 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000072 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 0000004d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb9, forwB 00000072, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 00000072
ex_mem_rd1 00000072, ex_mem_rd2 00000025
----- Cycle 863 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbb9 | rs2 = x15 = 00000072 | wbs = x0 | imm = 0 | result = 0002fbb9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000004d
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 864 -----
WRITE: addr=0002fbb9 data=00000072 pc=00010294

forwA 0002fbb9, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 00010594
ex_mem_rd1 0002fbb9, ex_mem_rd2 00000072
----- Cycle 864 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000d | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbba | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbb9 | wbv = 00000000 | result 0002fbb9
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004d | wbv = 00000000
MemReq : addr = 0002fbb9 | data = 00000072
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb9 | tag=    381 | set_idx=13 | block_off=25

forwA 0002fbb9, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 00010594
ex_mem_rd1 0002fbb9, ex_mem_rd2 00000072
----- Cycle 865 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000d | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbba | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb9
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 866 -----
RESPONSE : addr=0002fbb9 data=00000072 pc=00010294

forwA 0002fbb9, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 00010594
ex_mem_rd1 0002fbb9, ex_mem_rd2 00000072
----- Cycle 866 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000d | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbba | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb9
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 0000004d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb9 | data = 00000072
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb9 | rsp_data=00000072

forwA 0002000d, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002000d, id_ex_rd2 00010594
ex_mem_rd1 0002fbb9, ex_mem_rd2 00010594
----- Cycle 867 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000009 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000d | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 0002000e | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbba
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbb9 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000009, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000009, id_ex_rd2 00010594
ex_mem_rd1 0002000d, ex_mem_rd2 00010594
----- Cycle 868 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000d | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 00000009 | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002000e
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbba | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002000e, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002000d, id_ex_rd2 00000000
ex_mem_rd1 00000009, ex_mem_rd2 00010594
----- Cycle 869 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000072 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000d | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002000e | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 0002000e | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000d  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 870 -----
READ: addr=0002000e data=00000000 pc=000102a4

forwA 00000072, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 0002000e, ex_mem_rd2 00000000
----- Cycle 870 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000072 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000072 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002000e | wbv = 00000001 | result 0002000e
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 0002000e | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000009  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002000e | tag=    256 | set_idx= 0 | block_off=14

forwA 00000072, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 0002000e, ex_mem_rd2 00000000
----- Cycle 871 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000072 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000072 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000e
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 872 -----
RESPONSE : addr=0002000e data=64252065 pc=000102a4

forwA 00000072, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 0002000e, ex_mem_rd2 00000000
----- Cycle 872 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000072 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000072 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000e
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002000e | data = 64252065
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002000e | rsp_data=64252065

forwA 00000065, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 00000072, ex_mem_rd2 00000000
----- Cycle 873 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000072 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000065 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000072
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000072
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 874 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000072 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 875 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000065 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000065, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 876 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbba | rs2 = x15 = 00000065 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000065 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000040 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbba, forwB 00000065, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 00000065
ex_mem_rd1 00000065, ex_mem_rd2 00000025
----- Cycle 877 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbba | rs2 = x15 = 00000065 | wbs = x0 | imm = 0 | result = 0002fbba | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000040
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 878 -----
WRITE: addr=0002fbba data=00000065 pc=00010294

forwA 0002fbba, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 00010594
ex_mem_rd1 0002fbba, ex_mem_rd2 00000065
----- Cycle 878 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000e | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbbb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbba | wbv = 00000000 | result 0002fbba
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 0002fbba | data = 00000065
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbba | tag=    381 | set_idx=13 | block_off=26

forwA 0002fbba, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 00010594
ex_mem_rd1 0002fbba, ex_mem_rd2 00000065
----- Cycle 879 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000e | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbbb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbba
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 880 -----
RESPONSE : addr=0002fbba data=00000065 pc=00010294

forwA 0002fbba, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 00010594
ex_mem_rd1 0002fbba, ex_mem_rd2 00000065
----- Cycle 880 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000e | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbbb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbba
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000040 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbba | data = 00000065
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbba | rsp_data=00000065

forwA 0002000e, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002000e, id_ex_rd2 00010594
ex_mem_rd1 0002fbba, ex_mem_rd2 00010594
----- Cycle 881 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 0000000a | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000e | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 0002000f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbb
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbba | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00010594
ex_mem_rd1 0002000e, ex_mem_rd2 00010594
----- Cycle 882 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000e | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 0000000a | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 0000000b | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002000f
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbb | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002000f, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002000e, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00010594
----- Cycle 883 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000e | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002000f | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0000000b
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 0002000f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000e  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 884 -----
READ: addr=0002000f data=00000000 pc=000102a4

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002000f, ex_mem_rd2 00000000
----- Cycle 884 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002000f | wbv = 00000001 | result 0002000f
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000b | wbv = 00000001
MemReq : addr = 0002000f | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000a  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002000f | tag=    256 | set_idx= 0 | block_off=15

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002000f, ex_mem_rd2 00000000
----- Cycle 885 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000f
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000b | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 886 -----
RESPONSE : addr=0002000f data=0a642520 pc=000102a4

forwA 00000065, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002000f, ex_mem_rd2 00000000
----- Cycle 886 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002000f
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000b | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002000f | data = 0a642520
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002000f | rsp_data=0a642520

forwA 00000020, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 887 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000065 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000020 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000020 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000065
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 888 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000020
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 889 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000020 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000020 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000020, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 890 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbbb | rs2 = x15 = 00000020 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000020 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = fffffffb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbb, forwB 00000020, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 00000020
ex_mem_rd1 00000020, ex_mem_rd2 00000025
----- Cycle 891 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbbb | rs2 = x15 = 00000020 | wbs = x0 | imm = 0 | result = 0002fbbb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result fffffffb
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 892 -----
WRITE: addr=0002fbbb data=00000020 pc=00010294

forwA 0002fbbb, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 00010594
ex_mem_rd1 0002fbbb, ex_mem_rd2 00000020
----- Cycle 892 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000f | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbbb | wbv = 00000000 | result 0002fbbb
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 0002fbbb | data = 00000020
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbb | tag=    381 | set_idx=13 | block_off=27

forwA 0002fbbb, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 00010594
ex_mem_rd1 0002fbbb, ex_mem_rd2 00000020
----- Cycle 893 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000f | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbb
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 894 -----
RESPONSE : addr=0002fbbb data=00000020 pc=00010294

forwA 0002fbbb, forwB 00010594, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 00010594
ex_mem_rd1 0002fbbb, ex_mem_rd2 00000020
----- Cycle 894 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000f | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbb
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbb | data = 00000020
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbb | rsp_data=00000020

forwA 0002000f, forwB 00010594, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002000f, id_ex_rd2 00010594
ex_mem_rd1 0002fbbb, ex_mem_rd2 00010594
----- Cycle 895 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 0000000b | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 0002000f | rs2 = x1 = 00010594 | wbs = x11 | imm = 1 | result = 00020010 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbc
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbbb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000b, forwB 00010594, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000b, id_ex_rd2 00010594
ex_mem_rd1 0002000f, ex_mem_rd2 00010594
----- Cycle 896 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000f | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 0000000b | rs2 = x1 = 00010594 | wbs = x18 | imm = 1 | result = 0000000c | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020010
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020010, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002000f, id_ex_rd2 00000000
ex_mem_rd1 0000000b, ex_mem_rd2 00010594
----- Cycle 897 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 0002000f | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020010 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0000000c
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020010 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 0002000f  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 898 -----
READ: addr=00020010 data=00000000 pc=000102a4

forwA 00000020, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00020010, ex_mem_rd2 00000000
----- Cycle 898 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020010 | wbv = 00000001 | result 00020010
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000c | wbv = 00000001
MemReq : addr = 00020010 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000b  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020010 | tag=    256 | set_idx= 0 | block_off=16

forwA 00000020, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00020010, ex_mem_rd2 00000000
----- Cycle 899 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020010
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 900 -----
RESPONSE : addr=00020010 data=000a6425 pc=000102a4

forwA 00000020, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00020010, ex_mem_rd2 00000000
----- Cycle 900 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020010
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020010 | data = 000a6425
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020010 | rsp_data=000a6425

forwA 00000025, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 901 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000020 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000025 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000020
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000025 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000020
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000025, ex_mem_rd2 00000000
----- Cycle 902 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000025
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000020 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 903 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000025 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000025 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000025, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000025, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 904 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbbc | rs2 = x15 = 00000025 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 00000025 | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbc, forwB 00000025, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 00000025
ex_mem_rd1 00000025, ex_mem_rd2 00000025
----- Cycle 905 -----
IF  : PC = 000102d0 | INSTR = 0a912223
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbc, ex_mem_rd2 00000025
----- Cycle 906 -----
IF  : PC = 000102d4 | INSTR = 09512a23
ID  : PC = 000102d0 | INSTR = 0a912223 | rs1 = x2 = 0002faf0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 164 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbc
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 000000a4, pc 000102d0, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 907 -----
IF  : PC = 000102d8 | INSTR = 09612823
ID  : PC = 000102d4 | INSTR = 09512a23 | rs1 = x2 = 0002faf0 | rs2 = x21 = 00000000 | wbs = x20 | imm = 148 | op_q = 8
EX  : PC = 000102d0 | INSTR = 0a912223 | rs1 = x2 = 0002faf0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 164 | result = 0002fb94 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbbc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 908 -----
WRITE: addr=0002fb94 data=00000000 pc=000102d0

forwA 0002faf0, forwB 00000000, imm 00000094, pc 000102d4, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 908 -----
IF  : PC = 000102dc | INSTR = 00158493
ID  : PC = 000102d8 | INSTR = 09612823 | rs1 = x2 = 0002faf0 | rs2 = x22 = 00000000 | wbs = x16 | imm = 144 | op_q = 8
EX  : PC = 000102d4 | INSTR = 09512a23 | rs1 = x2 = 0002faf0 | rs2 = x21 = 00000000 | wbs = x20 | imm = 148 | result = 0002fb84 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d0 | INSTR = 0a912223 | wbs = x4 | mem_addr = 0002fb94 | wbv = 00000000 | result 0002fb94
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb94 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb94 | tag=    381 | set_idx=12 | block_off=20

forwA 0002faf0, forwB 00000000, imm 00000094, pc 000102d4, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 909 -----
IF  : PC = 000102dc | INSTR = 00158493
ID  : PC = 000102d8 | INSTR = 09612823 | rs1 = x2 = 0002faf0 | rs2 = x22 = 00000000 | wbs = x16 | imm = 144 | op_q = 8
EX  : PC = 000102d4 | INSTR = 09512a23 | rs1 = x2 = 0002faf0 | rs2 = x21 = 00000000 | wbs = x20 | imm = 148 | result = 0002fb84 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d0 | INSTR = 0a912223 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb94
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 910 -----
RESPONSE : addr=0002fb94 data=00000000 pc=000102d0

forwA 0002faf0, forwB 00000000, imm 00000094, pc 000102d4, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 910 -----
IF  : PC = 000102dc | INSTR = 00158493
ID  : PC = 000102d8 | INSTR = 09612823 | rs1 = x2 = 0002faf0 | rs2 = x22 = 00000000 | wbs = x16 | imm = 144 | op_q = 8
EX  : PC = 000102d4 | INSTR = 09512a23 | rs1 = x2 = 0002faf0 | rs2 = x21 = 00000000 | wbs = x20 | imm = 148 | result = 0002fb84 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d0 | INSTR = 0a912223 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb94
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb94 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb94 | rsp_data=00000000

----- Cycle 911 -----
WRITE: addr=0002fb84 data=00000000 pc=000102d4

forwA 0002faf0, forwB 00000000, imm 00000090, pc 000102d8, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 911 -----
IF  : PC = 000102e0 | INSTR = 0015c503
ID  : PC = 000102dc | INSTR = 00158493 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000102d8 | INSTR = 09612823 | rs1 = x2 = 0002faf0 | rs2 = x22 = 00000000 | wbs = x16 | imm = 144 | result = 0002fb80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d4 | INSTR = 09512a23 | wbs = x20 | mem_addr = 0002fb84 | wbv = 00000000 | result 0002fb84
WB  : PC = 000102d0 | INSTR = 0a912223 | wbs = x4 | wbd = 0002fb94 | wbv = 00000000
MemReq : addr = 0002fb84 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb84 | tag=    381 | set_idx=12 | block_off= 4

forwA 0002faf0, forwB 00000000, imm 00000090, pc 000102d8, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 912 -----
IF  : PC = 000102e0 | INSTR = 0015c503
ID  : PC = 000102dc | INSTR = 00158493 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000102d8 | INSTR = 09612823 | rs1 = x2 = 0002faf0 | rs2 = x22 = 00000000 | wbs = x16 | imm = 144 | result = 0002fb80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d4 | INSTR = 09512a23 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb84
WB  : PC = 000102d0 | INSTR = 0a912223 | wbs = x4 | wbd = 0002fb94 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 913 -----
RESPONSE : addr=0002fb84 data=00000000 pc=000102d4

forwA 0002faf0, forwB 00000000, imm 00000090, pc 000102d8, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 913 -----
IF  : PC = 000102e0 | INSTR = 0015c503
ID  : PC = 000102dc | INSTR = 00158493 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000102d8 | INSTR = 09612823 | rs1 = x2 = 0002faf0 | rs2 = x22 = 00000000 | wbs = x16 | imm = 144 | result = 0002fb80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d4 | INSTR = 09512a23 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb84
WB  : PC = 000102d0 | INSTR = 0a912223 | wbs = x4 | wbd = 0002fb94 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb84 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb84 | rsp_data=00000000

----- Cycle 914 -----
WRITE: addr=0002fb80 data=00000000 pc=000102d8

forwA 00020010, forwB 00010594, imm 00000001, pc 000102dc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020010, id_ex_rd2 00010594
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 914 -----
IF  : PC = 000102e4 | INSTR = f2dff0ef
ID  : PC = 000102e0 | INSTR = 0015c503 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x10 | imm = 1 | op_q = 0
EX  : PC = 000102dc | INSTR = 00158493 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x9 | imm = 1 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d8 | INSTR = 09612823 | wbs = x16 | mem_addr = 0002fb80 | wbv = 00000000 | result 0002fb80
WB  : PC = 000102d4 | INSTR = 09512a23 | wbs = x20 | wbd = 0002fb84 | wbv = 00000000
MemReq : addr = 0002fb80 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb80 | tag=    381 | set_idx=12 | block_off= 0

forwA 00020010, forwB 00010594, imm 00000001, pc 000102dc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020010, id_ex_rd2 00010594
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 915 -----
IF  : PC = 000102e4 | INSTR = f2dff0ef
ID  : PC = 000102e0 | INSTR = 0015c503 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x10 | imm = 1 | op_q = 0
EX  : PC = 000102dc | INSTR = 00158493 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x9 | imm = 1 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d8 | INSTR = 09612823 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb80
WB  : PC = 000102d4 | INSTR = 09512a23 | wbs = x20 | wbd = 0002fb84 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 916 -----
RESPONSE : addr=0002fb80 data=00000000 pc=000102d8

forwA 00020010, forwB 00010594, imm 00000001, pc 000102dc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020010, id_ex_rd2 00010594
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 916 -----
IF  : PC = 000102e4 | INSTR = f2dff0ef
ID  : PC = 000102e0 | INSTR = 0015c503 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x10 | imm = 1 | op_q = 0
EX  : PC = 000102dc | INSTR = 00158493 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x9 | imm = 1 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102d8 | INSTR = 09612823 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb80
WB  : PC = 000102d4 | INSTR = 09512a23 | wbs = x20 | wbd = 0002fb84 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb80 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb80 | rsp_data=00000000

forwA 00020010, forwB 00010594, imm 00000001, pc 000102e0, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020010, id_ex_rd2 00010594
ex_mem_rd1 00020010, ex_mem_rd2 00010594
----- Cycle 917 -----
IF  : PC = 000102e8 | INSTR = fff00793
ID  : PC = 000102e4 | INSTR = f2dff0ef | rs1 = x31 = 00000000 | rs2 = x13 = 00000001 | wbs = x1 | imm = 4294967084 | op_q = 27
EX  : PC = 000102e0 | INSTR = 0015c503 | rs1 = x11 = 00020010 | rs2 = x1 = 00010594 | wbs = x10 | imm = 1 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102dc | INSTR = 00158493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 000102d8 | INSTR = 09612823 | wbs = x16 | wbd = 0002fb80 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 918 -----
READ: addr=00020011 data=00000000 pc=000102e0

forwA 00000000, forwB 00000001, imm ffffff2c, pc 000102e4, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000001
ex_mem_rd1 00020010, ex_mem_rd2 00010594
----- Cycle 918 -----
IF  : PC = 000102ec | INSTR = 00078a93
ID  : PC = 000102e8 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 000102e4 | INSTR = f2dff0ef | rs1 = x31 = 00000000 | rs2 = x13 = 00000001 | wbs = x1 | imm = 4294967084 | result = 000102e8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102e0 | INSTR = 0015c503 | wbs = x10 | mem_addr = 00020011 | wbv = 00000001 | result 00020011
WB  : PC = 000102dc | INSTR = 00158493 | wbs = x9 | wbd = 00020011 | wbv = 00000001
MemReq : addr = 00020011 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020011 | tag=    256 | set_idx= 0 | block_off=17

forwA 00000000, forwB 00000001, imm ffffff2c, pc 000102e4, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000001
ex_mem_rd1 00020010, ex_mem_rd2 00010594
----- Cycle 919 -----
IF  : PC = 000102ec | INSTR = 00078a93
ID  : PC = 000102e8 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 000102e4 | INSTR = f2dff0ef | rs1 = x31 = 00000000 | rs2 = x13 = 00000001 | wbs = x1 | imm = 4294967084 | result = 000102e8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102e0 | INSTR = 0015c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 000102dc | INSTR = 00158493 | wbs = x9 | wbd = 00020011 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 920 -----
RESPONSE : addr=00020011 data=c8000a64 pc=000102e0

forwA 00000000, forwB 00000001, imm ffffff2c, pc 000102e4, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000001
ex_mem_rd1 00020010, ex_mem_rd2 00010594
----- Cycle 920 -----
IF  : PC = 000102ec | INSTR = 00078a93
ID  : PC = 000102e8 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 000102e4 | INSTR = f2dff0ef | rs1 = x31 = 00000000 | rs2 = x13 = 00000001 | wbs = x1 | imm = 4294967084 | result = 000102e8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102e0 | INSTR = 0015c503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 000102dc | INSTR = 00158493 | wbs = x9 | wbd = 00020011 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020011 | data = c8000a64
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020011 | rsp_data=c8000a64

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000001
----- Cycle 921 -----
IF  : PC = 00010210 | INSTR = fd050513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102e4 | INSTR = f2dff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000102e8
WB  : PC = 000102e0 | INSTR = 0015c503 | wbs = x10 | wbd = 00000064 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 0002fbb0  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 922 -----
IF  : PC = 00010214 | INSTR = 0ff57513
ID  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000064 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000102e4 | INSTR = f2dff0ef | wbs = x1 | wbd = 000102e8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000064  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000064, forwB 00000000, imm ffffffd0, pc 00010210, op_q 4, f3 0, f7 126
forwA 0, forwB 0
id_ex_rd1 00000064, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 923 -----
IF  : PC = 00010218 | INSTR = 00a53513
ID  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000064 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | op_q = 4
EX  : PC = 00010210 | INSTR = fd050513 | rs1 = x10 = 00000064 | rs2 = x16 = 00000000 | wbs = x10 | imm = 4294967248 | result = 00000034 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000064  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000034, forwB 00000000, imm 000000ff, pc 00010214, op_q 4, f3 7, f7 7
forwA 1, forwB 0
id_ex_rd1 00000064, id_ex_rd2 00000000
ex_mem_rd1 00000064, ex_mem_rd2 00000000
----- Cycle 924 -----
IF  : PC = 0001021c | INSTR = 00008067
ID  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000064 | rs2 = x10 = 00000064 | wbs = x10 | imm = 10 | op_q = 4
EX  : PC = 00010214 | INSTR = 0ff57513 | rs1 = x10 = 00000064 | rs2 = x31 = 00000000 | wbs = x10 | imm = 255 | result = 00000034 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010210 | INSTR = fd050513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000034
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000064  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000034, forwB 00000034, imm 0000000a, pc 00010218, op_q 4, f3 3, f7 0
forwA 1, forwB 1
id_ex_rd1 00000064, id_ex_rd2 00000064
ex_mem_rd1 00000034, ex_mem_rd2 00000000
----- Cycle 925 -----
IF  : PC = 00010220 | INSTR = 00052503
ID  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 000102e8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010218 | INSTR = 00a53513 | rs1 = x10 = 00000064 | rs2 = x10 = 00000064 | wbs = x10 | imm = 10 | result = 00000000 | fwd_a = 1 | fwd_b = 1
MEM : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000034
WB  : PC = 00010210 | INSTR = fd050513 | wbs = x10 | wbd = 00000034 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000064  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000102e8, forwB 00000000, imm 00000000, pc 0001021c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000102e8, id_ex_rd2 00000000
ex_mem_rd1 00000034, ex_mem_rd2 00000034
----- Cycle 926 -----
IF  : PC = 00010224 | INSTR = 00008067
ID  : PC = 00010220 | INSTR = 00052503 | rs1 = x10 = 00000034 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001021c | INSTR = 00008067 | rs1 = x1 = 000102e8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010220 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010214 | INSTR = 0ff57513 | wbs = x10 | wbd = 00000034 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000034  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000034, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000034, id_ex_rd2 00000000
ex_mem_rd1 000102e8, ex_mem_rd2 00000000
----- Cycle 927 -----
IF  : PC = 000102e8 | INSTR = fff00793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000034 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001021c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010220
WB  : PC = 00010218 | INSTR = 00a53513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000034  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000034, ex_mem_rd2 00000000
----- Cycle 928 -----
IF  : PC = 000102ec | INSTR = 00078a93
ID  : PC = 000102e8 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000034
WB  : PC = 0001021c | INSTR = 00008067 | wbs = x0 | wbd = 00010220 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000102e8, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 929 -----
IF  : PC = 000102f0 | INSTR = 06051663
ID  : PC = 000102ec | INSTR = 00078a93 | rs1 = x15 = 00000025 | rs2 = x0 = 00000000 | wbs = x21 | imm = 0 | op_q = 4
EX  : PC = 000102e8 | INSTR = fff00793 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000034 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 000102ec, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000025, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 930 -----
IF  : PC = 000102f4 | INSTR = 0004c703
ID  : PC = 000102f0 | INSTR = 06051663 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x12 | imm = 108 | op_q = 24
EX  : PC = 000102ec | INSTR = 00078a93 | rs1 = x15 = 00000025 | rs2 = x0 = 00000000 | wbs = x21 | imm = 0 | result = ffffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102e8 | INSTR = fff00793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 0000006c, pc 000102f0, op_q 24, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 931 -----
IF  : PC = 000102f8 | INSTR = 02e00793
ID  : PC = 000102f4 | INSTR = 0004c703 | rs1 = x9 = 00020011 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 0
EX  : PC = 000102f0 | INSTR = 06051663 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x12 | imm = 108 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102ec | INSTR = 00078a93 | wbs = x21 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000102e8 | INSTR = fff00793 | wbs = x15 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: 00000025
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020011, forwB 00000000, imm 00000000, pc 000102f4, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020011, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 932 -----
IF  : PC = 000102fc | INSTR = fff00693
ID  : PC = 000102f8 | INSTR = 02e00793 | rs1 = x0 = 00000000 | rs2 = x14 = 00000035 | wbs = x15 | imm = 46 | op_q = 4
EX  : PC = 000102f4 | INSTR = 0004c703 | rs1 = x9 = 00020011 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102f0 | INSTR = 06051663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000102ec | INSTR = 00078a93 | wbs = x21 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 00000000
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 933 -----
READ: addr=00020011 data=00000000 pc=000102f4

forwA 00000000, forwB 00000035, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000035
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 933 -----
IF  : PC = 000102fc | INSTR = fff00693
ID  : PC = 000102f8 | INSTR = 02e00793 | rs1 = x0 = 00000000 | rs2 = x14 = 00000035 | wbs = x15 | imm = 46 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102f4 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00020011 | wbv = 00000001 | result 00020011
WB  : PC = 000102f0 | INSTR = 06051663 | wbs = x12 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00020011 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: ffffffff
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020011 | tag=    256 | set_idx= 0 | block_off=17

forwA 00000000, forwB 00000035, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000035
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 934 -----
IF  : PC = 000102fc | INSTR = fff00693
ID  : PC = 000102f8 | INSTR = 02e00793 | rs1 = x0 = 00000000 | rs2 = x14 = 00000035 | wbs = x15 | imm = 46 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102f4 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 000102f0 | INSTR = 06051663 | wbs = x12 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: ffffffff
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 935 -----
RESPONSE : addr=00020011 data=c8000a64 pc=000102f4

forwA 00000000, forwB 00000035, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000035
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 935 -----
IF  : PC = 000102fc | INSTR = fff00693
ID  : PC = 000102f8 | INSTR = 02e00793 | rs1 = x0 = 00000000 | rs2 = x14 = 00000035 | wbs = x15 | imm = 46 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102f4 | INSTR = 0004c703 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 000102f0 | INSTR = 06051663 | wbs = x12 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020011 | data = c8000a64
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020011 | rsp_data=c8000a64

forwA 00000000, forwB 00000064, imm 0000002e, pc 000102f8, op_q 4, f3 0, f7 1
forwA 0, forwB 1
id_ex_rd1 00000000, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000035
----- Cycle 936 -----
IF  : PC = 00010300 | INSTR = 00068b13
ID  : PC = 000102fc | INSTR = fff00693 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x13 | imm = 4294967295 | op_q = 4
EX  : PC = 000102f8 | INSTR = 02e00793 | rs1 = x0 = 00000000 | rs2 = x14 = 00000035 | wbs = x15 | imm = 46 | result = 0000002e | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000102f4 | INSTR = 0004c703 | wbs = x14 | wbd = 00000064 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000035  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000102fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000064
----- Cycle 937 -----
IF  : PC = 00010304 | INSTR = 06f70e63
ID  : PC = 00010300 | INSTR = 00068b13 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x22 | imm = 0 | op_q = 4
EX  : PC = 000102fc | INSTR = fff00693 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x13 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102f8 | INSTR = 02e00793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0000002e
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000064  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010300, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 938 -----
IF  : PC = 00010308 | INSTR = 000a8513
ID  : PC = 00010304 | INSTR = 06f70e63 | rs1 = x14 = 00000064 | rs2 = x15 = ffffffff | wbs = x28 | imm = 124 | op_q = 24
EX  : PC = 00010300 | INSTR = 00068b13 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x22 | imm = 0 | result = ffffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102fc | INSTR = fff00693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000102f8 | INSTR = 02e00793 | wbs = x15 | wbd = 0000002e | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000064  a5: ffffffff
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000064, forwB 0000002e, imm 0000007c, pc 00010304, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000064, id_ex_rd2 0000002e
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 939 -----
IF  : PC = 0001030c | INSTR = 344000ef
ID  : PC = 00010308 | INSTR = 000a8513 | rs1 = x21 = ffffffff | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010304 | INSTR = 06f70e63 | rs1 = x14 = 00000064 | rs2 = x15 = 0000002e | wbs = x28 | imm = 124 | result = 00000036 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010300 | INSTR = 00068b13 | wbs = x22 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000102fc | INSTR = fff00693 | wbs = x13 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: 00000001  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010308, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000064, ex_mem_rd2 0000002e
----- Cycle 940 -----
IF  : PC = 00010310 | INSTR = 000b0513
ID  : PC = 0001030c | INSTR = 344000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 836 | op_q = 27
EX  : PC = 00010308 | INSTR = 000a8513 | rs1 = x21 = ffffffff | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010304 | INSTR = 06f70e63 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 00000036
WB  : PC = 00010300 | INSTR = 00068b13 | wbs = x22 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000344, pc 0001030c, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 941 -----
IF  : PC = 00010314 | INSTR = 33c000ef
ID  : PC = 00010310 | INSTR = 000b0513 | rs1 = x22 = ffffffff | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 0001030c | INSTR = 344000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 836 | result = 00010310 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010308 | INSTR = 000a8513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 00010304 | INSTR = 06f70e63 | wbs = x28 | wbd = 00000036 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 942 -----
IF  : PC = 00010650 | INSTR = 00008067
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001030c | INSTR = 344000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010310
WB  : PC = 00010308 | INSTR = 000a8513 | wbs = x10 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: 00000000  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 943 -----
IF  : PC = 00010654 | INSTR = 00050793
ID  : PC = 00010650 | INSTR = 00008067 | rs1 = x1 = 000102e8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffff
WB  : PC = 0001030c | INSTR = 344000ef | wbs = x1 | wbd = 00010310 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000102e8   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010310, forwB 00000000, imm 00000000, pc 00010650, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010310, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 944 -----
IF  : PC = 00010658 | INSTR = 00058513
ID  : PC = 00010654 | INSTR = 00050793 | rs1 = x10 = ffffffff | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 00010650 | INSTR = 00008067 | rs1 = x1 = 00010310 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010654 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00010310, ex_mem_rd2 00000000
----- Cycle 945 -----
IF  : PC = 00010310 | INSTR = 000b0513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010650 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010654
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 946 -----
IF  : PC = 00010314 | INSTR = 33c000ef
ID  : PC = 00010310 | INSTR = 000b0513 | rs1 = x22 = ffffffff | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffff
WB  : PC = 00010650 | INSTR = 00008067 | wbs = x0 | wbd = 00010654 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010310, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 947 -----
IF  : PC = 00010318 | INSTR = 0004c783
ID  : PC = 00010314 | INSTR = 33c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 828 | op_q = 27
EX  : PC = 00010310 | INSTR = 000b0513 | rs1 = x22 = ffffffff | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 0000033c, pc 00010314, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 948 -----
IF  : PC = 0001031c | INSTR = 06c00713
ID  : PC = 00010318 | INSTR = 0004c783 | rs1 = x9 = 00020011 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010314 | INSTR = 33c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 828 | result = 00010318 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010310 | INSTR = 000b0513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00020011, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020011, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 949 -----
IF  : PC = 00010650 | INSTR = 00008067
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010314 | INSTR = 33c000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010318
WB  : PC = 00010310 | INSTR = 000b0513 | wbs = x10 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 950 -----
IF  : PC = 00010654 | INSTR = 00050793
ID  : PC = 00010650 | INSTR = 00008067 | rs1 = x1 = 00010310 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020011
WB  : PC = 00010314 | INSTR = 33c000ef | wbs = x1 | wbd = 00010318 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010310   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010318, forwB 00000000, imm 00000000, pc 00010650, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010318, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 951 -----
IF  : PC = 00010658 | INSTR = 00058513
ID  : PC = 00010654 | INSTR = 00050793 | rs1 = x10 = ffffffff | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 00010650 | INSTR = 00008067 | rs1 = x1 = 00010318 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010654 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020011 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA ffffffff, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffff, id_ex_rd2 00000000
ex_mem_rd1 00010318, ex_mem_rd2 00000000
----- Cycle 952 -----
IF  : PC = 00010318 | INSTR = 0004c783
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010650 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010654
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffff, ex_mem_rd2 00000000
----- Cycle 953 -----
IF  : PC = 0001031c | INSTR = 06c00713
ID  : PC = 00010318 | INSTR = 0004c783 | rs1 = x9 = 00020011 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffff
WB  : PC = 00010650 | INSTR = 00008067 | wbs = x0 | wbd = 00010654 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020011, forwB 00000000, imm 00000000, pc 00010318, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020011, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 954 -----
IF  : PC = 00010320 | INSTR = 00e79a63
ID  : PC = 0001031c | INSTR = 06c00713 | rs1 = x0 = 00000000 | rs2 = x12 = 0002ffc4 | wbs = x14 | imm = 108 | op_q = 4
EX  : PC = 00010318 | INSTR = 0004c783 | rs1 = x9 = 00020011 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 955 -----
READ: addr=00020011 data=00000000 pc=00010318

forwA 00000000, forwB 0002ffc4, imm 0000006c, pc 0001031c, op_q 4, f3 0, f7 3
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0002ffc4
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 955 -----
IF  : PC = 00010324 | INSTR = 00078713
ID  : PC = 00010320 | INSTR = 00e79a63 | rs1 = x15 = 0000002e | rs2 = x14 = 00000064 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 0001031c | INSTR = 06c00713 | rs1 = x0 = 00000000 | rs2 = x12 = 0002ffc4 | wbs = x14 | imm = 108 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010318 | INSTR = 0004c783 | wbs = x15 | mem_addr = 00020011 | wbv = 00000001 | result 00020011
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00020011 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020011 | tag=    256 | set_idx= 0 | block_off=17

forwA 00000000, forwB 0002ffc4, imm 0000006c, pc 0001031c, op_q 4, f3 0, f7 3
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0002ffc4
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 956 -----
IF  : PC = 00010324 | INSTR = 00078713
ID  : PC = 00010320 | INSTR = 00e79a63 | rs1 = x15 = 0000002e | rs2 = x14 = 00000064 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 0001031c | INSTR = 06c00713 | rs1 = x0 = 00000000 | rs2 = x12 = 0002ffc4 | wbs = x14 | imm = 108 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010318 | INSTR = 0004c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 957 -----
RESPONSE : addr=00020011 data=c8000a64 pc=00010318

forwA 00000000, forwB 0002ffc4, imm 0000006c, pc 0001031c, op_q 4, f3 0, f7 3
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0002ffc4
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 957 -----
IF  : PC = 00010324 | INSTR = 00078713
ID  : PC = 00010320 | INSTR = 00e79a63 | rs1 = x15 = 0000002e | rs2 = x14 = 00000064 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 0001031c | INSTR = 06c00713 | rs1 = x0 = 00000000 | rs2 = x12 = 0002ffc4 | wbs = x14 | imm = 108 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010318 | INSTR = 0004c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020011
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020011 | data = c8000a64
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020011 | rsp_data=c8000a64

forwA 00000064, forwB 0000006c, imm 00000014, pc 00010320, op_q 24, f3 1, f7 0
forwA 1, forwB 1
id_ex_rd1 0000002e, id_ex_rd2 00000064
ex_mem_rd1 00000000, ex_mem_rd2 0002ffc4
----- Cycle 958 -----
IF  : PC = 00010328 | INSTR = 00148493
ID  : PC = 00010324 | INSTR = 00078713 | rs1 = x15 = 0000002e | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010320 | INSTR = 00e79a63 | rs1 = x15 = 0000002e | rs2 = x14 = 00000064 | wbs = x20 | imm = 20 | result = fffffff8 | fwd_a = 1 | fwd_b = 1
MEM : PC = 0001031c | INSTR = 06c00713 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 0000006c
WB  : PC = 00010318 | INSTR = 0004c783 | wbs = x15 | wbd = 00000064 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 0000002e
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000064, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000064, id_ex_rd2 00000000
ex_mem_rd1 00000064, ex_mem_rd2 0000006c
----- Cycle 959 -----
IF  : PC = 00010334 | INSTR = f9e78793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000064 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010320 | INSTR = 00e79a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result fffffff8
WB  : PC = 0001031c | INSTR = 06c00713 | wbs = x14 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 00000064  a5: 00000064
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000064, ex_mem_rd2 00000000
----- Cycle 960 -----
IF  : PC = 00010338 | INSTR = 0ff7f693
ID  : PC = 00010334 | INSTR = f9e78793 | rs1 = x15 = 00000064 | rs2 = x30 = 00000000 | wbs = x15 | imm = 4294967198 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000064
WB  : PC = 00010320 | INSTR = 00e79a63 | wbs = x20 | wbd = fffffff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 0000006c  a5: 00000064
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000064, forwB 00000000, imm ffffff9e, pc 00010334, op_q 4, f3 0, f7 124
forwA 0, forwB 0
id_ex_rd1 00000064, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 961 -----
IF  : PC = 0001033c | INSTR = 01600713
ID  : PC = 00010338 | INSTR = 0ff7f693 | rs1 = x15 = 00000064 | rs2 = x31 = 00000000 | wbs = x13 | imm = 255 | op_q = 4
EX  : PC = 00010334 | INSTR = f9e78793 | rs1 = x15 = 00000064 | rs2 = x30 = 00000000 | wbs = x15 | imm = 4294967198 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000064 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 0000006c  a5: 00000064
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00000000, imm 000000ff, pc 00010338, op_q 4, f3 7, f7 7
forwA 1, forwB 0
id_ex_rd1 00000064, id_ex_rd2 00000000
ex_mem_rd1 00000064, ex_mem_rd2 00000000
----- Cycle 962 -----
IF  : PC = 00010340 | INSTR = 08d76a63
ID  : PC = 0001033c | INSTR = 01600713 | rs1 = x0 = 00000000 | rs2 = x22 = ffffffff | wbs = x14 | imm = 22 | op_q = 4
EX  : PC = 00010338 | INSTR = 0ff7f693 | rs1 = x15 = 00000064 | rs2 = x31 = 00000000 | wbs = x13 | imm = 255 | result = 00000002 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010334 | INSTR = f9e78793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 0000006c  a5: 00000064
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB ffffffff, imm 00000016, pc 0001033c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 ffffffff
ex_mem_rd1 00000002, ex_mem_rd2 00000000
----- Cycle 963 -----
IF  : PC = 00010344 | INSTR = 00269793
ID  : PC = 00010340 | INSTR = 08d76a63 | rs1 = x14 = 0000006c | rs2 = x13 = ffffffff | wbs = x20 | imm = 148 | op_q = 24
EX  : PC = 0001033c | INSTR = 01600713 | rs1 = x0 = 00000000 | rs2 = x22 = ffffffff | wbs = x14 | imm = 22 | result = 00000016 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010338 | INSTR = 0ff7f693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 00010334 | INSTR = f9e78793 | wbs = x15 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 0000006c  a5: 00000064
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000016, forwB 00000002, imm 00000094, pc 00010340, op_q 24, f3 6, f7 0
forwA 1, forwB 1
id_ex_rd1 0000006c, id_ex_rd2 ffffffff
ex_mem_rd1 00000000, ex_mem_rd2 ffffffff
----- Cycle 964 -----
IF  : PC = 00010348 | INSTR = 00020737
ID  : PC = 00010344 | INSTR = 00269793 | rs1 = x13 = ffffffff | rs2 = x2 = 0002faf0 | wbs = x15 | imm = 2 | op_q = 4
EX  : PC = 00010340 | INSTR = 08d76a63 | rs1 = x14 = 0000006c | rs2 = x13 = ffffffff | wbs = x20 | imm = 148 | result = 00000014 | fwd_a = 1 | fwd_b = 1
MEM : PC = 0001033c | INSTR = 01600713 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00000016
WB  : PC = 00010338 | INSTR = 0ff7f693 | wbs = x13 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: ffffffff  a4: 0000006c  a5: 00000002
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 0002faf0, imm 00000002, pc 00010344, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 0002faf0
ex_mem_rd1 00000016, ex_mem_rd2 00000002
----- Cycle 965 -----
IF  : PC = 0001034c | INSTR = 01470713
ID  : PC = 00010348 | INSTR = 00020737 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 131072 | op_q = 13
EX  : PC = 00010344 | INSTR = 00269793 | rs1 = x13 = 00000002 | rs2 = x2 = 0002faf0 | wbs = x15 | imm = 2 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010340 | INSTR = 08d76a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 00000014
WB  : PC = 0001033c | INSTR = 01600713 | wbs = x14 | wbd = 00000016 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 0000006c  a5: 00000002
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00020000, pc 00010348, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000002, ex_mem_rd2 0002faf0
----- Cycle 966 -----
IF  : PC = 00010350 | INSTR = 00e787b3
ID  : PC = 0001034c | INSTR = 01470713 | rs1 = x14 = 00000016 | rs2 = x20 = 0002ffc4 | wbs = x14 | imm = 20 | op_q = 4
EX  : PC = 00010348 | INSTR = 00020737 | rs1 = x4 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 131072 | result = 00020000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010344 | INSTR = 00269793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000008
WB  : PC = 00010340 | INSTR = 08d76a63 | wbs = x20 | wbd = 00000014 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00000016  a5: 00000002
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020000, forwB 00000014, imm 00000014, pc 0001034c, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000016, id_ex_rd2 00000014
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 967 -----
IF  : PC = 00010354 | INSTR = 0007a783
ID  : PC = 00010350 | INSTR = 00e787b3 | rs1 = x15 = 00000002 | rs2 = x14 = 00000016 | wbs = x15 | imm = 0 | op_q = 12
EX  : PC = 0001034c | INSTR = 01470713 | rs1 = x14 = 00000016 | rs2 = x20 = 0002ffc4 | wbs = x14 | imm = 20 | result = 00020014 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010348 | INSTR = 00020737 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020000
WB  : PC = 00010344 | INSTR = 00269793 | wbs = x15 | wbd = 00000008 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00000016  a5: 00000002
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000008, forwB 00020014, imm 00000000, pc 00010350, op_q 12, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 00000008, id_ex_rd2 00000016
ex_mem_rd1 00020000, ex_mem_rd2 00000014
----- Cycle 968 -----
IF  : PC = 00010358 | INSTR = 00078067
ID  : PC = 00010354 | INSTR = 0007a783 | rs1 = x15 = 00000008 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010350 | INSTR = 00e787b3 | rs1 = x15 = 00000008 | rs2 = x14 = 00000016 | wbs = x15 | imm = 0 | result = 0002001c | fwd_a = 0 | fwd_b = 1
MEM : PC = 0001034c | INSTR = 01470713 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 00020014
WB  : PC = 00010348 | INSTR = 00020737 | wbs = x14 | wbd = 00020000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00000016  a5: 00000008
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002001c, forwB 00000000, imm 00000000, pc 00010354, op_q 0, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00000000
ex_mem_rd1 00000008, ex_mem_rd2 00020014
----- Cycle 969 -----
IF  : PC = 0001035c | INSTR = 00048513
ID  : PC = 00010358 | INSTR = 00078067 | rs1 = x15 = 00000008 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010354 | INSTR = 0007a783 | rs1 = x15 = 00000008 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002001c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010350 | INSTR = 00e787b3 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002001c
WB  : PC = 0001034c | INSTR = 01470713 | wbs = x14 | wbd = 00020014 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020000  a5: 00000008
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 970 -----
READ: addr=0002001c data=00000000 pc=00010354

forwA 00000008, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00000000
ex_mem_rd1 0002001c, ex_mem_rd2 00000000
----- Cycle 970 -----
IF  : PC = 0001035c | INSTR = 00048513
ID  : PC = 00010358 | INSTR = 00078067 | rs1 = x15 = 00000008 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010354 | INSTR = 0007a783 | wbs = x15 | mem_addr = 0002001c | wbv = 00000001 | result 0002001c
WB  : PC = 00010350 | INSTR = 00e787b3 | wbs = x15 | wbd = 0002001c | wbv = 00000001
MemReq : addr = 0002001c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000008
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002001c | tag=    256 | set_idx= 0 | block_off=28

forwA 00000008, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00000000
ex_mem_rd1 0002001c, ex_mem_rd2 00000000
----- Cycle 971 -----
IF  : PC = 0001035c | INSTR = 00048513
ID  : PC = 00010358 | INSTR = 00078067 | rs1 = x15 = 0002001c | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010354 | INSTR = 0007a783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002001c
WB  : PC = 00010350 | INSTR = 00e787b3 | wbs = x15 | wbd = 0002001c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002001c
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 972 -----
RESPONSE : addr=0002001c data=0001040c pc=00010354

forwA 00000008, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00000000
ex_mem_rd1 0002001c, ex_mem_rd2 00000000
----- Cycle 972 -----
IF  : PC = 0001035c | INSTR = 00048513
ID  : PC = 00010358 | INSTR = 00078067 | rs1 = x15 = 0002001c | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010354 | INSTR = 0007a783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002001c
WB  : PC = 00010350 | INSTR = 00e787b3 | wbs = x15 | wbd = 0002001c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002001c | data = 0001040c
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002001c
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002001c | rsp_data=0001040c

forwA 0001040c, forwB 00000000, imm 00000000, pc 00010358, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0002001c, id_ex_rd2 00000000
ex_mem_rd1 00000008, ex_mem_rd2 00000000
----- Cycle 973 -----
IF  : PC = 00010360 | INSTR = cfdff0ef
ID  : PC = 0001035c | INSTR = 00048513 | rs1 = x9 = 00020011 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010358 | INSTR = 00078067 | rs1 = x15 = 0002001c | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0001035c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000008
WB  : PC = 00010354 | INSTR = 0007a783 | wbs = x15 | wbd = 0001040c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002001c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00020011, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020011, id_ex_rd2 00000000
ex_mem_rd1 0001040c, ex_mem_rd2 00000000
----- Cycle 974 -----
IF  : PC = 0001040c | INSTR = 00148493
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00020011 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010358 | INSTR = 00078067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 0001035c
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000008 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0001040c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020011, ex_mem_rd2 00000000
----- Cycle 975 -----
IF  : PC = 00010410 | INSTR = 004a0793
ID  : PC = 0001040c | INSTR = 00148493 | rs1 = x9 = 00020011 | rs2 = x1 = 00010318 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00020011
WB  : PC = 00010358 | INSTR = 00078067 | wbs = x0 | wbd = 0001035c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0001040c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020011, forwB 00010318, imm 00000001, pc 0001040c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020011, id_ex_rd2 00010318
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 976 -----
IF  : PC = 00010414 | INSTR = 00078a93
ID  : PC = 00010410 | INSTR = 004a0793 | rs1 = x20 = 0002ffc4 | rs2 = x4 = 00000000 | wbs = x15 | imm = 4 | op_q = 4
EX  : PC = 0001040c | INSTR = 00148493 | rs1 = x9 = 00020011 | rs2 = x1 = 00010318 | wbs = x9 | imm = 1 | result = 00020012 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00020011 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0001040c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffc4, forwB 00000000, imm 00000004, pc 00010410, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffc4, id_ex_rd2 00000000
ex_mem_rd1 00020011, ex_mem_rd2 00010318
----- Cycle 977 -----
IF  : PC = 00010418 | INSTR = 00010593
ID  : PC = 00010414 | INSTR = 00078a93 | rs1 = x15 = 0001040c | rs2 = x0 = 00000000 | wbs = x21 | imm = 0 | op_q = 4
EX  : PC = 00010410 | INSTR = 004a0793 | rs1 = x20 = 0002ffc4 | rs2 = x4 = 00000000 | wbs = x15 | imm = 4 | result = 0002ffc8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001040c | INSTR = 00148493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 00020012
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0001040c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffc8, forwB 00000000, imm 00000000, pc 00010414, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0001040c, id_ex_rd2 00000000
ex_mem_rd1 0002ffc4, ex_mem_rd2 00000000
----- Cycle 978 -----
IF  : PC = 0001041c | INSTR = 000a2503
ID  : PC = 00010418 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010414 | INSTR = 00078a93 | rs1 = x15 = 0001040c | rs2 = x0 = 00000000 | wbs = x21 | imm = 0 | result = 0002ffc8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010410 | INSTR = 004a0793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc8
WB  : PC = 0001040c | INSTR = 00148493 | wbs = x9 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020011  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0001040c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010418, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002ffc8, ex_mem_rd2 00000000
----- Cycle 979 -----
IF  : PC = 00010420 | INSTR = 31c000ef
ID  : PC = 0001041c | INSTR = 000a2503 | rs1 = x20 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 00010418 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010414 | INSTR = 00078a93 | wbs = x21 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc8
WB  : PC = 00010410 | INSTR = 004a0793 | wbs = x15 | wbd = 0002ffc8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0001040c
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffc4, forwB 00000000, imm 00000000, pc 0001041c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffc4, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 980 -----
IF  : PC = 00010424 | INSTR = 00010593
ID  : PC = 00010420 | INSTR = 31c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 796 | op_q = 27
EX  : PC = 0001041c | INSTR = 000a2503 | rs1 = x20 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0002ffc4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010418 | INSTR = 00010593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010414 | INSTR = 00078a93 | wbs = x21 | wbd = 0002ffc8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: ffffffff
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 981 -----
READ: addr=0002ffc4 data=00000000 pc=0001041c

forwA 00000000, forwB 00000000, imm 0000031c, pc 00010420, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffc4, ex_mem_rd2 00000000
----- Cycle 981 -----
IF  : PC = 00010428 | INSTR = 00040513
ID  : PC = 00010424 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010420 | INSTR = 31c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 796 | result = 00010424 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001041c | INSTR = 000a2503 | wbs = x10 | mem_addr = 0002ffc4 | wbv = 00000001 | result 0002ffc4
WB  : PC = 00010418 | INSTR = 00010593 | wbs = x11 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 0002ffc4 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffff  a1: 00020010  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffc4 | tag=    383 | set_idx=14 | block_off= 4

forwA 00000000, forwB 00000000, imm 0000031c, pc 00010420, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffc4, ex_mem_rd2 00000000
----- Cycle 982 -----
IF  : PC = 00010428 | INSTR = 00040513
ID  : PC = 00010424 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010420 | INSTR = 31c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 796 | result = 00010424 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001041c | INSTR = 000a2503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc4
WB  : PC = 00010418 | INSTR = 00010593 | wbs = x11 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffff  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 983 -----
RESPONSE : addr=0002ffc4 data=ffffffc9 pc=0001041c

forwA 00000000, forwB 00000000, imm 0000031c, pc 00010420, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffc4, ex_mem_rd2 00000000
----- Cycle 983 -----
IF  : PC = 00010428 | INSTR = 00040513
ID  : PC = 00010424 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010420 | INSTR = 31c000ef | rs1 = x0 = 00000000 | rs2 = x28 = 00000000 | wbs = x1 | imm = 796 | result = 00010424 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001041c | INSTR = 000a2503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc4
WB  : PC = 00010418 | INSTR = 00010593 | wbs = x11 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffc4 | data = ffffffc9
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffff  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffc4 | rsp_data=ffffffc9

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 984 -----
IF  : PC = 0001073c | INSTR = fe010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010420 | INSTR = 31c000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010424
WB  : PC = 0001041c | INSTR = 000a2503 | wbs = x10 | wbd = ffffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffff  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 985 -----
IF  : PC = 00010740 | INSTR = 00112e23
ID  : PC = 0001073c | INSTR = fe010113 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 4294967264 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 00010420 | INSTR = 31c000ef | wbs = x1 | wbd = 00010424 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010318   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm ffffffe0, pc 0001073c, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 986 -----
IF  : PC = 00010744 | INSTR = 00812c23
ID  : PC = 00010740 | INSTR = 00112e23 | rs1 = x2 = 0002faf0 | rs2 = x1 = 00010424 | wbs = x28 | imm = 28 | op_q = 8
EX  : PC = 0001073c | INSTR = fe010113 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 4294967264 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 00010424, imm 0000001c, pc 00010740, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00010424
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 987 -----
IF  : PC = 00010748 | INSTR = 00912a23
ID  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | op_q = 8
EX  : PC = 00010740 | INSTR = 00112e23 | rs1 = x2 = 0002faf0 | rs2 = x1 = 00010424 | wbs = x28 | imm = 28 | result = 0002faec | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001073c | INSTR = fe010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fad0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 988 -----
WRITE: addr=0002faec data=00010424 pc=00010740

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 988 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002faf0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 0002faec | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 0002faec | data = 00010424
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faec | tag=    381 | set_idx= 7 | block_off=12

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 989 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 990 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 991 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 992 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 993 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 994 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 995 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 996 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 997 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 998 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 999 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1000 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1001 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1002 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1003 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1004 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1005 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1006 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1007 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1008 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1009 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1010 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1011 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1012 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1013 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1014 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1015 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1016 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1017 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1018 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1019 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1020 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1021 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1022 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1023 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1024 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1025 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1026 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1027 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1028 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1029 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1030 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1031 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1032 -----
RESPONSE : addr=0002faec data=00010424 pc=00010740

forwA 0002fad0, forwB 0002fbbc, imm 00000018, pc 00010744, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00010424
----- Cycle 1032 -----
IF  : PC = 0001074c | INSTR = 01312623
ID  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | op_q = 8
EX  : PC = 00010744 | INSTR = 00812c23 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x24 | imm = 24 | result = 0002fae8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 0002faec
WB  : PC = 0001073c | INSTR = fe010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faec | data = 00010424
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faec | rsp_data=00010424

----- Cycle 1033 -----
WRITE: addr=0002fae8 data=0002fbbc pc=00010744

forwA 0002fad0, forwB 00020012, imm 00000014, pc 00010748, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00020012
ex_mem_rd1 0002fad0, ex_mem_rd2 0002fbbc
----- Cycle 1033 -----
IF  : PC = 00010750 | INSTR = 01412423
ID  : PC = 0001074c | INSTR = 01312623 | rs1 = x2 = 0002fad0 | rs2 = x19 = 00000025 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | result = 0002fae4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010744 | INSTR = 00812c23 | wbs = x24 | mem_addr = 0002fae8 | wbv = 00000000 | result 0002fae8
WB  : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | wbd = 0002faec | wbv = 00000000
MemReq : addr = 0002fae8 | data = 0002fbbc
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fae8 | tag=    381 | set_idx= 7 | block_off= 8

forwA 0002fad0, forwB 00020012, imm 00000014, pc 00010748, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00020012
ex_mem_rd1 0002fad0, ex_mem_rd2 0002fbbc
----- Cycle 1034 -----
IF  : PC = 00010750 | INSTR = 01412423
ID  : PC = 0001074c | INSTR = 01312623 | rs1 = x2 = 0002fad0 | rs2 = x19 = 00000025 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | result = 0002fae4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010744 | INSTR = 00812c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002fae8
WB  : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | wbd = 0002faec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1035 -----
RESPONSE : addr=0002fae8 data=0002fbbc pc=00010744

forwA 0002fad0, forwB 00020012, imm 00000014, pc 00010748, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00020012
ex_mem_rd1 0002fad0, ex_mem_rd2 0002fbbc
----- Cycle 1035 -----
IF  : PC = 00010750 | INSTR = 01412423
ID  : PC = 0001074c | INSTR = 01312623 | rs1 = x2 = 0002fad0 | rs2 = x19 = 00000025 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010748 | INSTR = 00912a23 | rs1 = x2 = 0002fad0 | rs2 = x9 = 00020012 | wbs = x20 | imm = 20 | result = 0002fae4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010744 | INSTR = 00812c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002fae8
WB  : PC = 00010740 | INSTR = 00112e23 | wbs = x28 | wbd = 0002faec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fae8 | data = 0002fbbc
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fae8 | rsp_data=0002fbbc

----- Cycle 1036 -----
WRITE: addr=0002fae4 data=00020012 pc=00010748

forwA 0002fad0, forwB 00000025, imm 0000000c, pc 0001074c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000025
ex_mem_rd1 0002fad0, ex_mem_rd2 00020012
----- Cycle 1036 -----
IF  : PC = 00010754 | INSTR = 00050413
ID  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | op_q = 8
EX  : PC = 0001074c | INSTR = 01312623 | rs1 = x2 = 0002fad0 | rs2 = x19 = 00000025 | wbs = x12 | imm = 12 | result = 0002fadc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | mem_addr = 0002fae4 | wbv = 00000000 | result 0002fae4
WB  : PC = 00010744 | INSTR = 00812c23 | wbs = x24 | wbd = 0002fae8 | wbv = 00000000
MemReq : addr = 0002fae4 | data = 00020012
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fae4 | tag=    381 | set_idx= 7 | block_off= 4

forwA 0002fad0, forwB 00000025, imm 0000000c, pc 0001074c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000025
ex_mem_rd1 0002fad0, ex_mem_rd2 00020012
----- Cycle 1037 -----
IF  : PC = 00010754 | INSTR = 00050413
ID  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | op_q = 8
EX  : PC = 0001074c | INSTR = 01312623 | rs1 = x2 = 0002fad0 | rs2 = x19 = 00000025 | wbs = x12 | imm = 12 | result = 0002fadc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0002fae4
WB  : PC = 00010744 | INSTR = 00812c23 | wbs = x24 | wbd = 0002fae8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1038 -----
RESPONSE : addr=0002fae4 data=00020012 pc=00010748

forwA 0002fad0, forwB 00000025, imm 0000000c, pc 0001074c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000025
ex_mem_rd1 0002fad0, ex_mem_rd2 00020012
----- Cycle 1038 -----
IF  : PC = 00010754 | INSTR = 00050413
ID  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | op_q = 8
EX  : PC = 0001074c | INSTR = 01312623 | rs1 = x2 = 0002fad0 | rs2 = x19 = 00000025 | wbs = x12 | imm = 12 | result = 0002fadc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0002fae4
WB  : PC = 00010744 | INSTR = 00812c23 | wbs = x24 | wbd = 0002fae8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fae4 | data = 00020012
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fae4 | rsp_data=00020012

----- Cycle 1039 -----
WRITE: addr=0002fadc data=00000025 pc=0001074c

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1039 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 0002fadc | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 0002fadc | data = 00000025
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fadc | tag=    381 | set_idx= 6 | block_off=28

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1040 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1041 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1042 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1043 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1044 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1045 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1046 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1047 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1048 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1049 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1050 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1051 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1052 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1053 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1054 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1055 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1056 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1057 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1058 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1059 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1060 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1061 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1062 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1063 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1064 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1065 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1066 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1067 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1068 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1069 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1070 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1071 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1072 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1073 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1074 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1075 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1076 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1077 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1078 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1079 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1080 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1081 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1082 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1083 -----
RESPONSE : addr=0002fadc data=00000025 pc=0001074c

forwA 0002fad0, forwB 0002ffc4, imm 00000008, pc 00010750, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002ffc4
ex_mem_rd1 0002fad0, ex_mem_rd2 00000025
----- Cycle 1083 -----
IF  : PC = 00010758 | INSTR = 00058993
ID  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010750 | INSTR = 01412423 | rs1 = x2 = 0002fad0 | rs2 = x20 = 0002ffc4 | wbs = x8 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001074c | INSTR = 01312623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fadc
WB  : PC = 00010748 | INSTR = 00912a23 | wbs = x20 | wbd = 0002fae4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fadc | data = 00000025
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fadc | rsp_data=00000025

----- Cycle 1084 -----
WRITE: addr=0002fad8 data=0002ffc4 pc=00010750

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010754, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0002ffc4
----- Cycle 1084 -----
IF  : PC = 0001075c | INSTR = 02054a63
ID  : PC = 00010758 | INSTR = 00058993 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x19 | imm = 0 | op_q = 4
EX  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010750 | INSTR = 01412423 | wbs = x8 | mem_addr = 0002fad8 | wbv = 00000000 | result 0002fad8
WB  : PC = 0001074c | INSTR = 01312623 | wbs = x12 | wbd = 0002fadc | wbv = 00000000
MemReq : addr = 0002fad8 | data = 0002ffc4
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fad8 | tag=    381 | set_idx= 6 | block_off=24

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010754, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0002ffc4
----- Cycle 1085 -----
IF  : PC = 0001075c | INSTR = 02054a63
ID  : PC = 00010758 | INSTR = 00058993 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x19 | imm = 0 | op_q = 4
EX  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010750 | INSTR = 01412423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002fad8
WB  : PC = 0001074c | INSTR = 01312623 | wbs = x12 | wbd = 0002fadc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1086 -----
RESPONSE : addr=0002fad8 data=0002ffc4 pc=00010750

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010754, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0002ffc4
----- Cycle 1086 -----
IF  : PC = 0001075c | INSTR = 02054a63
ID  : PC = 00010758 | INSTR = 00058993 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x19 | imm = 0 | op_q = 4
EX  : PC = 00010754 | INSTR = 00050413 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010750 | INSTR = 01412423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002fad8
WB  : PC = 0001074c | INSTR = 01312623 | wbs = x12 | wbd = 0002fadc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fad8 | data = 0002ffc4
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fad8 | rsp_data=0002ffc4

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010758, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 1087 -----
IF  : PC = 00010760 | INSTR = 08051a63
ID  : PC = 0001075c | INSTR = 02054a63 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x20 | imm = 52 | op_q = 24
EX  : PC = 00010758 | INSTR = 00058993 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x19 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010754 | INSTR = 00050413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result ffffffc9
WB  : PC = 00010750 | INSTR = 01412423 | wbs = x8 | wbd = 0002fad8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffc9, forwB 00000000, imm 00000034, pc 0001075c, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1088 -----
IF  : PC = 00010764 | INSTR = 03000793
ID  : PC = 00010760 | INSTR = 08051a63 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x20 | imm = 148 | op_q = 24
EX  : PC = 0001075c | INSTR = 02054a63 | rs1 = x10 = ffffffc9 | rs2 = x0 = 00000000 | wbs = x20 | imm = 52 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010758 | INSTR = 00058993 | wbs = x19 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010754 | INSTR = 00050413 | wbs = x8 | wbd = ffffffc9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 1089 -----
IF  : PC = 00010790 | INSTR = 01212823
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001075c | INSTR = 02054a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result ffffffc9
WB  : PC = 00010758 | INSTR = 00058993 | wbs = x19 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 1090 -----
IF  : PC = 00010794 | INSTR = 02d00793
ID  : PC = 00010790 | INSTR = 01212823 | rs1 = x2 = 0002fad0 | rs2 = x18 = 0000000c | wbs = x16 | imm = 16 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffc9
WB  : PC = 0001075c | INSTR = 02054a63 | wbs = x20 | wbd = ffffffc9 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0000000c, imm 00000010, pc 00010790, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0000000c
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1091 -----
IF  : PC = 00010798 | INSTR = 00f58023
ID  : PC = 00010794 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000002 | wbs = x15 | imm = 45 | op_q = 4
EX  : PC = 00010790 | INSTR = 01212823 | rs1 = x2 = 0002fad0 | rs2 = x18 = 0000000c | wbs = x16 | imm = 16 | result = 0002fae0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffc9 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1092 -----
WRITE: addr=0002fae0 data=0000000c pc=00010790

forwA 00000000, forwB 00000002, imm 0000002d, pc 00010794, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000002
ex_mem_rd1 0002fad0, ex_mem_rd2 0000000c
----- Cycle 1092 -----
IF  : PC = 0001079c | INSTR = 40a00433
ID  : PC = 00010798 | INSTR = 00f58023 | rs1 = x11 = 0002faf0 | rs2 = x15 = 0002ffc8 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010794 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000002 | wbs = x15 | imm = 45 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010790 | INSTR = 01212823 | wbs = x16 | mem_addr = 0002fae0 | wbv = 00000000 | result 0002fae0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fae0 | data = 0000000c
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fae0 | tag=    381 | set_idx= 7 | block_off= 0

forwA 00000000, forwB 00000002, imm 0000002d, pc 00010794, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000002
ex_mem_rd1 0002fad0, ex_mem_rd2 0000000c
----- Cycle 1093 -----
IF  : PC = 0001079c | INSTR = 40a00433
ID  : PC = 00010798 | INSTR = 00f58023 | rs1 = x11 = 0002faf0 | rs2 = x15 = 0002ffc8 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010794 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000002 | wbs = x15 | imm = 45 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010790 | INSTR = 01212823 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result 0002fae0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1094 -----
RESPONSE : addr=0002fae0 data=0000000c pc=00010790

forwA 00000000, forwB 00000002, imm 0000002d, pc 00010794, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000002
ex_mem_rd1 0002fad0, ex_mem_rd2 0000000c
----- Cycle 1094 -----
IF  : PC = 0001079c | INSTR = 40a00433
ID  : PC = 00010798 | INSTR = 00f58023 | rs1 = x11 = 0002faf0 | rs2 = x15 = 0002ffc8 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010794 | INSTR = 02d00793 | rs1 = x0 = 00000000 | rs2 = x13 = 00000002 | wbs = x15 | imm = 45 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010790 | INSTR = 01212823 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result 0002fae0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fae0 | data = 0000000c
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fae0 | rsp_data=0000000c

forwA 0002faf0, forwB 0000002d, imm 00000000, pc 00010798, op_q 8, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 0002faf0, id_ex_rd2 0002ffc8
ex_mem_rd1 00000000, ex_mem_rd2 00000002
----- Cycle 1095 -----
IF  : PC = 000107a0 | INSTR = 00158493
ID  : PC = 0001079c | INSTR = 40a00433 | rs1 = x0 = 00000000 | rs2 = x10 = ffffffc9 | wbs = x8 | imm = 0 | op_q = 12
EX  : PC = 00010798 | INSTR = 00f58023 | rs1 = x11 = 0002faf0 | rs2 = x15 = 0002ffc8 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010794 | INSTR = 02d00793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0000002d
WB  : PC = 00010790 | INSTR = 01212823 | wbs = x16 | wbd = 0002fae0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1096 -----
WRITE: addr=0002faf0 data=0000002d pc=00010798

forwA 00000000, forwB ffffffc9, imm 00000000, pc 0001079c, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 ffffffc9
ex_mem_rd1 0002faf0, ex_mem_rd2 0000002d
----- Cycle 1096 -----
IF  : PC = 000107a4 | INSTR = 00100793
ID  : PC = 000107a0 | INSTR = 00158493 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010424 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 0001079c | INSTR = 40a00433 | rs1 = x0 = 00000000 | rs2 = x10 = ffffffc9 | wbs = x8 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010798 | INSTR = 00f58023 | wbs = x0 | mem_addr = 0002faf0 | wbv = 00000000 | result 0002faf0
WB  : PC = 00010794 | INSTR = 02d00793 | wbs = x15 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 0002faf0 | data = 0000002d
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0002ffc8
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf0 | tag=    381 | set_idx= 7 | block_off=16

forwA 00000000, forwB ffffffc9, imm 00000000, pc 0001079c, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 ffffffc9
ex_mem_rd1 0002faf0, ex_mem_rd2 0000002d
----- Cycle 1097 -----
IF  : PC = 000107a4 | INSTR = 00100793
ID  : PC = 000107a0 | INSTR = 00158493 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010424 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 0001079c | INSTR = 40a00433 | rs1 = x0 = 00000000 | rs2 = x10 = ffffffc9 | wbs = x8 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010798 | INSTR = 00f58023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 00010794 | INSTR = 02d00793 | wbs = x15 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0000002d
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1098 -----
RESPONSE : addr=0002faf0 data=0000002d pc=00010798

forwA 00000000, forwB ffffffc9, imm 00000000, pc 0001079c, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 ffffffc9
ex_mem_rd1 0002faf0, ex_mem_rd2 0000002d
----- Cycle 1098 -----
IF  : PC = 000107a4 | INSTR = 00100793
ID  : PC = 000107a0 | INSTR = 00158493 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010424 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 0001079c | INSTR = 40a00433 | rs1 = x0 = 00000000 | rs2 = x10 = ffffffc9 | wbs = x8 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010798 | INSTR = 00f58023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 00010794 | INSTR = 02d00793 | wbs = x15 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf0 | data = 0000002d
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf0 | rsp_data=0000002d

forwA 0002faf0, forwB 00010424, imm 00000001, pc 000107a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00010424
ex_mem_rd1 00000000, ex_mem_rd2 ffffffc9
----- Cycle 1099 -----
IF  : PC = 000107a8 | INSTR = 00078a13
ID  : PC = 000107a4 | INSTR = 00100793 | rs1 = x0 = 00000000 | rs2 = x1 = 00010424 | wbs = x15 | imm = 1 | op_q = 4
EX  : PC = 000107a0 | INSTR = 00158493 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010424 | wbs = x9 | imm = 1 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001079c | INSTR = 40a00433 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 00010798 | INSTR = 00f58023 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010424, imm 00000001, pc 000107a4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010424
ex_mem_rd1 0002faf0, ex_mem_rd2 00010424
----- Cycle 1100 -----
IF  : PC = 000107ac | INSTR = 00a00913
ID  : PC = 000107a8 | INSTR = 00078a13 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | op_q = 4
EX  : PC = 000107a4 | INSTR = 00100793 | rs1 = x0 = 00000000 | rs2 = x1 = 00010424 | wbs = x15 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107a0 | INSTR = 00158493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 0001079c | INSTR = 40a00433 | wbs = x8 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: ffffffc9  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm 00000000, pc 000107a8, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00010424
----- Cycle 1101 -----
IF  : PC = 000107b0 | INSTR = 00090593
ID  : PC = 000107ac | INSTR = 00a00913 | rs1 = x0 = 00000000 | rs2 = x10 = ffffffc9 | wbs = x18 | imm = 10 | op_q = 4
EX  : PC = 000107a8 | INSTR = 00078a13 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000107a4 | INSTR = 00100793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 000107a0 | INSTR = 00158493 | wbs = x9 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB ffffffc9, imm 0000000a, pc 000107ac, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 ffffffc9
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 1102 -----
IF  : PC = 000107b4 | INSTR = 00040513
ID  : PC = 000107b0 | INSTR = 00090593 | rs1 = x18 = 0000000c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107ac | INSTR = 00a00913 | rs1 = x0 = 00000000 | rs2 = x10 = ffffffc9 | wbs = x18 | imm = 10 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107a8 | INSTR = 00078a13 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 000107a4 | INSTR = 00100793 | wbs = x15 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 000107b0, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0000000c, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 ffffffc9
----- Cycle 1103 -----
IF  : PC = 000107b8 | INSTR = 170000ef
ID  : PC = 000107b4 | INSTR = 00040513 | rs1 = x8 = 00000037 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000107b0 | INSTR = 00090593 | rs1 = x18 = 0000000c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 1 | fwd_b = 0
MEM : PC = 000107ac | INSTR = 00a00913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000107a8 | INSTR = 00078a13 | wbs = x20 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000c  s3: 0002faf0  s4: 0002ffc4  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000000, imm 00000000, pc 000107b4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1104 -----
IF  : PC = 000107bc | INSTR = 03050793
ID  : PC = 000107b8 | INSTR = 170000ef | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x1 | imm = 368 | op_q = 27
EX  : PC = 000107b4 | INSTR = 00040513 | rs1 = x8 = 00000037 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107b0 | INSTR = 00090593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000107ac | INSTR = 00a00913 | wbs = x18 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000170, pc 000107b8, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00000000
----- Cycle 1105 -----
IF  : PC = 000107c0 | INSTR = 00f48023
ID  : PC = 000107bc | INSTR = 03050793 | rs1 = x10 = ffffffc9 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | op_q = 4
EX  : PC = 000107b8 | INSTR = 170000ef | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x1 | imm = 368 | result = 000107bc | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107b4 | INSTR = 00040513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 000107b0 | INSTR = 00090593 | wbs = x11 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffc9  a1: 0002faf0  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA ffffffc9, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 ffffffc9, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1106 -----
IF  : PC = 00010928 | INSTR = 00008293
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = ffffffc9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107b8 | INSTR = 170000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000107bc
WB  : PC = 000107b4 | INSTR = 00040513 | wbs = x10 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffc9  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 ffffffc9, ex_mem_rd2 00000000
----- Cycle 1107 -----
IF  : PC = 0001092c | INSTR = 0005ca63
ID  : PC = 00010928 | INSTR = 00008293 | rs1 = x1 = 00010424 | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffc9
WB  : PC = 000107b8 | INSTR = 170000ef | wbs = x1 | wbd = 000107bc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107bc, forwB 00000000, imm 00000000, pc 00010928, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107bc, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1108 -----
IF  : PC = 00010930 | INSTR = 00054c63
ID  : PC = 0001092c | INSTR = 0005ca63 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 00010928 | INSTR = 00008293 | rs1 = x1 = 000107bc | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | result = 000107bc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = ffffffc9 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000014, pc 0001092c, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 000107bc, ex_mem_rd2 00000000
----- Cycle 1109 -----
IF  : PC = 00010934 | INSTR = f79ff0ef
ID  : PC = 00010930 | INSTR = 00054c63 | rs1 = x10 = 00000037 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | op_q = 24
EX  : PC = 0001092c | INSTR = 0005ca63 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x20 | imm = 20 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010928 | INSTR = 00008293 | wbs = x5 | mem_addr = 00000000 | wbv = 00000001 | result 000107bc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000000, imm 00000018, pc 00010930, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1110 -----
IF  : PC = 00010938 | INSTR = 00058513
ID  : PC = 00010934 | INSTR = f79ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294967160 | op_q = 27
EX  : PC = 00010930 | INSTR = 00054c63 | rs1 = x10 = 00000037 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001092c | INSTR = 0005ca63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010928 | INSTR = 00008293 | wbs = x5 | wbd = 000107bc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 00000000  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffff78, pc 00010934, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00000000
----- Cycle 1111 -----
IF  : PC = 0001093c | INSTR = 00028067
ID  : PC = 00010938 | INSTR = 00058513 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010934 | INSTR = f79ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294967160 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010930 | INSTR = 00054c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 00000037
WB  : PC = 0001092c | INSTR = 0005ca63 | wbs = x20 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1112 -----
IF  : PC = 000108ac | INSTR = 00058613
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010934 | INSTR = f79ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010938
WB  : PC = 00010930 | INSTR = 00054c63 | wbs = x24 | wbd = 00000037 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1113 -----
IF  : PC = 000108b0 | INSTR = 00050593
ID  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010934 | INSTR = f79ff0ef | wbs = x1 | wbd = 00010938 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 000108ac, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1114 -----
IF  : PC = 000108b4 | INSTR = fff00513
ID  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000037 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000000, imm 00000000, pc 000108b0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1115 -----
IF  : PC = 000108b8 | INSTR = 02060c63
ID  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 4
EX  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000037 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ac | INSTR = 00058613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000108b4, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00000000
----- Cycle 1116 -----
IF  : PC = 000108bc | INSTR = 00100693
ID  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 0002ffc4 | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | op_q = 24
EX  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000037
WB  : PC = 000108ac | INSTR = 00058613 | wbs = x12 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0002ffc4  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000038, pc 000108b8, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1117 -----
IF  : PC = 000108c0 | INSTR = 00b67a63
ID  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 0000000a | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | wbd = 00000037 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 0000000a  a2: 0000000a  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010938, imm 00000001, pc 000108bc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010938
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1118 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000037 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000037  a1: 00000037  a2: 0000000a  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000037, imm 00000014, pc 000108c0, op_q 24, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000037
ex_mem_rd1 00000000, ex_mem_rd2 00010938
----- Cycle 1119 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 0000000a | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000037 | wbs = x20 | imm = 20 | result = ffffffd3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108bc | INSTR = 00100693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 0000000a  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0000000a, imm 00000010, pc 000108c4, op_q 24, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0000000a
ex_mem_rd1 0000000a, ex_mem_rd2 00000037
----- Cycle 1120 -----
IF  : PC = 000108cc | INSTR = 00169693
ID  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 0000000a | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 0000000a | wbs = x16 | imm = 16 | result = fffffff6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result ffffffd3
WB  : PC = 000108bc | INSTR = 00100693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 0000000a  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00010938, imm 00000001, pc 000108c8, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 0000000a
----- Cycle 1121 -----
IF  : PC = 000108d0 | INSTR = feb66ae3
ID  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000001 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 0000000a | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000014 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result fffffff6
WB  : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | wbd = ffffffd3 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010938, imm 00000001, pc 000108cc, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010938
ex_mem_rd1 0000000a, ex_mem_rd2 00010938
----- Cycle 1122 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 0000000a | rs2 = x11 = 00000037 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000001 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000014
WB  : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | wbd = fffffff6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 00000037, imm fffffff4, pc 000108d0, op_q 24, f3 6, f7 0
forwA 1, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000037
ex_mem_rd1 00000001, ex_mem_rd2 00010938
----- Cycle 1123 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 0000000a | rs2 = x11 = 00000037 | wbs = x21 | imm = 4294967284 | result = ffffffdd | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108cc | INSTR = 00169693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | wbd = 00000014 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000014, ex_mem_rd2 00000037
----- Cycle 1124 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result ffffffdd
WB  : PC = 000108cc | INSTR = 00169693 | wbs = x13 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000014  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1125 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000014 | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | wbd = ffffffdd | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000014, imm 00000010, pc 000108c4, op_q 24, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000014
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1126 -----
IF  : PC = 000108cc | INSTR = 00169693
ID  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000014 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000014 | wbs = x16 | imm = 16 | result = ffffffec | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 00010938, imm 00000001, pc 000108c8, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000014, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 00000014
----- Cycle 1127 -----
IF  : PC = 000108d0 | INSTR = feb66ae3
ID  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000002 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000014 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000028 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result ffffffec
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00010938, imm 00000001, pc 000108cc, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 00010938
ex_mem_rd1 00000014, ex_mem_rd2 00010938
----- Cycle 1128 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000014 | rs2 = x11 = 00000037 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000002 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000028
WB  : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | wbd = ffffffec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000028, forwB 00000037, imm fffffff4, pc 000108d0, op_q 24, f3 6, f7 0
forwA 1, forwB 0
id_ex_rd1 00000014, id_ex_rd2 00000037
ex_mem_rd1 00000002, ex_mem_rd2 00010938
----- Cycle 1129 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000014 | rs2 = x11 = 00000037 | wbs = x21 | imm = 4294967284 | result = fffffff1 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108cc | INSTR = 00169693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | wbd = 00000028 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000028, ex_mem_rd2 00000037
----- Cycle 1130 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result fffffff1
WB  : PC = 000108cc | INSTR = 00169693 | wbs = x13 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000028  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1131 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000028 | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | wbd = fffffff1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000028, imm 00000010, pc 000108c4, op_q 24, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000028
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1132 -----
IF  : PC = 000108cc | INSTR = 00169693
ID  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000028 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000028 | wbs = x16 | imm = 16 | result = ffffffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000028, forwB 00010938, imm 00000001, pc 000108c8, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000028, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 00000028
----- Cycle 1133 -----
IF  : PC = 000108d0 | INSTR = feb66ae3
ID  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000004 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000028 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000050 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result ffffffd8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00010938, imm 00000001, pc 000108cc, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00010938
ex_mem_rd1 00000028, ex_mem_rd2 00010938
----- Cycle 1134 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000028 | rs2 = x11 = 00000037 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000004 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000050
WB  : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | wbd = ffffffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000050, forwB 00000037, imm fffffff4, pc 000108d0, op_q 24, f3 6, f7 0
forwA 1, forwB 0
id_ex_rd1 00000028, id_ex_rd2 00000037
ex_mem_rd1 00000004, ex_mem_rd2 00010938
----- Cycle 1135 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000028 | rs2 = x11 = 00000037 | wbs = x21 | imm = 4294967284 | result = 00000019 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108cc | INSTR = 00169693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000008
WB  : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | wbd = 00000050 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000108d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000050, ex_mem_rd2 00000037
----- Cycle 1136 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000037 | rs2 = x12 = 00000050 | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000019
WB  : PC = 000108cc | INSTR = 00169693 | wbs = x13 | wbd = 00000008 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000050  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000050, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000050
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1137 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000037 | rs2 = x12 = 00000050 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000037 | rs2 = x12 = 00000050 | wbs = x12 | imm = 12 | result = ffffffe7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | wbd = 00000019 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000050, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000050
ex_mem_rd1 00000037, ex_mem_rd2 00000050
----- Cycle 1138 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000037 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result ffffffe7
WB  : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000037  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000037, ex_mem_rd2 00000050
----- Cycle 1139 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000008 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000037
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = ffffffe7 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000008, forwB 00010938, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1140 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000050 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000008 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000037 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000050, forwB 00010938, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000050, id_ex_rd2 00010938
ex_mem_rd1 00000008, ex_mem_rd2 00010938
----- Cycle 1141 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000008 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000050 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000028 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00000000
ex_mem_rd1 00000050, ex_mem_rd2 00010938
----- Cycle 1142 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000008 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000004 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000028
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00000004, ex_mem_rd2 00000000
----- Cycle 1143 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000004
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000028 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000050  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1144 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000037 | rs2 = x12 = 00000028 | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010938
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000004 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000028, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000028
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1145 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000037 | rs2 = x12 = 00000028 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000037 | rs2 = x12 = 00000028 | wbs = x12 | imm = 12 | result = 0000000f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010938 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000028, imm 00000000, pc 000108dc, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000028
ex_mem_rd1 00000037, ex_mem_rd2 00000028
----- Cycle 1146 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000000 | rs2 = x13 = 00000004 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000037 | rs2 = x12 = 00000028 | wbs = x11 | imm = 0 | result = 0000000f | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0000000f
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000004, imm 00000000, pc 000108e0, op_q 12, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000004
ex_mem_rd1 00000037, ex_mem_rd2 00000028
----- Cycle 1147 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000004 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000000 | rs2 = x13 = 00000004 | wbs = x10 | imm = 0 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000f
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = 0000000f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00010938, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 00000004
----- Cycle 1148 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000028 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000004 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | wbd = 0000000f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000037  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000028, forwB 00010938, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000028, id_ex_rd2 00010938
ex_mem_rd1 00000004, ex_mem_rd2 00010938
----- Cycle 1149 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000004 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000028 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000014 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000f  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00000000
ex_mem_rd1 00000028, ex_mem_rd2 00010938
----- Cycle 1150 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000004 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000002 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000014
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00000002, ex_mem_rd2 00000000
----- Cycle 1151 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000002
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000014 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000028  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1152 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000f | rs2 = x12 = 00000014 | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010938
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000002 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 00000014, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 00000014
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1153 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 0000000f | rs2 = x12 = 00000014 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000f | rs2 = x12 = 00000014 | wbs = x12 | imm = 12 | result = fffffffb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010938 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 00000014, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 00000014
ex_mem_rd1 0000000f, ex_mem_rd2 00000014
----- Cycle 1154 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000f | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result fffffffb
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000000f, ex_mem_rd2 00000014
----- Cycle 1155 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000002 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000000f
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00010938, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1156 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000014 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000002 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000000f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 00010938, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000014, id_ex_rd2 00010938
ex_mem_rd1 00000002, ex_mem_rd2 00010938
----- Cycle 1157 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000002 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000014 | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000002, id_ex_rd2 00000000
ex_mem_rd1 00000014, ex_mem_rd2 00010938
----- Cycle 1158 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000002 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 1159 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 00000014  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1160 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000f | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010938
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 0000000a, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1161 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 0000000f | rs2 = x12 = 0000000a | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000f | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010938 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000f, forwB 0000000a, imm 00000000, pc 000108dc, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 0000000f, id_ex_rd2 0000000a
ex_mem_rd1 0000000f, ex_mem_rd2 0000000a
----- Cycle 1162 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000004 | rs2 = x13 = 00000001 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 0000000f | rs2 = x12 = 0000000a | wbs = x11 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00000001, imm 00000000, pc 000108e0, op_q 12, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00000001
ex_mem_rd1 0000000f, ex_mem_rd2 0000000a
----- Cycle 1163 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000004 | rs2 = x13 = 00000001 | wbs = x10 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010938, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010938
ex_mem_rd1 00000004, ex_mem_rd2 00000001
----- Cycle 1164 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000f  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00010938, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00010938
ex_mem_rd1 00000001, ex_mem_rd2 00010938
----- Cycle 1165 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00010938
----- Cycle 1166 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 000108f0, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1167 -----
IF  : PC = 000108f8 | INSTR = fb5ff0ef
ID  : PC = 000108f4 | INSTR = 00008293 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | op_q = 4
EX  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000108f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1168 -----
IF  : PC = 00010938 | INSTR = 00058513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000108f4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1169 -----
IF  : PC = 0001093c | INSTR = 00028067
ID  : PC = 00010938 | INSTR = 00058513 | rs1 = x11 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010938
WB  : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | wbd = 000108f4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010938, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1170 -----
IF  : PC = 00010940 | INSTR = 40b005b3
ID  : PC = 0001093c | INSTR = 00028067 | rs1 = x5 = 000107bc | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010938 | INSTR = 00058513 | rs1 = x11 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010938 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107bc, forwB 00000000, imm 00000000, pc 0001093c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107bc, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1171 -----
IF  : PC = 00010944 | INSTR = fe0558e3
ID  : PC = 00010940 | INSTR = 40b005b3 | rs1 = x0 = 00000000 | rs2 = x11 = 00000005 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 0001093c | INSTR = 00028067 | rs1 = x5 = 000107bc | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010940 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010938 | INSTR = 00058513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000005, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000005
ex_mem_rd1 000107bc, ex_mem_rd2 00000000
----- Cycle 1172 -----
IF  : PC = 000107bc | INSTR = 03050793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001093c | INSTR = 00028067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010940
WB  : PC = 00010938 | INSTR = 00058513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000005
----- Cycle 1173 -----
IF  : PC = 000107c0 | INSTR = 00f48023
ID  : PC = 000107bc | INSTR = 03050793 | rs1 = x10 = 00000005 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 0001093c | INSTR = 00028067 | wbs = x0 | wbd = 00010940 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000030, pc 000107bc, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1174 -----
IF  : PC = 000107c4 | INSTR = 00148493
ID  : PC = 000107c0 | INSTR = 00f48023 | rs1 = x9 = 0002faf1 | rs2 = x15 = 00000001 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000107bc | INSTR = 03050793 | rs1 = x10 = 00000005 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000035, imm 00000000, pc 000107c0, op_q 8, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 0002faf1, id_ex_rd2 00000001
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1175 -----
IF  : PC = 000107c8 | INSTR = 00090593
ID  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf1 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000107c0 | INSTR = 00f48023 | rs1 = x9 = 0002faf1 | rs2 = x15 = 00000001 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 1
MEM : PC = 000107bc | INSTR = 03050793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1176 -----
WRITE: addr=0002faf1 data=00000035 pc=000107c0

forwA 0002faf1, forwB 00010938, imm 00000001, pc 000107c4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010938
ex_mem_rd1 0002faf1, ex_mem_rd2 00000035
----- Cycle 1176 -----
IF  : PC = 000107cc | INSTR = 40a40533
ID  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf1 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | mem_addr = 0002faf1 | wbv = 00000000 | result 0002faf1
WB  : PC = 000107bc | INSTR = 03050793 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 0002faf1 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000001
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf1 | tag=    381 | set_idx= 7 | block_off=17

forwA 0002faf1, forwB 00010938, imm 00000001, pc 000107c4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010938
ex_mem_rd1 0002faf1, ex_mem_rd2 00000035
----- Cycle 1177 -----
IF  : PC = 000107cc | INSTR = 40a40533
ID  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf1 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 000107bc | INSTR = 03050793 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1178 -----
RESPONSE : addr=0002faf1 data=00000035 pc=000107c0

forwA 0002faf1, forwB 00010938, imm 00000001, pc 000107c4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010938
ex_mem_rd1 0002faf1, ex_mem_rd2 00000035
----- Cycle 1178 -----
IF  : PC = 000107cc | INSTR = 40a40533
ID  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf1 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 000107bc | INSTR = 03050793 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf1 | data = 00000035
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf1 | rsp_data=00000035

forwA 0000000a, forwB 00000000, imm 00000000, pc 000107c8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00010938
----- Cycle 1179 -----
IF  : PC = 000107d0 | INSTR = 0d4000ef
ID  : PC = 000107cc | INSTR = 40a40533 | rs1 = x8 = 00000037 | rs2 = x10 = 00000005 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c4 | INSTR = 00148493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000037, forwB 00000005, imm 00000000, pc 000107cc, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000037, id_ex_rd2 00000005
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1180 -----
IF  : PC = 000107d4 | INSTR = 00050413
ID  : PC = 000107d0 | INSTR = 0d4000ef | rs1 = x0 = 00000000 | rs2 = x20 = 00000001 | wbs = x1 | imm = 212 | op_q = 27
EX  : PC = 000107cc | INSTR = 40a40533 | rs1 = x8 = 00000037 | rs2 = x10 = 00000005 | wbs = x10 | imm = 0 | result = 00000032 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c8 | INSTR = 00090593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000107c4 | INSTR = 00148493 | wbs = x9 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf1  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000001, imm 000000d4, pc 000107d0, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000001
ex_mem_rd1 00000037, ex_mem_rd2 00000005
----- Cycle 1181 -----
IF  : PC = 000107d8 | INSTR = fc051ce3
ID  : PC = 000107d4 | INSTR = 00050413 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 000107d0 | INSTR = 0d4000ef | rs1 = x0 = 00000000 | rs2 = x20 = 00000001 | wbs = x1 | imm = 212 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107cc | INSTR = 40a40533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000032
WB  : PC = 000107c8 | INSTR = 00090593 | wbs = x11 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000001
----- Cycle 1182 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107d0 | INSTR = 0d4000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000107d4
WB  : PC = 000107cc | INSTR = 40a40533 | wbs = x10 | wbd = 00000032 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1183 -----
IF  : PC = 000108a8 | INSTR = 0605c663
ID  : PC = 000108a4 | INSTR = 06054063 | rs1 = x10 = 00000032 | rs2 = x0 = 00000000 | wbs = x0 | imm = 96 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000107d0 | INSTR = 0d4000ef | wbs = x1 | wbd = 000107d4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000032, forwB 00000000, imm 00000060, pc 000108a4, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1184 -----
IF  : PC = 000108ac | INSTR = 00058613
ID  : PC = 000108a8 | INSTR = 0605c663 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 108 | op_q = 24
EX  : PC = 000108a4 | INSTR = 06054063 | rs1 = x10 = 00000032 | rs2 = x0 = 00000000 | wbs = x0 | imm = 96 | result = 00000032 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 0000006c, pc 000108a8, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000032, ex_mem_rd2 00000000
----- Cycle 1185 -----
IF  : PC = 000108b0 | INSTR = 00050593
ID  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 4
EX  : PC = 000108a8 | INSTR = 0605c663 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 108 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108a4 | INSTR = 06054063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000032
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 000108ac, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1186 -----
IF  : PC = 000108b4 | INSTR = fff00513
ID  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000032 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108a8 | INSTR = 0605c663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108a4 | INSTR = 06054063 | wbs = x0 | wbd = 00000032 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000032, forwB 00000000, imm 00000000, pc 000108b0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1187 -----
IF  : PC = 000108b8 | INSTR = 02060c63
ID  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 4
EX  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000032 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000032 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ac | INSTR = 00058613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000108a8 | INSTR = 0605c663 | wbs = x12 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000108b4, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000032, ex_mem_rd2 00000000
----- Cycle 1188 -----
IF  : PC = 000108bc | INSTR = 00100693
ID  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 00000005 | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | op_q = 24
EX  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000032
WB  : PC = 000108ac | INSTR = 00058613 | wbs = x12 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000038, pc 000108b8, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1189 -----
IF  : PC = 000108c0 | INSTR = 00b67a63
ID  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 0000000a | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | wbd = 00000032 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 0000000a  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 000107d4, imm 00000001, pc 000108bc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107d4
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1190 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000032 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000032  a1: 00000032  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000032, imm 00000014, pc 000108c0, op_q 24, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000032
ex_mem_rd1 00000000, ex_mem_rd2 000107d4
----- Cycle 1191 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 0000000a | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000032 | wbs = x20 | imm = 20 | result = ffffffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108bc | INSTR = 00100693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0000000a, imm 00000010, pc 000108c4, op_q 24, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0000000a
ex_mem_rd1 0000000a, ex_mem_rd2 00000032
----- Cycle 1192 -----
IF  : PC = 000108cc | INSTR = 00169693
ID  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 0000000a | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 0000000a | wbs = x16 | imm = 16 | result = fffffff6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result ffffffd8
WB  : PC = 000108bc | INSTR = 00100693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 000107d4, imm 00000001, pc 000108c8, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 0000000a
----- Cycle 1193 -----
IF  : PC = 000108d0 | INSTR = feb66ae3
ID  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000001 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 0000000a | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000014 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result fffffff6
WB  : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | wbd = ffffffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 000107d4, imm 00000001, pc 000108cc, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 000107d4
ex_mem_rd1 0000000a, ex_mem_rd2 000107d4
----- Cycle 1194 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 0000000a | rs2 = x11 = 00000032 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000001 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000014
WB  : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | wbd = fffffff6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 00000032, imm fffffff4, pc 000108d0, op_q 24, f3 6, f7 0
forwA 1, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000032
ex_mem_rd1 00000001, ex_mem_rd2 000107d4
----- Cycle 1195 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 0000000a | rs2 = x11 = 00000032 | wbs = x21 | imm = 4294967284 | result = ffffffe2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108cc | INSTR = 00169693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | wbd = 00000014 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000014, ex_mem_rd2 00000032
----- Cycle 1196 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result ffffffe2
WB  : PC = 000108cc | INSTR = 00169693 | wbs = x13 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000014  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1197 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000014 | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | wbd = ffffffe2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000014, imm 00000010, pc 000108c4, op_q 24, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000014
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1198 -----
IF  : PC = 000108cc | INSTR = 00169693
ID  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000014 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000014 | wbs = x16 | imm = 16 | result = ffffffec | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 000107d4, imm 00000001, pc 000108c8, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000014, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 00000014
----- Cycle 1199 -----
IF  : PC = 000108d0 | INSTR = feb66ae3
ID  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000002 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000014 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000028 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result ffffffec
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 000107d4, imm 00000001, pc 000108cc, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 000107d4
ex_mem_rd1 00000014, ex_mem_rd2 000107d4
----- Cycle 1200 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000014 | rs2 = x11 = 00000032 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000002 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000028
WB  : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | wbd = ffffffec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000028, forwB 00000032, imm fffffff4, pc 000108d0, op_q 24, f3 6, f7 0
forwA 1, forwB 0
id_ex_rd1 00000014, id_ex_rd2 00000032
ex_mem_rd1 00000002, ex_mem_rd2 000107d4
----- Cycle 1201 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000014 | rs2 = x11 = 00000032 | wbs = x21 | imm = 4294967284 | result = fffffff6 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108cc | INSTR = 00169693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | wbd = 00000028 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000028, ex_mem_rd2 00000032
----- Cycle 1202 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result fffffff6
WB  : PC = 000108cc | INSTR = 00169693 | wbs = x13 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000028  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1203 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000028 | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | wbd = fffffff6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000028, imm 00000010, pc 000108c4, op_q 24, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000028
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1204 -----
IF  : PC = 000108cc | INSTR = 00169693
ID  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000028 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 00000028 | wbs = x16 | imm = 16 | result = ffffffd8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000028, forwB 000107d4, imm 00000001, pc 000108c8, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000028, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 00000028
----- Cycle 1205 -----
IF  : PC = 000108d0 | INSTR = feb66ae3
ID  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000004 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108c8 | INSTR = 00161613 | rs1 = x12 = 00000028 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000050 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | mem_addr = 00000000 | wbv = 00000000 | result ffffffd8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 000107d4, imm 00000001, pc 000108cc, op_q 4, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 000107d4
ex_mem_rd1 00000028, ex_mem_rd2 000107d4
----- Cycle 1206 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000028 | rs2 = x11 = 00000032 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000108cc | INSTR = 00169693 | rs1 = x13 = 00000004 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000008 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000050
WB  : PC = 000108c4 | INSTR = 00c05863 | wbs = x16 | wbd = ffffffd8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000050, forwB 00000032, imm fffffff4, pc 000108d0, op_q 24, f3 6, f7 0
forwA 1, forwB 0
id_ex_rd1 00000028, id_ex_rd2 00000032
ex_mem_rd1 00000004, ex_mem_rd2 000107d4
----- Cycle 1207 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000108d0 | INSTR = feb66ae3 | rs1 = x12 = 00000028 | rs2 = x11 = 00000032 | wbs = x21 | imm = 4294967284 | result = 0000001e | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108cc | INSTR = 00169693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000008
WB  : PC = 000108c8 | INSTR = 00161613 | wbs = x12 | wbd = 00000050 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000108d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000050, ex_mem_rd2 00000032
----- Cycle 1208 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000032 | rs2 = x12 = 00000050 | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 0000001e
WB  : PC = 000108cc | INSTR = 00169693 | wbs = x13 | wbd = 00000008 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000050  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000032, forwB 00000050, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000050
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1209 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000032 | rs2 = x12 = 00000050 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000032 | rs2 = x12 = 00000050 | wbs = x12 | imm = 12 | result = ffffffe2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000108d0 | INSTR = feb66ae3 | wbs = x21 | wbd = 0000001e | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000032, forwB 00000050, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000050
ex_mem_rd1 00000032, ex_mem_rd2 00000050
----- Cycle 1210 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000032 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result ffffffe2
WB  : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000032  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000032, ex_mem_rd2 00000050
----- Cycle 1211 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000008 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000032
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = ffffffe2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000008, forwB 000107d4, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000008, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1212 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000050 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000008 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000032 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000050, forwB 000107d4, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000050, id_ex_rd2 000107d4
ex_mem_rd1 00000008, ex_mem_rd2 000107d4
----- Cycle 1213 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000008 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000050 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000028 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000008, id_ex_rd2 00000000
ex_mem_rd1 00000050, ex_mem_rd2 000107d4
----- Cycle 1214 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000008 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000004 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000028
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000050  a3: 00000008  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 00000004, ex_mem_rd2 00000000
----- Cycle 1215 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000004
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000028 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000050  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1216 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000032 | rs2 = x12 = 00000028 | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 000107d4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000004 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000032, forwB 00000028, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000028
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1217 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000032 | rs2 = x12 = 00000028 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000032 | rs2 = x12 = 00000028 | wbs = x12 | imm = 12 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 000107d4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000032, forwB 00000028, imm 00000000, pc 000108dc, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000032, id_ex_rd2 00000028
ex_mem_rd1 00000032, ex_mem_rd2 00000028
----- Cycle 1218 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000000 | rs2 = x13 = 00000004 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000032 | rs2 = x12 = 00000028 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000004, imm 00000000, pc 000108e0, op_q 12, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000004
ex_mem_rd1 00000032, ex_mem_rd2 00000028
----- Cycle 1219 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000004 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000000 | rs2 = x13 = 00000004 | wbs = x10 | imm = 0 | result = 00000004 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 000107d4, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 00000004
----- Cycle 1220 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000028 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000004 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000004
WB  : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000032  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000028, forwB 000107d4, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000028, id_ex_rd2 000107d4
ex_mem_rd1 00000004, ex_mem_rd2 000107d4
----- Cycle 1221 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000004 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000028 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000014 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | wbd = 00000004 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00000000
ex_mem_rd1 00000028, ex_mem_rd2 000107d4
----- Cycle 1222 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000004 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000002 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000014
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000028  a3: 00000004  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 00000002, ex_mem_rd2 00000000
----- Cycle 1223 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000002
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000014 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000028  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1224 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000a | rs2 = x12 = 00000014 | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 000107d4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000002 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000014, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000014
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1225 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 0000000a | rs2 = x12 = 00000014 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000a | rs2 = x12 = 00000014 | wbs = x12 | imm = 12 | result = fffffff6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 000107d4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000014, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000014
ex_mem_rd1 0000000a, ex_mem_rd2 00000014
----- Cycle 1226 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result fffffff6
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000014
----- Cycle 1227 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000002 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = fffffff6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 000107d4, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1228 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000014 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000002 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000014, forwB 000107d4, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000014, id_ex_rd2 000107d4
ex_mem_rd1 00000002, ex_mem_rd2 000107d4
----- Cycle 1229 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000002 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 00000014 | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000002, id_ex_rd2 00000000
ex_mem_rd1 00000014, ex_mem_rd2 000107d4
----- Cycle 1230 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000002 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000002  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 1231 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 00000014  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1232 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000a | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 000107d4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 0000000a, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1233 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 0000000a | rs2 = x12 = 0000000a | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 0000000a | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 000107d4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 0000000a, imm 00000000, pc 000108dc, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 0000000a
ex_mem_rd1 0000000a, ex_mem_rd2 0000000a
----- Cycle 1234 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000004 | rs2 = x13 = 00000001 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 0000000a | rs2 = x12 = 0000000a | wbs = x11 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000004, forwB 00000001, imm 00000000, pc 000108e0, op_q 12, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000004, id_ex_rd2 00000001
ex_mem_rd1 0000000a, ex_mem_rd2 0000000a
----- Cycle 1235 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108e0 | INSTR = 00d56533 | rs1 = x10 = 00000004 | rs2 = x13 = 00000001 | wbs = x10 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 000107d4, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 000107d4
ex_mem_rd1 00000004, ex_mem_rd2 00000001
----- Cycle 1236 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108dc | INSTR = 40c585b3 | wbs = x11 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 0000000a  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 000107d4, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 000107d4
ex_mem_rd1 00000001, ex_mem_rd2 000107d4
----- Cycle 1237 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000108e0 | INSTR = 00d56533 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000004  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 000107d4
----- Cycle 1238 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 000108f0, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1239 -----
IF  : PC = 000108f8 | INSTR = fb5ff0ef
ID  : PC = 000108f4 | INSTR = 00008293 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | op_q = 4
EX  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000108f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1240 -----
IF  : PC = 000107d4 | INSTR = 00050413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000108f4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1241 -----
IF  : PC = 000107d8 | INSTR = fc051ce3
ID  : PC = 000107d4 | INSTR = 00050413 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 000107d4
WB  : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | wbd = 000108f4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 000107d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1242 -----
IF  : PC = 000107dc | INSTR = 00048023
ID  : PC = 000107d8 | INSTR = fc051ce3 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x25 | imm = 4294967256 | op_q = 24
EX  : PC = 000107d4 | INSTR = 00050413 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 000107d4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm ffffffd8, pc 000107d8, op_q 24, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1243 -----
IF  : PC = 000107e0 | INSTR = 020a0263
ID  : PC = 000107dc | INSTR = 00048023 | rs1 = x9 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000107d8 | INSTR = fc051ce3 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x25 | imm = 4294967256 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107d4 | INSTR = 00050413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf2, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1244 -----
IF  : PC = 000107b0 | INSTR = 00090593
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107d8 | INSTR = fc051ce3 | wbs = x25 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000107d4 | INSTR = 00050413 | wbs = x8 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000037  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1245 -----
IF  : PC = 000107b4 | INSTR = 00040513
ID  : PC = 000107b0 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf2
WB  : PC = 000107d8 | INSTR = fc051ce3 | wbs = x25 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 000107b0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1246 -----
IF  : PC = 000107b8 | INSTR = 170000ef
ID  : PC = 000107b4 | INSTR = 00040513 | rs1 = x8 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000107b0 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 000107b4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1247 -----
IF  : PC = 000107bc | INSTR = 03050793
ID  : PC = 000107b8 | INSTR = 170000ef | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x1 | imm = 368 | op_q = 27
EX  : PC = 000107b4 | INSTR = 00040513 | rs1 = x8 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107b0 | INSTR = 00090593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000170, pc 000107b8, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1248 -----
IF  : PC = 000107c0 | INSTR = 00f48023
ID  : PC = 000107bc | INSTR = 03050793 | rs1 = x10 = 00000005 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | op_q = 4
EX  : PC = 000107b8 | INSTR = 170000ef | rs1 = x0 = 00000000 | rs2 = x16 = 00000000 | wbs = x1 | imm = 368 | result = 000107bc | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107b4 | INSTR = 00040513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000107b0 | INSTR = 00090593 | wbs = x11 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1249 -----
IF  : PC = 00010928 | INSTR = 00008293
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107b8 | INSTR = 170000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000107bc
WB  : PC = 000107b4 | INSTR = 00040513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1250 -----
IF  : PC = 0001092c | INSTR = 0005ca63
ID  : PC = 00010928 | INSTR = 00008293 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000107b8 | INSTR = 170000ef | wbs = x1 | wbd = 000107bc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107bc, forwB 00000000, imm 00000000, pc 00010928, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107bc, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1251 -----
IF  : PC = 00010930 | INSTR = 00054c63
ID  : PC = 0001092c | INSTR = 0005ca63 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 00010928 | INSTR = 00008293 | rs1 = x1 = 000107bc | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | result = 000107bc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000014, pc 0001092c, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 000107bc, ex_mem_rd2 00000000
----- Cycle 1252 -----
IF  : PC = 00010934 | INSTR = f79ff0ef
ID  : PC = 00010930 | INSTR = 00054c63 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | op_q = 24
EX  : PC = 0001092c | INSTR = 0005ca63 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x20 | imm = 20 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010928 | INSTR = 00008293 | wbs = x5 | mem_addr = 00000000 | wbv = 00000001 | result 000107bc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000018, pc 00010930, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1253 -----
IF  : PC = 00010938 | INSTR = 00058513
ID  : PC = 00010934 | INSTR = f79ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294967160 | op_q = 27
EX  : PC = 00010930 | INSTR = 00054c63 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001092c | INSTR = 0005ca63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010928 | INSTR = 00008293 | wbs = x5 | wbd = 000107bc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffff78, pc 00010934, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1254 -----
IF  : PC = 0001093c | INSTR = 00028067
ID  : PC = 00010938 | INSTR = 00058513 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010934 | INSTR = f79ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294967160 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010930 | INSTR = 00054c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 0001092c | INSTR = 0005ca63 | wbs = x20 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1255 -----
IF  : PC = 000108ac | INSTR = 00058613
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010934 | INSTR = f79ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010938
WB  : PC = 00010930 | INSTR = 00054c63 | wbs = x24 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1256 -----
IF  : PC = 000108b0 | INSTR = 00050593
ID  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010934 | INSTR = f79ff0ef | wbs = x1 | wbd = 00010938 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107bc   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 000108ac, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1257 -----
IF  : PC = 000108b4 | INSTR = fff00513
ID  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 000108b0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1258 -----
IF  : PC = 000108b8 | INSTR = 02060c63
ID  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 4
EX  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ac | INSTR = 00058613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000108b4, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1259 -----
IF  : PC = 000108bc | INSTR = 00100693
ID  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 00000005 | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | op_q = 24
EX  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108ac | INSTR = 00058613 | wbs = x12 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000038, pc 000108b8, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1260 -----
IF  : PC = 000108c0 | INSTR = 00b67a63
ID  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 0000000a | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010938, imm 00000001, pc 000108bc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010938
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1261 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000005 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000005, imm 00000014, pc 000108c0, op_q 24, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000005
ex_mem_rd1 00000000, ex_mem_rd2 00010938
----- Cycle 1262 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 0000000a | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000005 | wbs = x20 | imm = 20 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108bc | INSTR = 00100693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000005  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0000000a, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0000000a
ex_mem_rd1 0000000a, ex_mem_rd2 00000005
----- Cycle 1263 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000108bc | INSTR = 00100693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000005  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 0000000a
----- Cycle 1264 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000108d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1265 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000005 | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 0000000a, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1266 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000005 | rs2 = x12 = 0000000a | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000005 | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | result = fffffffb | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 0000000a, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 0000000a
ex_mem_rd1 00000005, ex_mem_rd2 0000000a
----- Cycle 1267 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result fffffffb
WB  : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 0000000a
----- Cycle 1268 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = fffffffb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010938, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010938
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1269 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 00010938 | wbs = x13 | imm = 1 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00010938, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00010938
ex_mem_rd1 00000001, ex_mem_rd2 00010938
----- Cycle 1270 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 00010938 | wbs = x12 | imm = 1 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00010938
----- Cycle 1271 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 000108f0, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1272 -----
IF  : PC = 000108f8 | INSTR = fb5ff0ef
ID  : PC = 000108f4 | INSTR = 00008293 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | op_q = 4
EX  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 00010938 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000108f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00010938, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010938, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1273 -----
IF  : PC = 00010938 | INSTR = 00058513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010938 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000108f4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010938, ex_mem_rd2 00000000
----- Cycle 1274 -----
IF  : PC = 0001093c | INSTR = 00028067
ID  : PC = 00010938 | INSTR = 00058513 | rs1 = x11 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010938
WB  : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | wbd = 000108f4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010938, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1275 -----
IF  : PC = 00010940 | INSTR = 40b005b3
ID  : PC = 0001093c | INSTR = 00028067 | rs1 = x5 = 000107bc | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010938 | INSTR = 00058513 | rs1 = x11 = 00000005 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010938 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107bc, forwB 00000000, imm 00000000, pc 0001093c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107bc, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1276 -----
IF  : PC = 00010944 | INSTR = fe0558e3
ID  : PC = 00010940 | INSTR = 40b005b3 | rs1 = x0 = 00000000 | rs2 = x11 = 00000005 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 0001093c | INSTR = 00028067 | rs1 = x5 = 000107bc | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010940 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010938 | INSTR = 00058513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000005, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000005
ex_mem_rd1 000107bc, ex_mem_rd2 00000000
----- Cycle 1277 -----
IF  : PC = 000107bc | INSTR = 03050793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001093c | INSTR = 00028067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010940
WB  : PC = 00010938 | INSTR = 00058513 | wbs = x10 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000005
----- Cycle 1278 -----
IF  : PC = 000107c0 | INSTR = 00f48023
ID  : PC = 000107bc | INSTR = 03050793 | rs1 = x10 = 00000005 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 0001093c | INSTR = 00028067 | wbs = x0 | wbd = 00010940 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000030, pc 000107bc, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1279 -----
IF  : PC = 000107c4 | INSTR = 00148493
ID  : PC = 000107c0 | INSTR = 00f48023 | rs1 = x9 = 0002faf2 | rs2 = x15 = 00000035 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000107bc | INSTR = 03050793 | rs1 = x10 = 00000005 | rs2 = x16 = 00000000 | wbs = x15 | imm = 48 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf2, forwB 00000035, imm 00000000, pc 000107c0, op_q 8, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 0002faf2, id_ex_rd2 00000035
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1280 -----
IF  : PC = 000107c8 | INSTR = 00090593
ID  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf2 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000107c0 | INSTR = 00f48023 | rs1 = x9 = 0002faf2 | rs2 = x15 = 00000035 | wbs = x0 | imm = 0 | result = 0002faf2 | fwd_a = 0 | fwd_b = 1
MEM : PC = 000107bc | INSTR = 03050793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1281 -----
WRITE: addr=0002faf2 data=00000035 pc=000107c0

forwA 0002faf2, forwB 00010938, imm 00000001, pc 000107c4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00010938
ex_mem_rd1 0002faf2, ex_mem_rd2 00000035
----- Cycle 1281 -----
IF  : PC = 000107cc | INSTR = 40a40533
ID  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf2 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | result = 0002faf3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | mem_addr = 0002faf2 | wbv = 00000000 | result 0002faf2
WB  : PC = 000107bc | INSTR = 03050793 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 0002faf2 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf2 | tag=    381 | set_idx= 7 | block_off=18

forwA 0002faf2, forwB 00010938, imm 00000001, pc 000107c4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00010938
ex_mem_rd1 0002faf2, ex_mem_rd2 00000035
----- Cycle 1282 -----
IF  : PC = 000107cc | INSTR = 40a40533
ID  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf2 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | result = 0002faf3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf2
WB  : PC = 000107bc | INSTR = 03050793 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1283 -----
RESPONSE : addr=0002faf2 data=00000035 pc=000107c0

forwA 0002faf2, forwB 00010938, imm 00000001, pc 000107c4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00010938
ex_mem_rd1 0002faf2, ex_mem_rd2 00000035
----- Cycle 1283 -----
IF  : PC = 000107cc | INSTR = 40a40533
ID  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000107c4 | INSTR = 00148493 | rs1 = x9 = 0002faf2 | rs2 = x1 = 00010938 | wbs = x9 | imm = 1 | result = 0002faf3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf2
WB  : PC = 000107bc | INSTR = 03050793 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf2 | data = 00000035
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf2 | rsp_data=00000035

forwA 0000000a, forwB 00000000, imm 00000000, pc 000107c8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00010938
----- Cycle 1284 -----
IF  : PC = 000107d0 | INSTR = 0d4000ef
ID  : PC = 000107cc | INSTR = 40a40533 | rs1 = x8 = 00000005 | rs2 = x10 = 00000005 | wbs = x10 | imm = 0 | op_q = 12
EX  : PC = 000107c8 | INSTR = 00090593 | rs1 = x18 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c4 | INSTR = 00148493 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 000107c0 | INSTR = 00f48023 | wbs = x0 | wbd = 0002faf2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000005, imm 00000000, pc 000107cc, op_q 12, f3 0, f7 32
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000005
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1285 -----
IF  : PC = 000107d4 | INSTR = 00050413
ID  : PC = 000107d0 | INSTR = 0d4000ef | rs1 = x0 = 00000000 | rs2 = x20 = 00000001 | wbs = x1 | imm = 212 | op_q = 27
EX  : PC = 000107cc | INSTR = 40a40533 | rs1 = x8 = 00000005 | rs2 = x10 = 00000005 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107c8 | INSTR = 00090593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000107c4 | INSTR = 00148493 | wbs = x9 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf2  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000001, imm 000000d4, pc 000107d0, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000001
ex_mem_rd1 00000005, ex_mem_rd2 00000005
----- Cycle 1286 -----
IF  : PC = 000107d8 | INSTR = fc051ce3
ID  : PC = 000107d4 | INSTR = 00050413 | rs1 = x10 = 00000005 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 000107d0 | INSTR = 0d4000ef | rs1 = x0 = 00000000 | rs2 = x20 = 00000001 | wbs = x1 | imm = 212 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107cc | INSTR = 40a40533 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000107c8 | INSTR = 00090593 | wbs = x11 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 00000005  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000005, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000005, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000001
----- Cycle 1287 -----
IF  : PC = 000108a4 | INSTR = 06054063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107d0 | INSTR = 0d4000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000107d4
WB  : PC = 000107cc | INSTR = 40a40533 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000005  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000005, ex_mem_rd2 00000000
----- Cycle 1288 -----
IF  : PC = 000108a8 | INSTR = 0605c663
ID  : PC = 000108a4 | INSTR = 06054063 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 96 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000005
WB  : PC = 000107d0 | INSTR = 0d4000ef | wbs = x1 | wbd = 000107d4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010938   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000060, pc 000108a4, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1289 -----
IF  : PC = 000108ac | INSTR = 00058613
ID  : PC = 000108a8 | INSTR = 0605c663 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 108 | op_q = 24
EX  : PC = 000108a4 | INSTR = 06054063 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 96 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000005 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 0000006c, pc 000108a8, op_q 24, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1290 -----
IF  : PC = 000108b0 | INSTR = 00050593
ID  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 4
EX  : PC = 000108a8 | INSTR = 0605c663 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 108 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108a4 | INSTR = 06054063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000000, pc 000108ac, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1291 -----
IF  : PC = 000108b4 | INSTR = fff00513
ID  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 000108ac | INSTR = 00058613 | rs1 = x11 = 0000000a | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108a8 | INSTR = 0605c663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108a4 | INSTR = 06054063 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000108b0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1292 -----
IF  : PC = 000108b8 | INSTR = 02060c63
ID  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 4
EX  : PC = 000108b0 | INSTR = 00050593 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ac | INSTR = 00058613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 000108a8 | INSTR = 0605c663 | wbs = x12 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffff, pc 000108b4, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1293 -----
IF  : PC = 000108bc | INSTR = 00100693
ID  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 00000005 | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | op_q = 24
EX  : PC = 000108b4 | INSTR = fff00513 | rs1 = x0 = 00000000 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = ffffffff | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 000108ac | INSTR = 00058613 | wbs = x12 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000038, pc 000108b8, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1294 -----
IF  : PC = 000108c0 | INSTR = 00b67a63
ID  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 000108b8 | INSTR = 02060c63 | rs1 = x12 = 0000000a | rs2 = x0 = 00000000 | wbs = x24 | imm = 56 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result ffffffff
WB  : PC = 000108b0 | INSTR = 00050593 | wbs = x11 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 0000000a  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 000107d4, imm 00000001, pc 000108bc, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107d4
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1295 -----
IF  : PC = 000108c4 | INSTR = 00c05863
ID  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000000 | wbs = x20 | imm = 20 | op_q = 24
EX  : PC = 000108bc | INSTR = 00100693 | rs1 = x0 = 00000000 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108b4 | INSTR = fff00513 | wbs = x10 | wbd = ffffffff | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000000, imm 00000014, pc 000108c0, op_q 24, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 000107d4
----- Cycle 1296 -----
IF  : PC = 000108c8 | INSTR = 00161613
ID  : PC = 000108c4 | INSTR = 00c05863 | rs1 = x0 = 00000000 | rs2 = x12 = 0000000a | wbs = x16 | imm = 16 | op_q = 24
EX  : PC = 000108c0 | INSTR = 00b67a63 | rs1 = x12 = 0000000a | rs2 = x11 = 00000000 | wbs = x20 | imm = 20 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108bc | INSTR = 00100693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 000108b8 | INSTR = 02060c63 | wbs = x24 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000000  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0000000a, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0000000a
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1297 -----
IF  : PC = 000108d4 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000108bc | INSTR = 00100693 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000000  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 0000000a
----- Cycle 1298 -----
IF  : PC = 000108d8 | INSTR = 00c5e663
ID  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108c0 | INSTR = 00b67a63 | wbs = x20 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000108d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1299 -----
IF  : PC = 000108dc | INSTR = 40c585b3
ID  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000000 | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | op_q = 24
EX  : PC = 000108d4 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0000000a, imm 0000000c, pc 000108d8, op_q 24, f3 6, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1300 -----
IF  : PC = 000108e0 | INSTR = 00d56533
ID  : PC = 000108dc | INSTR = 40c585b3 | rs1 = x11 = 00000000 | rs2 = x12 = 0000000a | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 000108d8 | INSTR = 00c5e663 | rs1 = x11 = 00000000 | rs2 = x12 = 0000000a | wbs = x12 | imm = 12 | result = fffffff6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0000000a, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 0000000a
----- Cycle 1301 -----
IF  : PC = 000108e4 | INSTR = 0016d693
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result fffffff6
WB  : PC = 000108d4 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: ffffffff  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 0000000a
----- Cycle 1302 -----
IF  : PC = 000108e8 | INSTR = 00165613
ID  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108d8 | INSTR = 00c5e663 | wbs = x12 | wbd = fffffff6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 000107d4, imm 00000001, pc 000108e4, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 000107d4
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1303 -----
IF  : PC = 000108ec | INSTR = fe0696e3
ID  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | op_q = 4
EX  : PC = 000108e4 | INSTR = 0016d693 | rs1 = x13 = 00000001 | rs2 = x1 = 000107d4 | wbs = x13 | imm = 1 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 000107d4, imm 00000001, pc 000108e8, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 000107d4
ex_mem_rd1 00000001, ex_mem_rd2 000107d4
----- Cycle 1304 -----
IF  : PC = 000108f0 | INSTR = 00008067
ID  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | op_q = 24
EX  : PC = 000108e8 | INSTR = 00165613 | rs1 = x12 = 0000000a | rs2 = x1 = 000107d4 | wbs = x12 | imm = 1 | result = 00000005 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffec, pc 000108ec, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 000107d4
----- Cycle 1305 -----
IF  : PC = 000108f4 | INSTR = 00008293
ID  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000108ec | INSTR = fe0696e3 | rs1 = x13 = 00000001 | rs2 = x0 = 00000000 | wbs = x13 | imm = 4294967276 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 00000005
WB  : PC = 000108e4 | INSTR = 0016d693 | wbs = x13 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 0000000a  a3: 00000001  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 000108f0, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1306 -----
IF  : PC = 000108f8 | INSTR = fb5ff0ef
ID  : PC = 000108f4 | INSTR = 00008293 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x5 | imm = 0 | op_q = 4
EX  : PC = 000108f0 | INSTR = 00008067 | rs1 = x1 = 000107d4 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000108f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000108e8 | INSTR = 00165613 | wbs = x12 | wbd = 00000005 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 0000000a  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 000107d4, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107d4, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1307 -----
IF  : PC = 000107d4 | INSTR = 00050413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000107d4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000108f4
WB  : PC = 000108ec | INSTR = fe0696e3 | wbs = x13 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000107d4, ex_mem_rd2 00000000
----- Cycle 1308 -----
IF  : PC = 000107d8 | INSTR = fc051ce3
ID  : PC = 000107d4 | INSTR = 00050413 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 000107d4
WB  : PC = 000108f0 | INSTR = 00008067 | wbs = x0 | wbd = 000108f4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 000107d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1309 -----
IF  : PC = 000107dc | INSTR = 00048023
ID  : PC = 000107d8 | INSTR = fc051ce3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x25 | imm = 4294967256 | op_q = 24
EX  : PC = 000107d4 | INSTR = 00050413 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 000107d4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffffd8, pc 000107d8, op_q 24, f3 1, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1310 -----
IF  : PC = 000107e0 | INSTR = 020a0263
ID  : PC = 000107dc | INSTR = 00048023 | rs1 = x9 = 0002faf3 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000107d8 | INSTR = fc051ce3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x25 | imm = 4294967256 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107d4 | INSTR = 00050413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf3, forwB 00000000, imm 00000000, pc 000107dc, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf3, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1311 -----
IF  : PC = 000107e4 | INSTR = 00198513
ID  : PC = 000107e0 | INSTR = 020a0263 | rs1 = x20 = 00000001 | rs2 = x0 = 00000000 | wbs = x4 | imm = 36 | op_q = 24
EX  : PC = 000107dc | INSTR = 00048023 | rs1 = x9 = 0002faf3 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107d8 | INSTR = fc051ce3 | wbs = x25 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000107d4 | INSTR = 00050413 | wbs = x8 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000005  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1312 -----
WRITE: addr=0002faf3 data=00000000 pc=000107dc

forwA 00000001, forwB 00000000, imm 00000024, pc 000107e0, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1312 -----
IF  : PC = 000107e8 | INSTR = 02c000ef
ID  : PC = 000107e4 | INSTR = 00198513 | rs1 = x19 = 0002faf0 | rs2 = x1 = 000107d4 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 000107e0 | INSTR = 020a0263 | rs1 = x20 = 00000001 | rs2 = x0 = 00000000 | wbs = x4 | imm = 36 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107dc | INSTR = 00048023 | wbs = x0 | mem_addr = 0002faf3 | wbv = 00000000 | result 0002faf3
WB  : PC = 000107d8 | INSTR = fc051ce3 | wbs = x25 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 0002faf3 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf3 | tag=    381 | set_idx= 7 | block_off=19

forwA 00000001, forwB 00000000, imm 00000024, pc 000107e0, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1313 -----
IF  : PC = 000107e8 | INSTR = 02c000ef
ID  : PC = 000107e4 | INSTR = 00198513 | rs1 = x19 = 0002faf0 | rs2 = x1 = 000107d4 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 000107e0 | INSTR = 020a0263 | rs1 = x20 = 00000001 | rs2 = x0 = 00000000 | wbs = x4 | imm = 36 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107dc | INSTR = 00048023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf3
WB  : PC = 000107d8 | INSTR = fc051ce3 | wbs = x25 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1314 -----
RESPONSE : addr=0002faf3 data=00000000 pc=000107dc

forwA 00000001, forwB 00000000, imm 00000024, pc 000107e0, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1314 -----
IF  : PC = 000107e8 | INSTR = 02c000ef
ID  : PC = 000107e4 | INSTR = 00198513 | rs1 = x19 = 0002faf0 | rs2 = x1 = 000107d4 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 000107e0 | INSTR = 020a0263 | rs1 = x20 = 00000001 | rs2 = x0 = 00000000 | wbs = x4 | imm = 36 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107dc | INSTR = 00048023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf3
WB  : PC = 000107d8 | INSTR = fc051ce3 | wbs = x25 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf3 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf3 | rsp_data=00000000

forwA 0002faf0, forwB 000107d4, imm 00000001, pc 000107e4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 000107d4
ex_mem_rd1 00000001, ex_mem_rd2 00000000
----- Cycle 1315 -----
IF  : PC = 000107ec | INSTR = 01012903
ID  : PC = 000107e8 | INSTR = 02c000ef | rs1 = x0 = 00000000 | rs2 = x12 = 00000005 | wbs = x1 | imm = 44 | op_q = 27
EX  : PC = 000107e4 | INSTR = 00198513 | rs1 = x19 = 0002faf0 | rs2 = x1 = 000107d4 | wbs = x10 | imm = 1 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107e0 | INSTR = 020a0263 | wbs = x4 | mem_addr = 00000000 | wbv = 00000000 | result 00000001
WB  : PC = 000107dc | INSTR = 00048023 | wbs = x0 | wbd = 0002faf3 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000005, imm 0000002c, pc 000107e8, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000005
ex_mem_rd1 0002faf0, ex_mem_rd2 000107d4
----- Cycle 1316 -----
IF  : PC = 000107f0 | INSTR = f81ff06f
ID  : PC = 000107ec | INSTR = 01012903 | rs1 = x2 = 0002fad0 | rs2 = x16 = 00000000 | wbs = x18 | imm = 16 | op_q = 0
EX  : PC = 000107e8 | INSTR = 02c000ef | rs1 = x0 = 00000000 | rs2 = x12 = 00000005 | wbs = x1 | imm = 44 | result = 000107ec | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107e4 | INSTR = 00198513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 000107e0 | INSTR = 020a0263 | wbs = x4 | wbd = 00000001 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000005
----- Cycle 1317 -----
IF  : PC = 00010814 | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107e8 | INSTR = 02c000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000107ec
WB  : PC = 000107e4 | INSTR = 00198513 | wbs = x10 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1318 -----
IF  : PC = 00010818 | INSTR = 00112623
ID  : PC = 00010814 | INSTR = ff010113 | rs1 = x2 = 0002fad0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fad0
WB  : PC = 000107e8 | INSTR = 02c000ef | wbs = x1 | wbd = 000107ec | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107d4   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 00000000, imm fffffff0, pc 00010814, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1319 -----
IF  : PC = 0001081c | INSTR = 00812423
ID  : PC = 00010818 | INSTR = 00112623 | rs1 = x2 = 0002fad0 | rs2 = x1 = 000107ec | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010814 | INSTR = ff010113 | rs1 = x2 = 0002fad0 | rs2 = x16 = 00000000 | wbs = x2 | imm = 4294967280 | result = 0002fac0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fad0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fac0, forwB 000107ec, imm 0000000c, pc 00010818, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 000107ec
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1320 -----
IF  : PC = 00010820 | INSTR = 00050413
ID  : PC = 0001081c | INSTR = 00812423 | rs1 = x2 = 0002fad0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | op_q = 8
EX  : PC = 00010818 | INSTR = 00112623 | rs1 = x2 = 0002fad0 | rs2 = x1 = 000107ec | wbs = x12 | imm = 12 | result = 0002facc | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010814 | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fac0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1321 -----
WRITE: addr=0002facc data=000107ec pc=00010818

forwA 0002fac0, forwB 00000000, imm 00000008, pc 0001081c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 000107ec
----- Cycle 1321 -----
IF  : PC = 00010824 | INSTR = e01ff0ef
ID  : PC = 00010820 | INSTR = 00050413 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001081c | INSTR = 00812423 | rs1 = x2 = 0002fad0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002fac8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010818 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002facc | wbv = 00000000 | result 0002facc
WB  : PC = 00010814 | INSTR = ff010113 | wbs = x2 | wbd = 0002fac0 | wbv = 00000001
MemReq : addr = 0002facc | data = 000107ec
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002facc | tag=    381 | set_idx= 6 | block_off=12

forwA 0002fac0, forwB 00000000, imm 00000008, pc 0001081c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 000107ec
----- Cycle 1322 -----
IF  : PC = 00010824 | INSTR = e01ff0ef
ID  : PC = 00010820 | INSTR = 00050413 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001081c | INSTR = 00812423 | rs1 = x2 = 0002fac0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002fac8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010818 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002facc
WB  : PC = 00010814 | INSTR = ff010113 | wbs = x2 | wbd = 0002fac0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1323 -----
RESPONSE : addr=0002facc data=000107ec pc=00010818

forwA 0002fac0, forwB 00000000, imm 00000008, pc 0001081c, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 000107ec
----- Cycle 1323 -----
IF  : PC = 00010824 | INSTR = e01ff0ef
ID  : PC = 00010820 | INSTR = 00050413 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001081c | INSTR = 00812423 | rs1 = x2 = 0002fac0 | rs2 = x8 = 00000000 | wbs = x8 | imm = 8 | result = 0002fac8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010818 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002facc
WB  : PC = 00010814 | INSTR = ff010113 | wbs = x2 | wbd = 0002fac0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002facc | data = 000107ec
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002facc | rsp_data=000107ec

----- Cycle 1324 -----
WRITE: addr=0002fac8 data=00000000 pc=0001081c

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010820, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 00000000
----- Cycle 1324 -----
IF  : PC = 00010828 | INSTR = 00100793
ID  : PC = 00010824 | INSTR = e01ff0ef | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x1 | imm = 4294966784 | op_q = 27
EX  : PC = 00010820 | INSTR = 00050413 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001081c | INSTR = 00812423 | wbs = x8 | mem_addr = 0002fac8 | wbv = 00000000 | result 0002fac8
WB  : PC = 00010818 | INSTR = 00112623 | wbs = x12 | wbd = 0002facc | wbv = 00000000
MemReq : addr = 0002fac8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fac8 | tag=    381 | set_idx= 6 | block_off= 8

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010820, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 00000000
----- Cycle 1325 -----
IF  : PC = 00010828 | INSTR = 00100793
ID  : PC = 00010824 | INSTR = e01ff0ef | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x1 | imm = 4294966784 | op_q = 27
EX  : PC = 00010820 | INSTR = 00050413 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001081c | INSTR = 00812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002fac8
WB  : PC = 00010818 | INSTR = 00112623 | wbs = x12 | wbd = 0002facc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1326 -----
RESPONSE : addr=0002fac8 data=00000000 pc=0001081c

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010820, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 00000000
----- Cycle 1326 -----
IF  : PC = 00010828 | INSTR = 00100793
ID  : PC = 00010824 | INSTR = e01ff0ef | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x1 | imm = 4294966784 | op_q = 27
EX  : PC = 00010820 | INSTR = 00050413 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001081c | INSTR = 00812423 | wbs = x8 | mem_addr = 00000000 | wbv = 00000000 | result 0002fac8
WB  : PC = 00010818 | INSTR = 00112623 | wbs = x12 | wbd = 0002facc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fac8 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fac8 | rsp_data=00000000

forwA 00000000, forwB 000107ec, imm fffffe00, pc 00010824, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107ec
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1327 -----
IF  : PC = 0001082c | INSTR = 04a7d063
ID  : PC = 00010828 | INSTR = 00100793 | rs1 = x0 = 00000000 | rs2 = x1 = 000107ec | wbs = x15 | imm = 1 | op_q = 4
EX  : PC = 00010824 | INSTR = e01ff0ef | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x1 | imm = 4294966784 | result = 00010828 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010820 | INSTR = 00050413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 0001081c | INSTR = 00812423 | wbs = x8 | wbd = 0002fac8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 000107ec, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107ec
ex_mem_rd1 00000000, ex_mem_rd2 000107ec
----- Cycle 1328 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010824 | INSTR = e01ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010828
WB  : PC = 00010820 | INSTR = 00050413 | wbs = x8 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 000107ec
----- Cycle 1329 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010824 | INSTR = e01ff0ef | wbs = x1 | wbd = 00010828 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010624, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1330 -----
IF  : PC = 0001062c | INSTR = 00078e63
ID  : PC = 00010628 | INSTR = 00054783 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010628, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1331 -----
IF  : PC = 00010630 | INSTR = 00000513
ID  : PC = 0001062c | INSTR = 00078e63 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x28 | imm = 28 | op_q = 24
EX  : PC = 00010628 | INSTR = 00054783 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010624 | INSTR = 00050713 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1332 -----
READ: addr=0002faf1 data=00000000 pc=00010628

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1332 -----
IF  : PC = 00010630 | INSTR = 00000513
ID  : PC = 0001062c | INSTR = 00078e63 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x28 | imm = 28 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010628 | INSTR = 00054783 | wbs = x15 | mem_addr = 0002faf1 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010624 | INSTR = 00050713 | wbs = x14 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 0002faf1 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 00020014  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf1 | tag=    381 | set_idx= 7 | block_off=17

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1333 -----
IF  : PC = 00010630 | INSTR = 00000513
ID  : PC = 0001062c | INSTR = 00078e63 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x28 | imm = 28 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010628 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010624 | INSTR = 00050713 | wbs = x14 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1334 -----
RESPONSE : addr=0002faf1 data=00003535 pc=00010628

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1334 -----
IF  : PC = 00010630 | INSTR = 00000513
ID  : PC = 0001062c | INSTR = 00078e63 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x28 | imm = 28 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010628 | INSTR = 00054783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010624 | INSTR = 00050713 | wbs = x14 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf1 | data = 00003535
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf1 | rsp_data=00003535

forwA 00000035, forwB 00000000, imm 0000001c, pc 0001062c, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1335 -----
IF  : PC = 00010634 | INSTR = 00150513
ID  : PC = 00010630 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 0001062c | INSTR = 00078e63 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x28 | imm = 28 | result = 00000035 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010628 | INSTR = 00054783 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010630, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1336 -----
IF  : PC = 00010638 | INSTR = 00a707b3
ID  : PC = 00010634 | INSTR = 00150513 | rs1 = x10 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 00010630 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001062c | INSTR = 00078e63 | wbs = x28 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010828, imm 00000001, pc 00010634, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010828
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1337 -----
IF  : PC = 0001063c | INSTR = 0007c783
ID  : PC = 00010638 | INSTR = 00a707b3 | rs1 = x14 = 0002faf1 | rs2 = x10 = 0002faf1 | wbs = x15 | imm = 0 | op_q = 12
EX  : PC = 00010634 | INSTR = 00150513 | rs1 = x10 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x10 | imm = 1 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010630 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 0001062c | INSTR = 00078e63 | wbs = x28 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000001, imm 00000000, pc 00010638, op_q 12, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 0002faf1, id_ex_rd2 0002faf1
ex_mem_rd1 00000000, ex_mem_rd2 00010828
----- Cycle 1338 -----
IF  : PC = 00010640 | INSTR = fe079ae3
ID  : PC = 0001063c | INSTR = 0007c783 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010638 | INSTR = 00a707b3 | rs1 = x14 = 0002faf1 | rs2 = x10 = 0002faf1 | wbs = x15 | imm = 0 | result = 0002faf2 | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010634 | INSTR = 00150513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010630 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf2, forwB 00000000, imm 00000000, pc 0001063c, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000001
----- Cycle 1339 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 0001063c | INSTR = 0007c783 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010634 | INSTR = 00150513 | wbs = x10 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000000  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1340 -----
READ: addr=0002faf2 data=00000000 pc=0001063c

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1340 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | mem_addr = 0002faf2 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 0002faf2 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf2 | tag=    381 | set_idx= 7 | block_off=18

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1341 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1342 -----
RESPONSE : addr=0002faf2 data=00000035 pc=0001063c

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1342 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf2 | data = 00000035
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf2 | rsp_data=00000035

forwA 00000035, forwB 00000000, imm fffffff4, pc 00010640, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1343 -----
IF  : PC = 00010648 | INSTR = 00000513
ID  : PC = 00010644 | INSTR = 00008067 | rs1 = x1 = 00010828 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000035 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010828, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010828, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1344 -----
IF  : PC = 00010634 | INSTR = 00150513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010828 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010640 | INSTR = fe079ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010828, ex_mem_rd2 00000000
----- Cycle 1345 -----
IF  : PC = 00010638 | INSTR = 00a707b3
ID  : PC = 00010634 | INSTR = 00150513 | rs1 = x10 = 00000001 | rs2 = x1 = 00010828 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010828
WB  : PC = 00010640 | INSTR = fe079ae3 | wbs = x21 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00010828, imm 00000001, pc 00010634, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00010828
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1346 -----
IF  : PC = 0001063c | INSTR = 0007c783
ID  : PC = 00010638 | INSTR = 00a707b3 | rs1 = x14 = 0002faf1 | rs2 = x10 = 00000001 | wbs = x15 | imm = 0 | op_q = 12
EX  : PC = 00010634 | INSTR = 00150513 | rs1 = x10 = 00000001 | rs2 = x1 = 00010828 | wbs = x10 | imm = 1 | result = 00000002 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010828 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000002, imm 00000000, pc 00010638, op_q 12, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 0002faf1, id_ex_rd2 00000001
ex_mem_rd1 00000001, ex_mem_rd2 00010828
----- Cycle 1347 -----
IF  : PC = 00010640 | INSTR = fe079ae3
ID  : PC = 0001063c | INSTR = 0007c783 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010638 | INSTR = 00a707b3 | rs1 = x14 = 0002faf1 | rs2 = x10 = 00000001 | wbs = x15 | imm = 0 | result = 0002faf3 | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010634 | INSTR = 00150513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf3, forwB 00000000, imm 00000000, pc 0001063c, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000002
----- Cycle 1348 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 0001063c | INSTR = 0007c783 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf3 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010634 | INSTR = 00150513 | wbs = x10 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000001  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1349 -----
READ: addr=0002faf3 data=00000000 pc=0001063c

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1349 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | mem_addr = 0002faf3 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 0002faf3 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf3 | tag=    381 | set_idx= 7 | block_off=19

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1350 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 0002faf3 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf3
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1351 -----
RESPONSE : addr=0002faf3 data=00000000 pc=0001063c

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1351 -----
IF  : PC = 00010644 | INSTR = 00008067
ID  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 0002faf3 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010638 | INSTR = 00a707b3 | wbs = x15 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf3 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf3
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf3 | rsp_data=00000000

forwA 00000000, forwB 00000000, imm fffffff4, pc 00010640, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf3, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1352 -----
IF  : PC = 00010648 | INSTR = 00000513
ID  : PC = 00010644 | INSTR = 00008067 | rs1 = x1 = 00010828 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010640 | INSTR = fe079ae3 | rs1 = x15 = 0002faf3 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 0001063c | INSTR = 0007c783 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf3
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010828, forwB 00000000, imm 00000000, pc 00010644, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010828, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1353 -----
IF  : PC = 0001064c | INSTR = 00008067
ID  : PC = 00010648 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010644 | INSTR = 00008067 | rs1 = x1 = 00010828 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010648 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010640 | INSTR = fe079ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010828, ex_mem_rd2 00000000
----- Cycle 1354 -----
IF  : PC = 00010828 | INSTR = 00100793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010644 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010648
WB  : PC = 00010640 | INSTR = fe079ae3 | wbs = x21 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1355 -----
IF  : PC = 0001082c | INSTR = 04a7d063
ID  : PC = 00010828 | INSTR = 00100793 | rs1 = x0 = 00000000 | rs2 = x1 = 00010828 | wbs = x15 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010644 | INSTR = 00008067 | wbs = x0 | wbd = 00010648 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00010828, imm 00000001, pc 00010828, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010828
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1356 -----
IF  : PC = 00010830 | INSTR = 01f55593
ID  : PC = 0001082c | INSTR = 04a7d063 | rs1 = x15 = 00000000 | rs2 = x10 = 00000002 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010828 | INSTR = 00100793 | rs1 = x0 = 00000000 | rs2 = x1 = 00010828 | wbs = x15 | imm = 1 | result = 00000001 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000002, imm 00000040, pc 0001082c, op_q 24, f3 5, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000002
ex_mem_rd1 00000000, ex_mem_rd2 00010828
----- Cycle 1357 -----
IF  : PC = 00010834 | INSTR = 00a585b3
ID  : PC = 00010830 | INSTR = 01f55593 | rs1 = x10 = 00000002 | rs2 = x31 = 00000000 | wbs = x11 | imm = 31 | op_q = 4
EX  : PC = 0001082c | INSTR = 04a7d063 | rs1 = x15 = 00000000 | rs2 = x10 = 00000002 | wbs = x0 | imm = 64 | result = ffffffff | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010828 | INSTR = 00100793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00000000, imm 0000001f, pc 00010830, op_q 4, f3 5, f7 0
forwA 0, forwB 0
id_ex_rd1 00000002, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000002
----- Cycle 1358 -----
IF  : PC = 00010838 | INSTR = 4015d593
ID  : PC = 00010834 | INSTR = 00a585b3 | rs1 = x11 = 00000000 | rs2 = x10 = 00000002 | wbs = x11 | imm = 0 | op_q = 12
EX  : PC = 00010830 | INSTR = 01f55593 | rs1 = x10 = 00000002 | rs2 = x31 = 00000000 | wbs = x11 | imm = 31 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001082c | INSTR = 04a7d063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffff
WB  : PC = 00010828 | INSTR = 00100793 | wbs = x15 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000002, imm 00000000, pc 00010834, op_q 12, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000002
ex_mem_rd1 00000002, ex_mem_rd2 00000000
----- Cycle 1359 -----
IF  : PC = 0001083c | INSTR = 00040713
ID  : PC = 00010838 | INSTR = 4015d593 | rs1 = x11 = 00000000 | rs2 = x1 = 00010828 | wbs = x11 | imm = 1025 | op_q = 4
EX  : PC = 00010834 | INSTR = 00a585b3 | rs1 = x11 = 00000000 | rs2 = x10 = 00000002 | wbs = x11 | imm = 0 | result = 00000002 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010830 | INSTR = 01f55593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 0001082c | INSTR = 04a7d063 | wbs = x0 | wbd = ffffffff | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000002, forwB 00010828, imm 00000401, pc 00010838, op_q 4, f3 5, f7 32
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010828
ex_mem_rd1 00000000, ex_mem_rd2 00000002
----- Cycle 1360 -----
IF  : PC = 00010840 | INSTR = fff40813
ID  : PC = 0001083c | INSTR = 00040713 | rs1 = x8 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010838 | INSTR = 4015d593 | rs1 = x11 = 00000000 | rs2 = x1 = 00010828 | wbs = x11 | imm = 1025 | result = 00000001 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010834 | INSTR = 00a585b3 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000002
WB  : PC = 00010830 | INSTR = 01f55593 | wbs = x11 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 0001083c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 00000002, ex_mem_rd2 00010828
----- Cycle 1361 -----
IF  : PC = 00010844 | INSTR = 00a80833
ID  : PC = 00010840 | INSTR = fff40813 | rs1 = x8 = 0002faf1 | rs2 = x31 = 00000000 | wbs = x16 | imm = 4294967295 | op_q = 4
EX  : PC = 0001083c | INSTR = 00040713 | rs1 = x8 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010838 | INSTR = 4015d593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010834 | INSTR = 00a585b3 | wbs = x11 | wbd = 00000002 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000000  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm ffffffff, pc 00010840, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1362 -----
IF  : PC = 00010848 | INSTR = 00080793
ID  : PC = 00010844 | INSTR = 00a80833 | rs1 = x16 = 00000000 | rs2 = x10 = 00000002 | wbs = x16 | imm = 0 | op_q = 12
EX  : PC = 00010840 | INSTR = fff40813 | rs1 = x8 = 0002faf1 | rs2 = x31 = 00000000 | wbs = x16 | imm = 4294967295 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001083c | INSTR = 00040713 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010838 | INSTR = 4015d593 | wbs = x11 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000002  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000002, imm 00000000, pc 00010844, op_q 12, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000002
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1363 -----
IF  : PC = 0001084c | INSTR = 00074683
ID  : PC = 00010848 | INSTR = 00080793 | rs1 = x16 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 00010844 | INSTR = 00a80833 | rs1 = x16 = 00000000 | rs2 = x10 = 00000002 | wbs = x16 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010840 | INSTR = fff40813 | wbs = x16 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 0001083c | INSTR = 00040713 | wbs = x14 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf2, forwB 00000000, imm 00000000, pc 00010848, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000002
----- Cycle 1364 -----
IF  : PC = 00010850 | INSTR = 0007c603
ID  : PC = 0001084c | INSTR = 00074683 | rs1 = x14 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x13 | imm = 0 | op_q = 0
EX  : PC = 00010848 | INSTR = 00080793 | rs1 = x16 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010844 | INSTR = 00a80833 | wbs = x16 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010840 | INSTR = fff40813 | wbs = x16 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 0001084c, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1365 -----
IF  : PC = 00010854 | INSTR = 00c70023
ID  : PC = 00010850 | INSTR = 0007c603 | rs1 = x15 = 00000001 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 0
EX  : PC = 0001084c | INSTR = 00074683 | rs1 = x14 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x13 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010848 | INSTR = 00080793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010844 | INSTR = 00a80833 | wbs = x16 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1366 -----
READ: addr=0002faf1 data=00000000 pc=0001084c

forwA 0002faf2, forwB 00000000, imm 00000000, pc 00010850, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1366 -----
IF  : PC = 00010858 | INSTR = 00d78023
ID  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010850 | INSTR = 0007c603 | rs1 = x15 = 00000001 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001084c | INSTR = 00074683 | wbs = x13 | mem_addr = 0002faf1 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010848 | INSTR = 00080793 | wbs = x15 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 0002faf1 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 00000001
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

[CACHE_REQ] core_req.addr=0002faf1 | tag=    381 | set_idx= 7 | block_off=17

forwA 0002faf2, forwB 00000000, imm 00000000, pc 00010850, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1367 -----
IF  : PC = 00010858 | INSTR = 00d78023
ID  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010850 | INSTR = 0007c603 | rs1 = x15 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001084c | INSTR = 00074683 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010848 | INSTR = 00080793 | wbs = x15 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1368 -----
RESPONSE : addr=0002faf1 data=00003535 pc=0001084c

forwA 0002faf2, forwB 00000000, imm 00000000, pc 00010850, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000001, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1368 -----
IF  : PC = 00010858 | INSTR = 00d78023
ID  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010850 | INSTR = 0007c603 | rs1 = x15 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001084c | INSTR = 00074683 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010848 | INSTR = 00080793 | wbs = x15 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf1 | data = 00003535
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf1 | rsp_data=00003535

----- Cycle 1369 -----
READ: addr=0002faf2 data=00000000 pc=00010850

forwA 0002faf1, forwB 00000005, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000005
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1369 -----
IF  : PC = 00010858 | INSTR = 00d78023
ID  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010850 | INSTR = 0007c603 | wbs = x12 | mem_addr = 0002faf2 | wbv = 00000001 | result 0002faf2
WB  : PC = 0001084c | INSTR = 00074683 | wbs = x13 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 0002faf2 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000000  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf2 | tag=    381 | set_idx= 7 | block_off=18

forwA 0002faf1, forwB 00000005, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000005
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1370 -----
IF  : PC = 00010858 | INSTR = 00d78023
ID  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010850 | INSTR = 0007c603 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 0001084c | INSTR = 00074683 | wbs = x13 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1371 -----
RESPONSE : addr=0002faf2 data=00000035 pc=00010850

forwA 0002faf1, forwB 00000005, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000005
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1371 -----
IF  : PC = 00010858 | INSTR = 00d78023
ID  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010850 | INSTR = 0007c603 | wbs = x12 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 0001084c | INSTR = 00074683 | wbs = x13 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf2 | data = 00000035
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf2 | rsp_data=00000035

forwA 0002faf1, forwB 00000035, imm 00000000, pc 00010854, op_q 8, f3 0, f7 0
forwA 0, forwB 1
id_ex_rd1 0002faf1, id_ex_rd2 00000005
ex_mem_rd1 0002faf1, ex_mem_rd2 00000005
----- Cycle 1372 -----
IF  : PC = 0001085c | INSTR = 00170713
ID  : PC = 00010858 | INSTR = 00d78023 | rs1 = x15 = 0002faf2 | rs2 = x13 = 00000035 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010854 | INSTR = 00c70023 | rs1 = x14 = 0002faf1 | rs2 = x12 = 00000005 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 00010850 | INSTR = 0007c603 | wbs = x12 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000005  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1373 -----
WRITE: addr=0002faf1 data=00000035 pc=00010854

forwA 0002faf2, forwB 00000035, imm 00000000, pc 00010858, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000035
ex_mem_rd1 0002faf1, ex_mem_rd2 00000035
----- Cycle 1373 -----
IF  : PC = 00010860 | INSTR = fff78793
ID  : PC = 0001085c | INSTR = 00170713 | rs1 = x14 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x14 | imm = 1 | op_q = 4
EX  : PC = 00010858 | INSTR = 00d78023 | rs1 = x15 = 0002faf2 | rs2 = x13 = 00000035 | wbs = x0 | imm = 0 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010854 | INSTR = 00c70023 | wbs = x0 | mem_addr = 0002faf1 | wbv = 00000000 | result 0002faf1
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 0002faf1 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf1 | tag=    381 | set_idx= 7 | block_off=17

forwA 0002faf2, forwB 00000035, imm 00000000, pc 00010858, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000035
ex_mem_rd1 0002faf1, ex_mem_rd2 00000035
----- Cycle 1374 -----
IF  : PC = 00010860 | INSTR = fff78793
ID  : PC = 0001085c | INSTR = 00170713 | rs1 = x14 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x14 | imm = 1 | op_q = 4
EX  : PC = 00010858 | INSTR = 00d78023 | rs1 = x15 = 0002faf2 | rs2 = x13 = 00000035 | wbs = x0 | imm = 0 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010854 | INSTR = 00c70023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1375 -----
RESPONSE : addr=0002faf1 data=00003535 pc=00010854

forwA 0002faf2, forwB 00000035, imm 00000000, pc 00010858, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000035
ex_mem_rd1 0002faf1, ex_mem_rd2 00000035
----- Cycle 1375 -----
IF  : PC = 00010860 | INSTR = fff78793
ID  : PC = 0001085c | INSTR = 00170713 | rs1 = x14 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x14 | imm = 1 | op_q = 4
EX  : PC = 00010858 | INSTR = 00d78023 | rs1 = x15 = 0002faf2 | rs2 = x13 = 00000035 | wbs = x0 | imm = 0 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010854 | INSTR = 00c70023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf1 | data = 00003535
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf1 | rsp_data=00003535

----- Cycle 1376 -----
WRITE: addr=0002faf2 data=00000035 pc=00010858

forwA 0002faf1, forwB 00010828, imm 00000001, pc 0001085c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010828
ex_mem_rd1 0002faf2, ex_mem_rd2 00000035
----- Cycle 1376 -----
IF  : PC = 00010864 | INSTR = 40f806b3
ID  : PC = 00010860 | INSTR = fff78793 | rs1 = x15 = 0002faf2 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 0001085c | INSTR = 00170713 | rs1 = x14 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x14 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010858 | INSTR = 00d78023 | wbs = x0 | mem_addr = 0002faf2 | wbv = 00000000 | result 0002faf2
WB  : PC = 00010854 | INSTR = 00c70023 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 0002faf2 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf2 | tag=    381 | set_idx= 7 | block_off=18

forwA 0002faf1, forwB 00010828, imm 00000001, pc 0001085c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010828
ex_mem_rd1 0002faf2, ex_mem_rd2 00000035
----- Cycle 1377 -----
IF  : PC = 00010864 | INSTR = 40f806b3
ID  : PC = 00010860 | INSTR = fff78793 | rs1 = x15 = 0002faf2 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 0001085c | INSTR = 00170713 | rs1 = x14 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x14 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010858 | INSTR = 00d78023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf2
WB  : PC = 00010854 | INSTR = 00c70023 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1378 -----
RESPONSE : addr=0002faf2 data=00000035 pc=00010858

forwA 0002faf1, forwB 00010828, imm 00000001, pc 0001085c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010828
ex_mem_rd1 0002faf2, ex_mem_rd2 00000035
----- Cycle 1378 -----
IF  : PC = 00010864 | INSTR = 40f806b3
ID  : PC = 00010860 | INSTR = fff78793 | rs1 = x15 = 0002faf2 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | op_q = 4
EX  : PC = 0001085c | INSTR = 00170713 | rs1 = x14 = 0002faf1 | rs2 = x1 = 00010828 | wbs = x14 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010858 | INSTR = 00d78023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf2
WB  : PC = 00010854 | INSTR = 00c70023 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf2 | data = 00000035
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf2 | rsp_data=00000035

forwA 0002faf2, forwB 00000000, imm ffffffff, pc 00010860, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00010828
----- Cycle 1379 -----
IF  : PC = 00010868 | INSTR = feb6c2e3
ID  : PC = 00010864 | INSTR = 40f806b3 | rs1 = x16 = 0002faf2 | rs2 = x15 = 0002faf2 | wbs = x13 | imm = 0 | op_q = 12
EX  : PC = 00010860 | INSTR = fff78793 | rs1 = x15 = 0002faf2 | rs2 = x31 = 00000000 | wbs = x15 | imm = 4294967295 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001085c | INSTR = 00170713 | wbs = x14 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010858 | INSTR = 00d78023 | wbs = x0 | wbd = 0002faf2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf2, forwB 0002faf1, imm 00000000, pc 00010864, op_q 12, f3 0, f7 32
forwA 0, forwB 1
id_ex_rd1 0002faf2, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1380 -----
IF  : PC = 0001086c | INSTR = 00040513
ID  : PC = 00010868 | INSTR = feb6c2e3 | rs1 = x13 = 00000035 | rs2 = x11 = 00000001 | wbs = x5 | imm = 4294967268 | op_q = 24
EX  : PC = 00010864 | INSTR = 40f806b3 | rs1 = x16 = 0002faf2 | rs2 = x15 = 0002faf2 | wbs = x13 | imm = 0 | result = 00000001 | fwd_a = 0 | fwd_b = 1
MEM : PC = 00010860 | INSTR = fff78793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 0001085c | INSTR = 00170713 | wbs = x14 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf1  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000001, forwB 00000001, imm ffffffe4, pc 00010868, op_q 24, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000001
ex_mem_rd1 0002faf2, ex_mem_rd2 0002faf1
----- Cycle 1381 -----
IF  : PC = 00010870 | INSTR = 00c12083
ID  : PC = 0001086c | INSTR = 00040513 | rs1 = x8 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010868 | INSTR = feb6c2e3 | rs1 = x13 = 00000035 | rs2 = x11 = 00000001 | wbs = x5 | imm = 4294967268 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010864 | INSTR = 40f806b3 | wbs = x13 | mem_addr = 00000000 | wbv = 00000001 | result 00000001
WB  : PC = 00010860 | INSTR = fff78793 | wbs = x15 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf2  a5: 0002faf2
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 0001086c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 00000001, ex_mem_rd2 00000001
----- Cycle 1382 -----
IF  : PC = 00010874 | INSTR = 00812403
ID  : PC = 00010870 | INSTR = 00c12083 | rs1 = x2 = 0002fac0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 0001086c | INSTR = 00040513 | rs1 = x8 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010868 | INSTR = feb6c2e3 | wbs = x5 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010864 | INSTR = 40f806b3 | wbs = x13 | wbd = 00000001 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000035  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fac0, forwB 00000035, imm 0000000c, pc 00010870, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 00000035
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1383 -----
IF  : PC = 00010878 | INSTR = 01010113
ID  : PC = 00010874 | INSTR = 00812403 | rs1 = x2 = 0002fac0 | rs2 = x8 = 0002faf1 | wbs = x8 | imm = 8 | op_q = 0
EX  : PC = 00010870 | INSTR = 00c12083 | rs1 = x2 = 0002fac0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002facc | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001086c | INSTR = 00040513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010868 | INSTR = feb6c2e3 | wbs = x5 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1384 -----
READ: addr=0002facc data=00000000 pc=00010870

forwA 0002fac0, forwB 0002faf1, imm 00000008, pc 00010874, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 0002faf1
ex_mem_rd1 0002fac0, ex_mem_rd2 00000035
----- Cycle 1384 -----
IF  : PC = 0001087c | INSTR = 00008067
ID  : PC = 00010878 | INSTR = 01010113 | rs1 = x2 = 0002fac0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010874 | INSTR = 00812403 | rs1 = x2 = 0002fac0 | rs2 = x8 = 0002faf1 | wbs = x8 | imm = 8 | result = 0002fac8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010870 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002facc | wbv = 00000001 | result 0002facc
WB  : PC = 0001086c | INSTR = 00040513 | wbs = x10 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 0002facc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 00000002  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002facc | tag=    381 | set_idx= 6 | block_off=12

forwA 0002fac0, forwB 0002faf1, imm 00000008, pc 00010874, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 0002faf1
ex_mem_rd1 0002fac0, ex_mem_rd2 00000035
----- Cycle 1385 -----
IF  : PC = 0001087c | INSTR = 00008067
ID  : PC = 00010878 | INSTR = 01010113 | rs1 = x2 = 0002fac0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010874 | INSTR = 00812403 | rs1 = x2 = 0002fac0 | rs2 = x8 = 0002faf1 | wbs = x8 | imm = 8 | result = 0002fac8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010870 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002facc
WB  : PC = 0001086c | INSTR = 00040513 | wbs = x10 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1386 -----
RESPONSE : addr=0002facc data=000107ec pc=00010870

forwA 0002fac0, forwB 0002faf1, imm 00000008, pc 00010874, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 0002faf1
ex_mem_rd1 0002fac0, ex_mem_rd2 00000035
----- Cycle 1386 -----
IF  : PC = 0001087c | INSTR = 00008067
ID  : PC = 00010878 | INSTR = 01010113 | rs1 = x2 = 0002fac0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010874 | INSTR = 00812403 | rs1 = x2 = 0002fac0 | rs2 = x8 = 0002faf1 | wbs = x8 | imm = 8 | result = 0002fac8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010870 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002facc
WB  : PC = 0001086c | INSTR = 00040513 | wbs = x10 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002facc | data = 000107ec
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002facc | rsp_data=000107ec

----- Cycle 1387 -----
READ: addr=0002fac8 data=00000000 pc=00010874

forwA 0002fac0, forwB 0002faf2, imm 00000010, pc 00010878, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 0002faf2
ex_mem_rd1 0002fac0, ex_mem_rd2 0002faf1
----- Cycle 1387 -----
IF  : PC = 00010880 | INSTR = 00050613
ID  : PC = 0001087c | INSTR = 00008067 | rs1 = x1 = 00010828 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010878 | INSTR = 01010113 | rs1 = x2 = 0002fac0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010874 | INSTR = 00812403 | wbs = x8 | mem_addr = 0002fac8 | wbv = 00000001 | result 0002fac8
WB  : PC = 00010870 | INSTR = 00c12083 | wbs = x1 | wbd = 000107ec | wbv = 00000001
MemReq : addr = 0002fac8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010828   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fac8 | tag=    381 | set_idx= 6 | block_off= 8

forwA 0002fac0, forwB 0002faf2, imm 00000010, pc 00010878, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 0002faf2
ex_mem_rd1 0002fac0, ex_mem_rd2 0002faf1
----- Cycle 1388 -----
IF  : PC = 00010880 | INSTR = 00050613
ID  : PC = 0001087c | INSTR = 00008067 | rs1 = x1 = 000107ec | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010878 | INSTR = 01010113 | rs1 = x2 = 0002fac0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010874 | INSTR = 00812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fac8
WB  : PC = 00010870 | INSTR = 00c12083 | wbs = x1 | wbd = 000107ec | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1389 -----
RESPONSE : addr=0002fac8 data=00000000 pc=00010874

forwA 0002fac0, forwB 0002faf2, imm 00000010, pc 00010878, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fac0, id_ex_rd2 0002faf2
ex_mem_rd1 0002fac0, ex_mem_rd2 0002faf1
----- Cycle 1389 -----
IF  : PC = 00010880 | INSTR = 00050613
ID  : PC = 0001087c | INSTR = 00008067 | rs1 = x1 = 000107ec | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010878 | INSTR = 01010113 | rs1 = x2 = 0002fac0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010874 | INSTR = 00812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fac8
WB  : PC = 00010870 | INSTR = 00c12083 | wbs = x1 | wbd = 000107ec | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fac8 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fac8 | rsp_data=00000000

forwA 000107ec, forwB 00000000, imm 00000000, pc 0001087c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 000107ec, id_ex_rd2 00000000
ex_mem_rd1 0002fac0, ex_mem_rd2 0002faf2
----- Cycle 1390 -----
IF  : PC = 00010884 | INSTR = 00000513
ID  : PC = 00010880 | INSTR = 00050613 | rs1 = x10 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x12 | imm = 0 | op_q = 4
EX  : PC = 0001087c | INSTR = 00008067 | rs1 = x1 = 000107ec | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010880 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010878 | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fad0
WB  : PC = 00010874 | INSTR = 00812403 | wbs = x8 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002faf1  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 000107ec, ex_mem_rd2 00000000
----- Cycle 1391 -----
IF  : PC = 000107ec | INSTR = 01012903
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001087c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010880
WB  : PC = 00010878 | INSTR = 01010113 | wbs = x2 | wbd = 0002fad0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fac0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1392 -----
IF  : PC = 000107f0 | INSTR = f81ff06f
ID  : PC = 000107ec | INSTR = 01012903 | rs1 = x2 = 0002fad0 | rs2 = x16 = 0002faf2 | wbs = x18 | imm = 16 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 0001087c | INSTR = 00008067 | wbs = x0 | wbd = 00010880 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0002faf2, imm 00000010, pc 000107ec, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1393 -----
IF  : PC = 000107f4 | INSTR = 01212823
ID  : PC = 000107f0 | INSTR = f81ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x0 | imm = 4294967168 | op_q = 27
EX  : PC = 000107ec | INSTR = 01012903 | rs1 = x2 = 0002fad0 | rs2 = x16 = 0002faf2 | wbs = x18 | imm = 16 | result = 0002fae0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1394 -----
READ: addr=0002fae0 data=00000000 pc=000107ec

forwA 00000000, forwB 000107ec, imm ffffff80, pc 000107f0, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107ec
ex_mem_rd1 0002fad0, ex_mem_rd2 0002faf2
----- Cycle 1394 -----
IF  : PC = 000107f8 | INSTR = 00058493
ID  : PC = 000107f4 | INSTR = 01212823 | rs1 = x2 = 0002fad0 | rs2 = x18 = 0000000a | wbs = x16 | imm = 16 | op_q = 8
EX  : PC = 000107f0 | INSTR = f81ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x0 | imm = 4294967168 | result = 000107f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107ec | INSTR = 01012903 | wbs = x18 | mem_addr = 0002fae0 | wbv = 00000001 | result 0002fae0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fae0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fae0 | tag=    381 | set_idx= 7 | block_off= 0

forwA 00000000, forwB 000107ec, imm ffffff80, pc 000107f0, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107ec
ex_mem_rd1 0002fad0, ex_mem_rd2 0002faf2
----- Cycle 1395 -----
IF  : PC = 000107f8 | INSTR = 00058493
ID  : PC = 000107f4 | INSTR = 01212823 | rs1 = x2 = 0002fad0 | rs2 = x18 = 0000000a | wbs = x16 | imm = 16 | op_q = 8
EX  : PC = 000107f0 | INSTR = f81ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x0 | imm = 4294967168 | result = 000107f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107ec | INSTR = 01012903 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0002fae0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1396 -----
RESPONSE : addr=0002fae0 data=0000000c pc=000107ec

forwA 00000000, forwB 000107ec, imm ffffff80, pc 000107f0, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 000107ec
ex_mem_rd1 0002fad0, ex_mem_rd2 0002faf2
----- Cycle 1396 -----
IF  : PC = 000107f8 | INSTR = 00058493
ID  : PC = 000107f4 | INSTR = 01212823 | rs1 = x2 = 0002fad0 | rs2 = x18 = 0000000a | wbs = x16 | imm = 16 | op_q = 8
EX  : PC = 000107f0 | INSTR = f81ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 000107ec | wbs = x0 | imm = 4294967168 | result = 000107f4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107ec | INSTR = 01012903 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0002fae0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fae0 | data = 0000000c
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fae0 | rsp_data=0000000c

forwA 0002fad0, forwB 0000000a, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 000107ec
----- Cycle 1397 -----
IF  : PC = 00010770 | INSTR = 00098513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000107f0 | INSTR = f81ff06f | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000107f4
WB  : PC = 000107ec | INSTR = 01012903 | wbs = x18 | wbd = 0000000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000a  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0000000a
----- Cycle 1398 -----
IF  : PC = 00010774 | INSTR = 01c12083
ID  : PC = 00010770 | INSTR = 00098513 | rs1 = x19 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fad0
WB  : PC = 000107f0 | INSTR = f81ff06f | wbs = x0 | wbd = 000107f4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010770, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1399 -----
IF  : PC = 00010778 | INSTR = 01812403
ID  : PC = 00010774 | INSTR = 01c12083 | rs1 = x2 = 0002fad0 | rs2 = x28 = 00000000 | wbs = x1 | imm = 28 | op_q = 0
EX  : PC = 00010770 | INSTR = 00098513 | rs1 = x19 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fad0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 00000000, imm 0000001c, pc 00010774, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1400 -----
IF  : PC = 0001077c | INSTR = 01412483
ID  : PC = 00010778 | INSTR = 01812403 | rs1 = x2 = 0002fad0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 24 | op_q = 0
EX  : PC = 00010774 | INSTR = 01c12083 | rs1 = x2 = 0002fad0 | rs2 = x28 = 00000000 | wbs = x1 | imm = 28 | result = 0002faec | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010770 | INSTR = 00098513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1401 -----
READ: addr=0002faec data=00000000 pc=00010774

forwA 0002fad0, forwB 00000000, imm 00000018, pc 00010778, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1401 -----
IF  : PC = 00010780 | INSTR = 00c12983
ID  : PC = 0001077c | INSTR = 01412483 | rs1 = x2 = 0002fad0 | rs2 = x20 = 00000001 | wbs = x9 | imm = 20 | op_q = 0
EX  : PC = 00010778 | INSTR = 01812403 | rs1 = x2 = 0002fad0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 24 | result = 0002fae8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010774 | INSTR = 01c12083 | wbs = x1 | mem_addr = 0002faec | wbv = 00000001 | result 0002faec
WB  : PC = 00010770 | INSTR = 00098513 | wbs = x10 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 0002faec | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf1  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faec | tag=    381 | set_idx= 7 | block_off=12

forwA 0002fad0, forwB 00000000, imm 00000018, pc 00010778, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1402 -----
IF  : PC = 00010780 | INSTR = 00c12983
ID  : PC = 0001077c | INSTR = 01412483 | rs1 = x2 = 0002fad0 | rs2 = x20 = 00000001 | wbs = x9 | imm = 20 | op_q = 0
EX  : PC = 00010778 | INSTR = 01812403 | rs1 = x2 = 0002fad0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 24 | result = 0002fae8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010774 | INSTR = 01c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002faec
WB  : PC = 00010770 | INSTR = 00098513 | wbs = x10 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1403 -----
RESPONSE : addr=0002faec data=00010424 pc=00010774

forwA 0002fad0, forwB 00000000, imm 00000018, pc 00010778, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1403 -----
IF  : PC = 00010780 | INSTR = 00c12983
ID  : PC = 0001077c | INSTR = 01412483 | rs1 = x2 = 0002fad0 | rs2 = x20 = 00000001 | wbs = x9 | imm = 20 | op_q = 0
EX  : PC = 00010778 | INSTR = 01812403 | rs1 = x2 = 0002fad0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 24 | result = 0002fae8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010774 | INSTR = 01c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002faec
WB  : PC = 00010770 | INSTR = 00098513 | wbs = x10 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faec | data = 00010424
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faec | rsp_data=00010424

----- Cycle 1404 -----
READ: addr=0002fae8 data=00000000 pc=00010778

forwA 0002fad0, forwB 00000001, imm 00000014, pc 0001077c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000001
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1404 -----
IF  : PC = 00010784 | INSTR = 00812a03
ID  : PC = 00010780 | INSTR = 00c12983 | rs1 = x2 = 0002fad0 | rs2 = x12 = 00000035 | wbs = x19 | imm = 12 | op_q = 0
EX  : PC = 0001077c | INSTR = 01412483 | rs1 = x2 = 0002fad0 | rs2 = x20 = 00000001 | wbs = x9 | imm = 20 | result = 0002fae4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010778 | INSTR = 01812403 | wbs = x8 | mem_addr = 0002fae8 | wbv = 00000001 | result 0002fae8
WB  : PC = 00010774 | INSTR = 01c12083 | wbs = x1 | wbd = 00010424 | wbv = 00000001
MemReq : addr = 0002fae8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000107ec   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fae8 | tag=    381 | set_idx= 7 | block_off= 8

forwA 0002fad0, forwB 00000001, imm 00000014, pc 0001077c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000001
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1405 -----
IF  : PC = 00010784 | INSTR = 00812a03
ID  : PC = 00010780 | INSTR = 00c12983 | rs1 = x2 = 0002fad0 | rs2 = x12 = 00000035 | wbs = x19 | imm = 12 | op_q = 0
EX  : PC = 0001077c | INSTR = 01412483 | rs1 = x2 = 0002fad0 | rs2 = x20 = 00000001 | wbs = x9 | imm = 20 | result = 0002fae4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010778 | INSTR = 01812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fae8
WB  : PC = 00010774 | INSTR = 01c12083 | wbs = x1 | wbd = 00010424 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1406 -----
RESPONSE : addr=0002fae8 data=0002fbbc pc=00010778

forwA 0002fad0, forwB 00000001, imm 00000014, pc 0001077c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000001
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1406 -----
IF  : PC = 00010784 | INSTR = 00812a03
ID  : PC = 00010780 | INSTR = 00c12983 | rs1 = x2 = 0002fad0 | rs2 = x12 = 00000035 | wbs = x19 | imm = 12 | op_q = 0
EX  : PC = 0001077c | INSTR = 01412483 | rs1 = x2 = 0002fad0 | rs2 = x20 = 00000001 | wbs = x9 | imm = 20 | result = 0002fae4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010778 | INSTR = 01812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fae8
WB  : PC = 00010774 | INSTR = 01c12083 | wbs = x1 | wbd = 00010424 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fae8 | data = 0002fbbc
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fae8 | rsp_data=0002fbbc

----- Cycle 1407 -----
READ: addr=0002fae4 data=00000000 pc=0001077c

forwA 0002fad0, forwB 00000035, imm 0000000c, pc 00010780, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000035
ex_mem_rd1 0002fad0, ex_mem_rd2 00000001
----- Cycle 1407 -----
IF  : PC = 00010788 | INSTR = 02010113
ID  : PC = 00010784 | INSTR = 00812a03 | rs1 = x2 = 0002fad0 | rs2 = x8 = 00000000 | wbs = x20 | imm = 8 | op_q = 0
EX  : PC = 00010780 | INSTR = 00c12983 | rs1 = x2 = 0002fad0 | rs2 = x12 = 00000035 | wbs = x19 | imm = 12 | result = 0002fadc | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001077c | INSTR = 01412483 | wbs = x9 | mem_addr = 0002fae4 | wbv = 00000001 | result 0002fae4
WB  : PC = 00010778 | INSTR = 01812403 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 0002fae4 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fae4 | tag=    381 | set_idx= 7 | block_off= 4

forwA 0002fad0, forwB 00000035, imm 0000000c, pc 00010780, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000035
ex_mem_rd1 0002fad0, ex_mem_rd2 00000001
----- Cycle 1408 -----
IF  : PC = 00010788 | INSTR = 02010113
ID  : PC = 00010784 | INSTR = 00812a03 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x20 | imm = 8 | op_q = 0
EX  : PC = 00010780 | INSTR = 00c12983 | rs1 = x2 = 0002fad0 | rs2 = x12 = 00000035 | wbs = x19 | imm = 12 | result = 0002fadc | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001077c | INSTR = 01412483 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002fae4
WB  : PC = 00010778 | INSTR = 01812403 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1409 -----
RESPONSE : addr=0002fae4 data=00020012 pc=0001077c

forwA 0002fad0, forwB 00000035, imm 0000000c, pc 00010780, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000035
ex_mem_rd1 0002fad0, ex_mem_rd2 00000001
----- Cycle 1409 -----
IF  : PC = 00010788 | INSTR = 02010113
ID  : PC = 00010784 | INSTR = 00812a03 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x20 | imm = 8 | op_q = 0
EX  : PC = 00010780 | INSTR = 00c12983 | rs1 = x2 = 0002fad0 | rs2 = x12 = 00000035 | wbs = x19 | imm = 12 | result = 0002fadc | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001077c | INSTR = 01412483 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002fae4
WB  : PC = 00010778 | INSTR = 01812403 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fae4 | data = 00020012
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fae4 | rsp_data=00020012

----- Cycle 1410 -----
READ: addr=0002fadc data=00000000 pc=00010780

forwA 0002fad0, forwB 0002fbbc, imm 00000008, pc 00010784, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00000035
----- Cycle 1410 -----
IF  : PC = 0001078c | INSTR = 00008067
ID  : PC = 00010788 | INSTR = 02010113 | rs1 = x2 = 0002fad0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 32 | op_q = 4
EX  : PC = 00010784 | INSTR = 00812a03 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x20 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010780 | INSTR = 00c12983 | wbs = x19 | mem_addr = 0002fadc | wbv = 00000001 | result 0002fadc
WB  : PC = 0001077c | INSTR = 01412483 | wbs = x9 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 0002fadc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 0002faf3  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fadc | tag=    381 | set_idx= 6 | block_off=28

forwA 0002fad0, forwB 0002fbbc, imm 00000008, pc 00010784, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00000035
----- Cycle 1411 -----
IF  : PC = 0001078c | INSTR = 00008067
ID  : PC = 00010788 | INSTR = 02010113 | rs1 = x2 = 0002fad0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 32 | op_q = 4
EX  : PC = 00010784 | INSTR = 00812a03 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x20 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010780 | INSTR = 00c12983 | wbs = x19 | mem_addr = 00000000 | wbv = 00000001 | result 0002fadc
WB  : PC = 0001077c | INSTR = 01412483 | wbs = x9 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1412 -----
RESPONSE : addr=0002fadc data=00000025 pc=00010780

forwA 0002fad0, forwB 0002fbbc, imm 00000008, pc 00010784, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0002fbbc
ex_mem_rd1 0002fad0, ex_mem_rd2 00000035
----- Cycle 1412 -----
IF  : PC = 0001078c | INSTR = 00008067
ID  : PC = 00010788 | INSTR = 02010113 | rs1 = x2 = 0002fad0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 32 | op_q = 4
EX  : PC = 00010784 | INSTR = 00812a03 | rs1 = x2 = 0002fad0 | rs2 = x8 = 0002fbbc | wbs = x20 | imm = 8 | result = 0002fad8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010780 | INSTR = 00c12983 | wbs = x19 | mem_addr = 00000000 | wbv = 00000001 | result 0002fadc
WB  : PC = 0001077c | INSTR = 01412483 | wbs = x9 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fadc | data = 00000025
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fadc | rsp_data=00000025

----- Cycle 1413 -----
READ: addr=0002fad8 data=00000000 pc=00010784

forwA 0002fad0, forwB 00000000, imm 00000020, pc 00010788, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0002fbbc
----- Cycle 1413 -----
IF  : PC = 00010790 | INSTR = 01212823
ID  : PC = 0001078c | INSTR = 00008067 | rs1 = x1 = 00010424 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010788 | INSTR = 02010113 | rs1 = x2 = 0002fad0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 32 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010784 | INSTR = 00812a03 | wbs = x20 | mem_addr = 0002fad8 | wbv = 00000001 | result 0002fad8
WB  : PC = 00010780 | INSTR = 00c12983 | wbs = x19 | wbd = 00000025 | wbv = 00000001
MemReq : addr = 0002fad8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 0002faf0  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fad8 | tag=    381 | set_idx= 6 | block_off=24

forwA 0002fad0, forwB 00000000, imm 00000020, pc 00010788, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0002fbbc
----- Cycle 1414 -----
IF  : PC = 00010790 | INSTR = 01212823
ID  : PC = 0001078c | INSTR = 00008067 | rs1 = x1 = 00010424 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010788 | INSTR = 02010113 | rs1 = x2 = 0002fad0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 32 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010784 | INSTR = 00812a03 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 0002fad8
WB  : PC = 00010780 | INSTR = 00c12983 | wbs = x19 | wbd = 00000025 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1415 -----
RESPONSE : addr=0002fad8 data=0002ffc4 pc=00010784

forwA 0002fad0, forwB 00000000, imm 00000020, pc 00010788, op_q 4, f3 0, f7 1
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0002fbbc
----- Cycle 1415 -----
IF  : PC = 00010790 | INSTR = 01212823
ID  : PC = 0001078c | INSTR = 00008067 | rs1 = x1 = 00010424 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010788 | INSTR = 02010113 | rs1 = x2 = 0002fad0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 32 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010784 | INSTR = 00812a03 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 0002fad8
WB  : PC = 00010780 | INSTR = 00c12983 | wbs = x19 | wbd = 00000025 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fad8 | data = 0002ffc4
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fad8 | rsp_data=0002ffc4

forwA 00010424, forwB 00000000, imm 00000000, pc 0001078c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010424, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 00000000
----- Cycle 1416 -----
IF  : PC = 00010794 | INSTR = 02d00793
ID  : PC = 00010790 | INSTR = 01212823 | rs1 = x2 = 0002fad0 | rs2 = x18 = 0000000c | wbs = x16 | imm = 16 | op_q = 8
EX  : PC = 0001078c | INSTR = 00008067 | rs1 = x1 = 00010424 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010790 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010788 | INSTR = 02010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010784 | INSTR = 00812a03 | wbs = x20 | wbd = 0002ffc4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 00000001  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fad0, forwB 0000000c, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fad0, id_ex_rd2 0000000c
ex_mem_rd1 00010424, ex_mem_rd2 00000000
----- Cycle 1417 -----
IF  : PC = 00010424 | INSTR = 00010593
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fad0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001078c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010790
WB  : PC = 00010788 | INSTR = 02010113 | wbs = x2 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002fad0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fad0, ex_mem_rd2 0000000c
----- Cycle 1418 -----
IF  : PC = 00010428 | INSTR = 00040513
ID  : PC = 00010424 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fad0
WB  : PC = 0001078c | INSTR = 00008067 | wbs = x0 | wbd = 00010790 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010424, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1419 -----
IF  : PC = 0001042c | INSTR = e15ff0ef
ID  : PC = 00010428 | INSTR = 00040513 | rs1 = x8 = 0002fbbc | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010424 | INSTR = 00010593 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fad0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbc, forwB 00000000, imm 00000000, pc 00010428, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1420 -----
IF  : PC = 00010430 | INSTR = 00050413
ID  : PC = 0001042c | INSTR = e15ff0ef | rs1 = x31 = 00000000 | rs2 = x21 = 0002ffc8 | wbs = x1 | imm = 4294966804 | op_q = 27
EX  : PC = 00010428 | INSTR = 00040513 | rs1 = x8 = 0002fbbc | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010424 | INSTR = 00010593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 0002ffc8, imm fffffe14, pc 0001042c, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 0002ffc8
ex_mem_rd1 0002fbbc, ex_mem_rd2 00000000
----- Cycle 1421 -----
IF  : PC = 00010434 | INSTR = 000a8a13
ID  : PC = 00010430 | INSTR = 00050413 | rs1 = x10 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 0001042c | INSTR = e15ff0ef | rs1 = x31 = 00000000 | rs2 = x21 = 0002ffc8 | wbs = x1 | imm = 4294966804 | result = 00010430 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010428 | INSTR = 00040513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbc
WB  : PC = 00010424 | INSTR = 00010593 | wbs = x11 | wbd = 0002faf0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002faf0  a1: 00000001  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 0002ffc8
----- Cycle 1422 -----
IF  : PC = 00010240 | INSTR = 0005c783
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001042c | INSTR = e15ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010430
WB  : PC = 00010428 | INSTR = 00040513 | wbs = x10 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002faf0  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1423 -----
IF  : PC = 00010244 | INSTR = 00078c63
ID  : PC = 00010240 | INSTR = 0005c783 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 0001042c | INSTR = e15ff0ef | wbs = x1 | wbd = 00010430 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010424   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010240, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1424 -----
IF  : PC = 00010248 | INSTR = 00f50023
ID  : PC = 00010244 | INSTR = 00078c63 | rs1 = x15 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | op_q = 24
EX  : PC = 00010240 | INSTR = 0005c783 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1425 -----
READ: addr=0002faf0 data=00000000 pc=00010240

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1425 -----
IF  : PC = 00010248 | INSTR = 00f50023
ID  : PC = 00010244 | INSTR = 00078c63 | rs1 = x15 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010240 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002faf0 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002faf0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf0 | tag=    381 | set_idx= 7 | block_off=16

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1426 -----
IF  : PC = 00010248 | INSTR = 00f50023
ID  : PC = 00010244 | INSTR = 00078c63 | rs1 = x15 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010240 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1427 -----
RESPONSE : addr=0002faf0 data=0035352d pc=00010240

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1427 -----
IF  : PC = 00010248 | INSTR = 00f50023
ID  : PC = 00010244 | INSTR = 00078c63 | rs1 = x15 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010240 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf0 | data = 0035352d
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf0 | rsp_data=0035352d

forwA 0000002d, forwB 00000000, imm 00000018, pc 00010244, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1428 -----
IF  : PC = 0001024c | INSTR = 00150513
ID  : PC = 00010248 | INSTR = 00f50023 | rs1 = x10 = 0002fbbc | rs2 = x15 = 0002faf1 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010244 | INSTR = 00078c63 | rs1 = x15 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x24 | imm = 24 | result = 0000002d | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf1
WB  : PC = 00010240 | INSTR = 0005c783 | wbs = x15 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0002faf1
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbc, forwB 0000002d, imm 00000000, pc 00010248, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 0000002d
ex_mem_rd1 0000002d, ex_mem_rd2 00000000
----- Cycle 1429 -----
IF  : PC = 00010250 | INSTR = 00158593
ID  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbc | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 00010248 | INSTR = 00f50023 | rs1 = x10 = 0002fbbc | rs2 = x15 = 0000002d | wbs = x0 | imm = 0 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010244 | INSTR = 00078c63 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0000002d
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf1 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1430 -----
WRITE: addr=0002fbbc data=0000002d pc=00010248

forwA 0002fbbc, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 00010430
ex_mem_rd1 0002fbbc, ex_mem_rd2 0000002d
----- Cycle 1430 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbc | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbd | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 0002fbbc | wbv = 00000000 | result 0002fbbc
WB  : PC = 00010244 | INSTR = 00078c63 | wbs = x24 | wbd = 0000002d | wbv = 00000000
MemReq : addr = 0002fbbc | data = 0000002d
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbc | tag=    381 | set_idx=13 | block_off=28

forwA 0002fbbc, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 00010430
ex_mem_rd1 0002fbbc, ex_mem_rd2 0000002d
----- Cycle 1431 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbc | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbd | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbc
WB  : PC = 00010244 | INSTR = 00078c63 | wbs = x24 | wbd = 0000002d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1432 -----
RESPONSE : addr=0002fbbc data=0000002d pc=00010248

forwA 0002fbbc, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 00010430
ex_mem_rd1 0002fbbc, ex_mem_rd2 0000002d
----- Cycle 1432 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbc | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbd | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbc
WB  : PC = 00010244 | INSTR = 00078c63 | wbs = x24 | wbd = 0000002d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbc | data = 0000002d
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbc | rsp_data=0000002d

forwA 0002faf0, forwB 00010430, imm 00000001, pc 00010250, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00010430
ex_mem_rd1 0002fbbc, ex_mem_rd2 00010430
----- Cycle 1433 -----
IF  : PC = 00010258 | INSTR = fe0798e3
ID  : PC = 00010254 | INSTR = 0005c783 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf0 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | result = 0002faf1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001024c | INSTR = 00150513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbd
WB  : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | wbd = 0002fbbc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf1, forwB 00000000, imm 00000000, pc 00010254, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00010430
----- Cycle 1434 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010254 | INSTR = 0005c783 | rs1 = x11 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf1 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010250 | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 0001024c | INSTR = 00150513 | wbs = x10 | wbd = 0002fbbd | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbc  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1435 -----
READ: addr=0002faf1 data=00000000 pc=00010254

forwA 0000002d, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1435 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002faf1 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 0002faf1 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf0  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf1 | tag=    381 | set_idx= 7 | block_off=17

forwA 0000002d, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1436 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1437 -----
RESPONSE : addr=0002faf1 data=00003535 pc=00010254

forwA 0000002d, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00000000
----- Cycle 1437 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf1
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf1 | data = 00003535
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf1 | rsp_data=00003535

forwA 00000035, forwB 00000000, imm fffffff0, pc 00010258, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0000002d, ex_mem_rd2 00000000
----- Cycle 1438 -----
IF  : PC = 00010260 | INSTR = f5010113
ID  : PC = 0001025c | INSTR = 00008067 | rs1 = x1 = 00010430 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 0000002d | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | result = 00000035 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000002d
WB  : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000002d
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010430, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010430, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1439 -----
IF  : PC = 00010248 | INSTR = 00f50023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010430 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010258 | INSTR = fe0798e3 | wbs = x17 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000002d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010430, ex_mem_rd2 00000000
----- Cycle 1440 -----
IF  : PC = 0001024c | INSTR = 00150513
ID  : PC = 00010248 | INSTR = 00f50023 | rs1 = x10 = 0002fbbd | rs2 = x15 = 00000035 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010430
WB  : PC = 00010258 | INSTR = fe0798e3 | wbs = x17 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbd, forwB 00000035, imm 00000000, pc 00010248, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1441 -----
IF  : PC = 00010250 | INSTR = 00158593
ID  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbd | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 00010248 | INSTR = 00f50023 | rs1 = x10 = 0002fbbd | rs2 = x15 = 00000035 | wbs = x0 | imm = 0 | result = 0002fbbd | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010430 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1442 -----
WRITE: addr=0002fbbd data=00000035 pc=00010248

forwA 0002fbbd, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 00010430
ex_mem_rd1 0002fbbd, ex_mem_rd2 00000035
----- Cycle 1442 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf1 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbd | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbe | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 0002fbbd | wbv = 00000000 | result 0002fbbd
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fbbd | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbd | tag=    381 | set_idx=13 | block_off=29

forwA 0002fbbd, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 00010430
ex_mem_rd1 0002fbbd, ex_mem_rd2 00000035
----- Cycle 1443 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf1 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbd | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbe | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbd
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1444 -----
RESPONSE : addr=0002fbbd data=7d000035 pc=00010248

forwA 0002fbbd, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 00010430
ex_mem_rd1 0002fbbd, ex_mem_rd2 00000035
----- Cycle 1444 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf1 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbd | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbe | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbd
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbd | data = 7d000035
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbd | rsp_data=7d000035

forwA 0002faf1, forwB 00010430, imm 00000001, pc 00010250, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00010430
ex_mem_rd1 0002fbbd, ex_mem_rd2 00010430
----- Cycle 1445 -----
IF  : PC = 00010258 | INSTR = fe0798e3
ID  : PC = 00010254 | INSTR = 0005c783 | rs1 = x11 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf1 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | result = 0002faf2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001024c | INSTR = 00150513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbe
WB  : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | wbd = 0002fbbd | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf2, forwB 00000000, imm 00000000, pc 00010254, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf1, id_ex_rd2 00000000
ex_mem_rd1 0002faf1, ex_mem_rd2 00010430
----- Cycle 1446 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010254 | INSTR = 0005c783 | rs1 = x11 = 0002faf1 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010250 | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 0001024c | INSTR = 00150513 | wbs = x10 | wbd = 0002fbbe | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbd  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1447 -----
READ: addr=0002faf2 data=00000000 pc=00010254

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1447 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002faf2 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 0002faf2 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf1  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf2 | tag=    381 | set_idx= 7 | block_off=18

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1448 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1449 -----
RESPONSE : addr=0002faf2 data=00000035 pc=00010254

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00000000
----- Cycle 1449 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf2
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf2 | data = 00000035
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf2 | rsp_data=00000035

forwA 00000035, forwB 00000000, imm fffffff0, pc 00010258, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1450 -----
IF  : PC = 00010260 | INSTR = f5010113
ID  : PC = 0001025c | INSTR = 00008067 | rs1 = x1 = 00010430 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | result = 00000035 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010430, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010430, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1451 -----
IF  : PC = 00010248 | INSTR = 00f50023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010430 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010258 | INSTR = fe0798e3 | wbs = x17 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00010430, ex_mem_rd2 00000000
----- Cycle 1452 -----
IF  : PC = 0001024c | INSTR = 00150513
ID  : PC = 00010248 | INSTR = 00f50023 | rs1 = x10 = 0002fbbe | rs2 = x15 = 00000035 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00010430
WB  : PC = 00010258 | INSTR = fe0798e3 | wbs = x17 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbe, forwB 00000035, imm 00000000, pc 00010248, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1453 -----
IF  : PC = 00010250 | INSTR = 00158593
ID  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbe | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | op_q = 4
EX  : PC = 00010248 | INSTR = 00f50023 | rs1 = x10 = 0002fbbe | rs2 = x15 = 00000035 | wbs = x0 | imm = 0 | result = 0002fbbe | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00010430 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1454 -----
WRITE: addr=0002fbbe data=00000035 pc=00010248

forwA 0002fbbe, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 00010430
ex_mem_rd1 0002fbbe, ex_mem_rd2 00000035
----- Cycle 1454 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf2 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbe | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 0002fbbe | wbv = 00000000 | result 0002fbbe
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fbbe | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbe | tag=    381 | set_idx=13 | block_off=30

forwA 0002fbbe, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 00010430
ex_mem_rd1 0002fbbe, ex_mem_rd2 00000035
----- Cycle 1455 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf2 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbe | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbe
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1456 -----
RESPONSE : addr=0002fbbe data=017d0035 pc=00010248

forwA 0002fbbe, forwB 00010430, imm 00000001, pc 0001024c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 00010430
ex_mem_rd1 0002fbbe, ex_mem_rd2 00000035
----- Cycle 1456 -----
IF  : PC = 00010254 | INSTR = 0005c783
ID  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf2 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 0001024c | INSTR = 00150513 | rs1 = x10 = 0002fbbe | rs2 = x1 = 00010430 | wbs = x10 | imm = 1 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbe
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbe | data = 017d0035
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbe | rsp_data=017d0035

forwA 0002faf2, forwB 00010430, imm 00000001, pc 00010250, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00010430
ex_mem_rd1 0002fbbe, ex_mem_rd2 00010430
----- Cycle 1457 -----
IF  : PC = 00010258 | INSTR = fe0798e3
ID  : PC = 00010254 | INSTR = 0005c783 | rs1 = x11 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010250 | INSTR = 00158593 | rs1 = x11 = 0002faf2 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | result = 0002faf3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001024c | INSTR = 00150513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbf
WB  : PC = 00010248 | INSTR = 00f50023 | wbs = x0 | wbd = 0002fbbe | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf3, forwB 00000000, imm 00000000, pc 00010254, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 0002faf2, id_ex_rd2 00000000
ex_mem_rd1 0002faf2, ex_mem_rd2 00010430
----- Cycle 1458 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010254 | INSTR = 0005c783 | rs1 = x11 = 0002faf2 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 0002faf3 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010250 | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 0001024c | INSTR = 00150513 | wbs = x10 | wbd = 0002fbbf | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbe  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1459 -----
READ: addr=0002faf3 data=00000000 pc=00010254

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1459 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 0002faf3 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 0002faf3 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf2  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002faf3 | tag=    381 | set_idx= 7 | block_off=19

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1460 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1461 -----
RESPONSE : addr=0002faf3 data=00000000 pc=00010254

forwA 00000035, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002faf3, ex_mem_rd2 00000000
----- Cycle 1461 -----
IF  : PC = 0001025c | INSTR = 00008067
ID  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 0002faf3
WB  : PC = 00010250 | INSTR = 00158593 | wbs = x11 | wbd = 0002faf3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002faf3 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002faf3 | rsp_data=00000000

forwA 00000000, forwB 00000000, imm fffffff0, pc 00010258, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 1462 -----
IF  : PC = 00010260 | INSTR = f5010113
ID  : PC = 0001025c | INSTR = 00008067 | rs1 = x1 = 00010430 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010258 | INSTR = fe0798e3 | rs1 = x15 = 00000035 | rs2 = x0 = 00000000 | wbs = x17 | imm = 4294967280 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010254 | INSTR = 0005c783 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000035
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00010430, forwB 00000000, imm 00000000, pc 0001025c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010430, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1463 -----
IF  : PC = 00010264 | INSTR = 0a112623
ID  : PC = 00010260 | INSTR = f5010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967120 | op_q = 4
EX  : PC = 0001025c | INSTR = 00008067 | rs1 = x1 = 00010430 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010260 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010258 | INSTR = fe0798e3 | wbs = x17 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 0002faf2, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 00010430, ex_mem_rd2 00000000
----- Cycle 1464 -----
IF  : PC = 00010430 | INSTR = 00050413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001025c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010260
WB  : PC = 00010258 | INSTR = fe0798e3 | wbs = x17 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002faf2
----- Cycle 1465 -----
IF  : PC = 00010434 | INSTR = 000a8a13
ID  : PC = 00010430 | INSTR = 00050413 | rs1 = x10 = 0002fbbf | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 0001025c | INSTR = 00008067 | wbs = x0 | wbd = 00010260 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbf, forwB 00000000, imm 00000000, pc 00010430, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1466 -----
IF  : PC = 00010438 | INSTR = f9dff06f
ID  : PC = 00010434 | INSTR = 000a8a13 | rs1 = x21 = 0002ffc8 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | op_q = 4
EX  : PC = 00010430 | INSTR = 00050413 | rs1 = x10 = 0002fbbf | rs2 = x0 = 00000000 | wbs = x8 | imm = 0 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffc8, forwB 00000000, imm 00000000, pc 00010434, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffc8, id_ex_rd2 00000000
ex_mem_rd1 0002fbbf, ex_mem_rd2 00000000
----- Cycle 1467 -----
IF  : PC = 0001043c | INSTR = 09712623
ID  : PC = 00010438 | INSTR = f9dff06f | rs1 = x31 = 00000000 | rs2 = x29 = 00000000 | wbs = x0 | imm = 4294967196 | op_q = 27
EX  : PC = 00010434 | INSTR = 000a8a13 | rs1 = x21 = 0002ffc8 | rs2 = x0 = 00000000 | wbs = x20 | imm = 0 | result = 0002ffc8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010430 | INSTR = 00050413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbf
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm ffffff9c, pc 00010438, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffc8, ex_mem_rd2 00000000
----- Cycle 1468 -----
IF  : PC = 00010440 | INSTR = 00148493
ID  : PC = 0001043c | INSTR = 09712623 | rs1 = x2 = 0002faf0 | rs2 = x23 = 00000000 | wbs = x12 | imm = 140 | op_q = 8
EX  : PC = 00010438 | INSTR = f9dff06f | rs1 = x31 = 00000000 | rs2 = x29 = 00000000 | wbs = x0 | imm = 4294967196 | result = 0001043c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010434 | INSTR = 000a8a13 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffc8
WB  : PC = 00010430 | INSTR = 00050413 | wbs = x8 | wbd = 0002fbbf | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1469 -----
IF  : PC = 000103d4 | INSTR = 00048593
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010438 | INSTR = f9dff06f | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 0001043c
WB  : PC = 00010434 | INSTR = 000a8a13 | wbs = x20 | wbd = 0002ffc8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc4  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1470 -----
IF  : PC = 000103d8 | INSTR = 0a412483
ID  : PC = 000103d4 | INSTR = 00048593 | rs1 = x9 = 00020012 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 00010438 | INSTR = f9dff06f | wbs = x0 | wbd = 0001043c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020012, forwB 00000000, imm 00000000, pc 000103d4, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020012, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1471 -----
IF  : PC = 000103dc | INSTR = 09412a83
ID  : PC = 000103d8 | INSTR = 0a412483 | rs1 = x2 = 0002faf0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 164 | op_q = 0
EX  : PC = 000103d4 | INSTR = 00048593 | rs1 = x9 = 00020012 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00020012 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 000000a4, pc 000103d8, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00020012, ex_mem_rd2 00000000
----- Cycle 1472 -----
IF  : PC = 000103e0 | INSTR = 09012b03
ID  : PC = 000103dc | INSTR = 09412a83 | rs1 = x2 = 0002faf0 | rs2 = x20 = 0002ffc8 | wbs = x21 | imm = 148 | op_q = 0
EX  : PC = 000103d8 | INSTR = 0a412483 | rs1 = x2 = 0002faf0 | rs2 = x4 = 00000000 | wbs = x9 | imm = 164 | result = 0002fb94 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103d4 | INSTR = 00048593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020012
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1473 -----
READ: addr=0002fb94 data=00000000 pc=000103d8

forwA 0002faf0, forwB 0002ffc8, imm 00000094, pc 000103dc, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002ffc8
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1473 -----
IF  : PC = 000103e4 | INSTR = ec1ff06f
ID  : PC = 000103e0 | INSTR = 09012b03 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x22 | imm = 144 | op_q = 0
EX  : PC = 000103dc | INSTR = 09412a83 | rs1 = x2 = 0002faf0 | rs2 = x20 = 0002ffc8 | wbs = x21 | imm = 148 | result = 0002fb84 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103d8 | INSTR = 0a412483 | wbs = x9 | mem_addr = 0002fb94 | wbv = 00000001 | result 0002fb94
WB  : PC = 000103d4 | INSTR = 00048593 | wbs = x11 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 0002fb94 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 0002faf3  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb94 | tag=    381 | set_idx=12 | block_off=20

forwA 0002faf0, forwB 0002ffc8, imm 00000094, pc 000103dc, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002ffc8
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1474 -----
IF  : PC = 000103e4 | INSTR = ec1ff06f
ID  : PC = 000103e0 | INSTR = 09012b03 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x22 | imm = 144 | op_q = 0
EX  : PC = 000103dc | INSTR = 09412a83 | rs1 = x2 = 0002faf0 | rs2 = x20 = 0002ffc8 | wbs = x21 | imm = 148 | result = 0002fb84 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103d8 | INSTR = 0a412483 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb94
WB  : PC = 000103d4 | INSTR = 00048593 | wbs = x11 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1475 -----
RESPONSE : addr=0002fb94 data=00000000 pc=000103d8

forwA 0002faf0, forwB 0002ffc8, imm 00000094, pc 000103dc, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002ffc8
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1475 -----
IF  : PC = 000103e4 | INSTR = ec1ff06f
ID  : PC = 000103e0 | INSTR = 09012b03 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x22 | imm = 144 | op_q = 0
EX  : PC = 000103dc | INSTR = 09412a83 | rs1 = x2 = 0002faf0 | rs2 = x20 = 0002ffc8 | wbs = x21 | imm = 148 | result = 0002fb84 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103d8 | INSTR = 0a412483 | wbs = x9 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb94
WB  : PC = 000103d4 | INSTR = 00048593 | wbs = x11 | wbd = 00020012 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb94 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb94 | rsp_data=00000000

----- Cycle 1476 -----
READ: addr=0002fb84 data=00000000 pc=000103dc

forwA 0002faf0, forwB 0002faf2, imm 00000090, pc 000103e0, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf0, ex_mem_rd2 0002ffc8
----- Cycle 1476 -----
IF  : PC = 000103e8 | INSTR = 00148493
ID  : PC = 000103e4 | INSTR = ec1ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 00010430 | wbs = x0 | imm = 4294966976 | op_q = 27
EX  : PC = 000103e0 | INSTR = 09012b03 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x22 | imm = 144 | result = 0002fb80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103dc | INSTR = 09412a83 | wbs = x21 | mem_addr = 0002fb84 | wbv = 00000001 | result 0002fb84
WB  : PC = 000103d8 | INSTR = 0a412483 | wbs = x9 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb84 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00020012  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb84 | tag=    381 | set_idx=12 | block_off= 4

forwA 0002faf0, forwB 0002faf2, imm 00000090, pc 000103e0, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf0, ex_mem_rd2 0002ffc8
----- Cycle 1477 -----
IF  : PC = 000103e8 | INSTR = 00148493
ID  : PC = 000103e4 | INSTR = ec1ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 00010430 | wbs = x0 | imm = 4294966976 | op_q = 27
EX  : PC = 000103e0 | INSTR = 09012b03 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x22 | imm = 144 | result = 0002fb80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103dc | INSTR = 09412a83 | wbs = x21 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb84
WB  : PC = 000103d8 | INSTR = 0a412483 | wbs = x9 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1478 -----
RESPONSE : addr=0002fb84 data=00000000 pc=000103dc

forwA 0002faf0, forwB 0002faf2, imm 00000090, pc 000103e0, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf0, ex_mem_rd2 0002ffc8
----- Cycle 1478 -----
IF  : PC = 000103e8 | INSTR = 00148493
ID  : PC = 000103e4 | INSTR = ec1ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 00010430 | wbs = x0 | imm = 4294966976 | op_q = 27
EX  : PC = 000103e0 | INSTR = 09012b03 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x22 | imm = 144 | result = 0002fb80 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103dc | INSTR = 09412a83 | wbs = x21 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb84
WB  : PC = 000103d8 | INSTR = 0a412483 | wbs = x9 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb84 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb84 | rsp_data=00000000

----- Cycle 1479 -----
READ: addr=0002fb80 data=00000000 pc=000103e0

forwA 00000000, forwB 00010430, imm fffffec0, pc 000103e4, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010430
ex_mem_rd1 0002faf0, ex_mem_rd2 0002faf2
----- Cycle 1479 -----
IF  : PC = 000103ec | INSTR = 004a0793
ID  : PC = 000103e8 | INSTR = 00148493 | rs1 = x9 = 00000000 | rs2 = x1 = 00010430 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000103e4 | INSTR = ec1ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 00010430 | wbs = x0 | imm = 4294966976 | result = 000103e8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103e0 | INSTR = 09012b03 | wbs = x22 | mem_addr = 0002fb80 | wbv = 00000001 | result 0002fb80
WB  : PC = 000103dc | INSTR = 09412a83 | wbs = x21 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb80 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 0002ffc8
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb80 | tag=    381 | set_idx=12 | block_off= 0

forwA 00000000, forwB 00010430, imm fffffec0, pc 000103e4, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010430
ex_mem_rd1 0002faf0, ex_mem_rd2 0002faf2
----- Cycle 1480 -----
IF  : PC = 000103ec | INSTR = 004a0793
ID  : PC = 000103e8 | INSTR = 00148493 | rs1 = x9 = 00000000 | rs2 = x1 = 00010430 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000103e4 | INSTR = ec1ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 00010430 | wbs = x0 | imm = 4294966976 | result = 000103e8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103e0 | INSTR = 09012b03 | wbs = x22 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb80
WB  : PC = 000103dc | INSTR = 09412a83 | wbs = x21 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1481 -----
RESPONSE : addr=0002fb80 data=00000000 pc=000103e0

forwA 00000000, forwB 00010430, imm fffffec0, pc 000103e4, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010430
ex_mem_rd1 0002faf0, ex_mem_rd2 0002faf2
----- Cycle 1481 -----
IF  : PC = 000103ec | INSTR = 004a0793
ID  : PC = 000103e8 | INSTR = 00148493 | rs1 = x9 = 00000000 | rs2 = x1 = 00010430 | wbs = x9 | imm = 1 | op_q = 4
EX  : PC = 000103e4 | INSTR = ec1ff06f | rs1 = x31 = 00000000 | rs2 = x1 = 00010430 | wbs = x0 | imm = 4294966976 | result = 000103e8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103e0 | INSTR = 09012b03 | wbs = x22 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb80
WB  : PC = 000103dc | INSTR = 09412a83 | wbs = x21 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb80 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb80 | rsp_data=00000000

forwA 00000000, forwB 00010430, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00010430
ex_mem_rd1 00000000, ex_mem_rd2 00010430
----- Cycle 1482 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000103e4 | INSTR = ec1ff06f | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000103e8
WB  : PC = 000103e0 | INSTR = 09012b03 | wbs = x22 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00010430
----- Cycle 1483 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020012 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000103e4 | INSTR = ec1ff06f | wbs = x0 | wbd = 000103e8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020012, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 00020012, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1484 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020012 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020012 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1485 -----
READ: addr=00020012 data=00000000 pc=000102a4

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020012, ex_mem_rd2 00000000
----- Cycle 1485 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020012 | wbv = 00000001 | result 00020012
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00020012 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020012 | tag=    256 | set_idx= 0 | block_off=18

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020012, ex_mem_rd2 00000000
----- Cycle 1486 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020012
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1487 -----
RESPONSE : addr=00020012 data=04c8000a pc=000102a4

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00020012, ex_mem_rd2 00000000
----- Cycle 1487 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020012
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020012 | data = 04c8000a
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020012 | rsp_data=04c8000a

forwA 0000000a, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1488 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 0000000a | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1489 -----
IF  : PC = 00010290 | INSTR = 05378063
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1490 -----
IF  : PC = 00010294 | INSTR = 00f40023
ID  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000000a | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000a, forwB 00000025, imm 00000040, pc 00010290, op_q 24, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000025
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1491 -----
IF  : PC = 00010298 | INSTR = 00140413
ID  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbbf | rs2 = x15 = 0000000a | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010290 | INSTR = 05378063 | rs1 = x15 = 0000000a | rs2 = x19 = 00000025 | wbs = x0 | imm = 64 | result = ffffffe5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbf, forwB 0000000a, imm 00000000, pc 00010294, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 0000000a
ex_mem_rd1 0000000a, ex_mem_rd2 00000025
----- Cycle 1492 -----
IF  : PC = 0001029c | INSTR = 00158593
ID  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 00010430 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010294 | INSTR = 00f40023 | rs1 = x8 = 0002fbbf | rs2 = x15 = 0000000a | wbs = x0 | imm = 0 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010290 | INSTR = 05378063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result ffffffe5
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1493 -----
WRITE: addr=0002fbbf data=0000000a pc=00010294

forwA 0002fbbf, forwB 00010430, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 00010430
ex_mem_rd1 0002fbbf, ex_mem_rd2 0000000a
----- Cycle 1493 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020012 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 00010430 | wbs = x8 | imm = 1 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 0002fbbf | wbv = 00000000 | result 0002fbbf
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = ffffffe5 | wbv = 00000000
MemReq : addr = 0002fbbf | data = 0000000a
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbf | tag=    381 | set_idx=13 | block_off=31

forwA 0002fbbf, forwB 00010430, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 00010430
ex_mem_rd1 0002fbbf, ex_mem_rd2 0000000a
----- Cycle 1494 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020012 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 00010430 | wbs = x8 | imm = 1 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbf
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = ffffffe5 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1495 -----
RESPONSE : addr=0002fbbf data=80017d0a pc=00010294

forwA 0002fbbf, forwB 00010430, imm 00000001, pc 00010298, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 00010430
ex_mem_rd1 0002fbbf, ex_mem_rd2 0000000a
----- Cycle 1495 -----
IF  : PC = 000102a0 | INSTR = 00190913
ID  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020012 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | op_q = 4
EX  : PC = 00010298 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 00010430 | wbs = x8 | imm = 1 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbf
WB  : PC = 00010290 | INSTR = 05378063 | wbs = x0 | wbd = ffffffe5 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbf | data = 80017d0a
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbf | rsp_data=80017d0a

forwA 00020012, forwB 00010430, imm 00000001, pc 0001029c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00020012, id_ex_rd2 00010430
ex_mem_rd1 0002fbbf, ex_mem_rd2 00010430
----- Cycle 1496 -----
IF  : PC = 000102a4 | INSTR = 0005c783
ID  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 0000000c | rs2 = x1 = 00010430 | wbs = x18 | imm = 1 | op_q = 4
EX  : PC = 0001029c | INSTR = 00158593 | rs1 = x11 = 00020012 | rs2 = x1 = 00010430 | wbs = x11 | imm = 1 | result = 00020013 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010298 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbc0
WB  : PC = 00010294 | INSTR = 00f40023 | wbs = x0 | wbd = 0002fbbf | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000c, forwB 00010430, imm 00000001, pc 000102a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000c, id_ex_rd2 00010430
ex_mem_rd1 00020012, ex_mem_rd2 00010430
----- Cycle 1497 -----
IF  : PC = 000102a8 | INSTR = fe0794e3
ID  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020012 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 0
EX  : PC = 000102a0 | INSTR = 00190913 | rs1 = x18 = 0000000c | rs2 = x1 = 00010430 | wbs = x18 | imm = 1 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001029c | INSTR = 00158593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00020013
WB  : PC = 00010298 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00020013, forwB 00000000, imm 00000000, pc 000102a4, op_q 0, f3 4, f7 0
forwA 1, forwB 0
id_ex_rd1 00020012, id_ex_rd2 00000000
ex_mem_rd1 0000000c, ex_mem_rd2 00010430
----- Cycle 1498 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000000a | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 000102a4 | INSTR = 0005c783 | rs1 = x11 = 00020012 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00020013 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0000000d
WB  : PC = 0001029c | INSTR = 00158593 | wbs = x11 | wbd = 00020013 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020012  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1499 -----
READ: addr=00020013 data=00000000 pc=000102a4

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00020013, ex_mem_rd2 00000000
----- Cycle 1499 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000000a | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00020013 | wbv = 00000001 | result 00020013
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000d | wbv = 00000001
MemReq : addr = 00020013 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000c  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=00020013 | tag=    256 | set_idx= 0 | block_off=19

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00020013, ex_mem_rd2 00000000
----- Cycle 1500 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000000a | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020013
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1501 -----
RESPONSE : addr=00020013 data=0104c800 pc=000102a4

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00020013, ex_mem_rd2 00000000
----- Cycle 1501 -----
IF  : PC = 000102ac | INSTR = 09c12983
ID  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000000a | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00020013
WB  : PC = 000102a0 | INSTR = 00190913 | wbs = x18 | wbd = 0000000d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00020013 | data = 0104c800
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=00020013 | rsp_data=0104c800

forwA 00000000, forwB 00000000, imm ffffffe8, pc 000102a8, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 1502 -----
IF  : PC = 000102b0 | INSTR = 09812a03
ID  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | op_q = 0
EX  : PC = 000102a8 | INSTR = fe0794e3 | rs1 = x15 = 0000000a | rs2 = x0 = 00000000 | wbs = x9 | imm = 4294967272 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 000102a4 | INSTR = 0005c783 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 0000000a
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 0000009c, pc 000102ac, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1503 -----
IF  : PC = 000102b4 | INSTR = 00040023
ID  : PC = 000102b0 | INSTR = 09812a03 | rs1 = x2 = 0002faf0 | rs2 = x24 = 00000000 | wbs = x20 | imm = 152 | op_q = 0
EX  : PC = 000102ac | INSTR = 09c12983 | rs1 = x2 = 0002faf0 | rs2 = x28 = 00000000 | wbs = x19 | imm = 156 | result = 0002fb8c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1504 -----
READ: addr=0002fb8c data=00000000 pc=000102ac

forwA 0002faf0, forwB 00000000, imm 00000098, pc 000102b0, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1504 -----
IF  : PC = 000102b8 | INSTR = 00090513
ID  : PC = 000102b4 | INSTR = 00040023 | rs1 = x8 = 0002fbc0 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000102b0 | INSTR = 09812a03 | rs1 = x2 = 0002faf0 | rs2 = x24 = 00000000 | wbs = x20 | imm = 152 | result = 0002fb88 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102ac | INSTR = 09c12983 | wbs = x19 | mem_addr = 0002fb8c | wbv = 00000001 | result 0002fb8c
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 0002fb8c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb8c | tag=    381 | set_idx=12 | block_off=12

forwA 0002faf0, forwB 00000000, imm 00000098, pc 000102b0, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1505 -----
IF  : PC = 000102b8 | INSTR = 00090513
ID  : PC = 000102b4 | INSTR = 00040023 | rs1 = x8 = 0002fbc0 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000102b0 | INSTR = 09812a03 | rs1 = x2 = 0002faf0 | rs2 = x24 = 00000000 | wbs = x20 | imm = 152 | result = 0002fb88 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102ac | INSTR = 09c12983 | wbs = x19 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb8c
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1506 -----
RESPONSE : addr=0002fb8c data=00000000 pc=000102ac

forwA 0002faf0, forwB 00000000, imm 00000098, pc 000102b0, op_q 0, f3 2, f7 4
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1506 -----
IF  : PC = 000102b8 | INSTR = 00090513
ID  : PC = 000102b4 | INSTR = 00040023 | rs1 = x8 = 0002fbc0 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 000102b0 | INSTR = 09812a03 | rs1 = x2 = 0002faf0 | rs2 = x24 = 00000000 | wbs = x20 | imm = 152 | result = 0002fb88 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102ac | INSTR = 09c12983 | wbs = x19 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb8c
WB  : PC = 000102a8 | INSTR = fe0794e3 | wbs = x9 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb8c | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb8c | rsp_data=00000000

----- Cycle 1507 -----
READ: addr=0002fb88 data=00000000 pc=000102b0

forwA 0002fbc0, forwB 00000000, imm 00000000, pc 000102b4, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbc0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1507 -----
IF  : PC = 000102bc | INSTR = 0ac12083
ID  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000102b4 | INSTR = 00040023 | rs1 = x8 = 0002fbc0 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | mem_addr = 0002fb88 | wbv = 00000001 | result 0002fb88
WB  : PC = 000102ac | INSTR = 09c12983 | wbs = x19 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb88 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000025  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb88 | tag=    381 | set_idx=12 | block_off= 8

forwA 0002fbc0, forwB 00000000, imm 00000000, pc 000102b4, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbc0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1508 -----
IF  : PC = 000102bc | INSTR = 0ac12083
ID  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000102b4 | INSTR = 00040023 | rs1 = x8 = 0002fbc0 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb88
WB  : PC = 000102ac | INSTR = 09c12983 | wbs = x19 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1509 -----
RESPONSE : addr=0002fb88 data=00000000 pc=000102b0

forwA 0002fbc0, forwB 00000000, imm 00000000, pc 000102b4, op_q 8, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbc0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1509 -----
IF  : PC = 000102bc | INSTR = 0ac12083
ID  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 000102b4 | INSTR = 00040023 | rs1 = x8 = 0002fbc0 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb88
WB  : PC = 000102ac | INSTR = 09c12983 | wbs = x19 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb88 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb88 | rsp_data=00000000

----- Cycle 1510 -----
WRITE: addr=0002fbc0 data=00000000 pc=000102b4

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1510 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 0002fbc0 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fbc0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 0002ffc8  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbc0 | tag=    381 | set_idx=14 | block_off= 0

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1511 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1512 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1513 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1514 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1515 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1516 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1517 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1518 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1519 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1520 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1521 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1522 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1523 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1524 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1525 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1526 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1527 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1528 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1529 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1530 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1531 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1532 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1533 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1534 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1535 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1536 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1537 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1538 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1539 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1540 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1541 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1542 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1543 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1544 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1545 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1546 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1547 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1548 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1549 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1550 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1551 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1552 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1553 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1554 -----
RESPONSE : addr=0002fbc0 data=00000000 pc=000102b4

forwA 0000000d, forwB 00000000, imm 00000000, pc 000102b8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 1554 -----
IF  : PC = 000102c0 | INSTR = 0a812403
ID  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | op_q = 0
EX  : PC = 000102b8 | INSTR = 00090513 | rs1 = x18 = 0000000d | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000102b0 | INSTR = 09812a03 | wbs = x20 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbc0 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbc0 | rsp_data=00000000

forwA 0002faf0, forwB 00000035, imm 000000ac, pc 000102bc, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000035
ex_mem_rd1 0000000d, ex_mem_rd2 00000000
----- Cycle 1555 -----
IF  : PC = 000102c4 | INSTR = 0a012903
ID  : PC = 000102c0 | INSTR = 0a812403 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fbc0 | wbs = x8 | imm = 168 | op_q = 0
EX  : PC = 000102bc | INSTR = 0ac12083 | rs1 = x2 = 0002faf0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 172 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102b8 | INSTR = 00090513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0000000d
WB  : PC = 000102b4 | INSTR = 00040023 | wbs = x0 | wbd = 0002fbc0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1556 -----
READ: addr=0002fb9c data=00000000 pc=000102bc

forwA 0002faf0, forwB 0002fbc0, imm 000000a8, pc 000102c0, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbc0
ex_mem_rd1 0002faf0, ex_mem_rd2 00000035
----- Cycle 1556 -----
IF  : PC = 000102c8 | INSTR = 0b010113
ID  : PC = 000102c4 | INSTR = 0a012903 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 160 | op_q = 0
EX  : PC = 000102c0 | INSTR = 0a812403 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fbc0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102bc | INSTR = 0ac12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 000102b8 | INSTR = 00090513 | wbs = x10 | wbd = 0000000d | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fbbf  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002faf0, forwB 0002fbc0, imm 000000a8, pc 000102c0, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbc0
ex_mem_rd1 0002faf0, ex_mem_rd2 00000035
----- Cycle 1557 -----
IF  : PC = 000102c8 | INSTR = 0b010113
ID  : PC = 000102c4 | INSTR = 0a012903 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 160 | op_q = 0
EX  : PC = 000102c0 | INSTR = 0a812403 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fbc0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102bc | INSTR = 0ac12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 000102b8 | INSTR = 00090513 | wbs = x10 | wbd = 0000000d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1558 -----
RESPONSE : addr=0002fb9c data=00010594 pc=000102bc

forwA 0002faf0, forwB 0002fbc0, imm 000000a8, pc 000102c0, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002fbc0
ex_mem_rd1 0002faf0, ex_mem_rd2 00000035
----- Cycle 1558 -----
IF  : PC = 000102c8 | INSTR = 0b010113
ID  : PC = 000102c4 | INSTR = 0a012903 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 160 | op_q = 0
EX  : PC = 000102c0 | INSTR = 0a812403 | rs1 = x2 = 0002faf0 | rs2 = x8 = 0002fbc0 | wbs = x8 | imm = 168 | result = 0002fb98 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102bc | INSTR = 0ac12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 000102b8 | INSTR = 00090513 | wbs = x10 | wbd = 0000000d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 00010594
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=00010594

----- Cycle 1559 -----
READ: addr=0002fb98 data=00000000 pc=000102c0

forwA 0002faf0, forwB 00000000, imm 000000a0, pc 000102c4, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002fbc0
----- Cycle 1559 -----
IF  : PC = 000102cc | INSTR = 00008067
ID  : PC = 000102c8 | INSTR = 0b010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 176 | op_q = 4
EX  : PC = 000102c4 | INSTR = 0a012903 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 160 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c0 | INSTR = 0a812403 | wbs = x8 | mem_addr = 0002fb98 | wbv = 00000001 | result 0002fb98
WB  : PC = 000102bc | INSTR = 0ac12083 | wbs = x1 | wbd = 00010594 | wbv = 00000001
MemReq : addr = 0002fb98 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010430   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb98 | tag=    381 | set_idx=12 | block_off=24

forwA 0002faf0, forwB 00000000, imm 000000a0, pc 000102c4, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002fbc0
----- Cycle 1560 -----
IF  : PC = 000102cc | INSTR = 00008067
ID  : PC = 000102c8 | INSTR = 0b010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 176 | op_q = 4
EX  : PC = 000102c4 | INSTR = 0a012903 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 160 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c0 | INSTR = 0a812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb98
WB  : PC = 000102bc | INSTR = 0ac12083 | wbs = x1 | wbd = 00010594 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1561 -----
RESPONSE : addr=0002fb98 data=0002fff0 pc=000102c0

forwA 0002faf0, forwB 00000000, imm 000000a0, pc 000102c4, op_q 0, f3 2, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002fbc0
----- Cycle 1561 -----
IF  : PC = 000102cc | INSTR = 00008067
ID  : PC = 000102c8 | INSTR = 0b010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 176 | op_q = 4
EX  : PC = 000102c4 | INSTR = 0a012903 | rs1 = x2 = 0002faf0 | rs2 = x0 = 00000000 | wbs = x18 | imm = 160 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c0 | INSTR = 0a812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb98
WB  : PC = 000102bc | INSTR = 0ac12083 | wbs = x1 | wbd = 00010594 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb98 | data = 0002fff0
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb98 | rsp_data=0002fff0

----- Cycle 1562 -----
READ: addr=0002fb90 data=00000000 pc=000102c4

forwA 0002faf0, forwB 0002faf2, imm 000000b0, pc 000102c8, op_q 4, f3 0, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1562 -----
IF  : PC = 000102d0 | INSTR = 0a912223
ID  : PC = 000102cc | INSTR = 00008067 | rs1 = x1 = 00010594 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000102c8 | INSTR = 0b010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 176 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c4 | INSTR = 0a012903 | wbs = x18 | mem_addr = 0002fb90 | wbv = 00000001 | result 0002fb90
WB  : PC = 000102c0 | INSTR = 0a812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 0002fb90 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb90 | tag=    381 | set_idx=12 | block_off=16

forwA 0002faf0, forwB 0002faf2, imm 000000b0, pc 000102c8, op_q 4, f3 0, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1563 -----
IF  : PC = 000102d0 | INSTR = 0a912223
ID  : PC = 000102cc | INSTR = 00008067 | rs1 = x1 = 00010594 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000102c8 | INSTR = 0b010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 176 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c4 | INSTR = 0a012903 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 000102c0 | INSTR = 0a812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1564 -----
RESPONSE : addr=0002fb90 data=00000000 pc=000102c4

forwA 0002faf0, forwB 0002faf2, imm 000000b0, pc 000102c8, op_q 4, f3 0, f7 5
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 0002faf2
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1564 -----
IF  : PC = 000102d0 | INSTR = 0a912223
ID  : PC = 000102cc | INSTR = 00008067 | rs1 = x1 = 00010594 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000102c8 | INSTR = 0b010113 | rs1 = x2 = 0002faf0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 176 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c4 | INSTR = 0a012903 | wbs = x18 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 000102c0 | INSTR = 0a812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb90 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb90 | rsp_data=00000000

forwA 00010594, forwB 00000000, imm 00000000, pc 000102cc, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010594, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 0002faf2
----- Cycle 1565 -----
IF  : PC = 000102d4 | INSTR = 09512a23
ID  : PC = 000102d0 | INSTR = 0a912223 | rs1 = x2 = 0002faf0 | rs2 = x9 = 00000000 | wbs = x4 | imm = 164 | op_q = 8
EX  : PC = 000102cc | INSTR = 00008067 | rs1 = x1 = 00010594 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000102d0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102c8 | INSTR = 0b010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 000102c4 | INSTR = 0a012903 | wbs = x18 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 0000000d  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002faf0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002faf0, id_ex_rd2 00000000
ex_mem_rd1 00010594, ex_mem_rd2 00000000
----- Cycle 1566 -----
IF  : PC = 00010594 | INSTR = 01014503
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002faf0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000102cc | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000102d0
WB  : PC = 000102c8 | INSTR = 0b010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002faf0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002faf0, ex_mem_rd2 00000000
----- Cycle 1567 -----
IF  : PC = 00010598 | INSTR = 02050063
ID  : PC = 00010594 | INSTR = 01014503 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x10 | imm = 16 | op_q = 0
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002faf0
WB  : PC = 000102cc | INSTR = 00008067 | wbs = x0 | wbd = 000102d0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm 00000010, pc 00010594, op_q 0, f3 4, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1568 -----
IF  : PC = 0001059c | INSTR = 40812c23
ID  : PC = 00010598 | INSTR = 02050063 | rs1 = x10 = 0000000d | rs2 = x0 = 00000000 | wbs = x0 | imm = 32 | op_q = 24
EX  : PC = 00010594 | INSTR = 01014503 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x10 | imm = 16 | result = 0002fbb0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002faf0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1569 -----
READ: addr=0002fbb0 data=00000000 pc=00010594

forwA 0000000d, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1569 -----
IF  : PC = 0001059c | INSTR = 40812c23
ID  : PC = 00010598 | INSTR = 02050063 | rs1 = x10 = 0000000d | rs2 = x0 = 00000000 | wbs = x0 | imm = 32 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010594 | INSTR = 01014503 | wbs = x10 | mem_addr = 0002fbb0 | wbv = 00000001 | result 0002fbb0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fbb0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb0 | tag=    381 | set_idx=13 | block_off=16

forwA 0000000d, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1570 -----
IF  : PC = 0001059c | INSTR = 40812c23
ID  : PC = 00010598 | INSTR = 02050063 | rs1 = x10 = 0000000d | rs2 = x0 = 00000000 | wbs = x0 | imm = 32 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010594 | INSTR = 01014503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1571 -----
RESPONSE : addr=0002fbb0 data=6c6c6548 pc=00010594

forwA 0000000d, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1571 -----
IF  : PC = 0001059c | INSTR = 40812c23
ID  : PC = 00010598 | INSTR = 02050063 | rs1 = x10 = 0000000d | rs2 = x0 = 00000000 | wbs = x0 | imm = 32 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0000000d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010594 | INSTR = 01014503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb0 | data = 6c6c6548
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb0 | rsp_data=6c6c6548

forwA 00000048, forwB 00000000, imm 00000020, pc 00010598, op_q 24, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 0000000d, id_ex_rd2 00000000
ex_mem_rd1 0000000d, ex_mem_rd2 00000000
----- Cycle 1572 -----
IF  : PC = 000105a0 | INSTR = 01110413
ID  : PC = 0001059c | INSTR = 40812c23 | rs1 = x2 = 0002fba0 | rs2 = x8 = 0002fff0 | wbs = x24 | imm = 1048 | op_q = 8
EX  : PC = 00010598 | INSTR = 02050063 | rs1 = x10 = 0000000d | rs2 = x0 = 00000000 | wbs = x0 | imm = 32 | result = 00000048 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0000000d
WB  : PC = 00010594 | INSTR = 01014503 | wbs = x10 | wbd = 00000048 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000d  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002fff0, imm 00000418, pc 0001059c, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002fff0
ex_mem_rd1 00000048, ex_mem_rd2 00000000
----- Cycle 1573 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 000105a0 | INSTR = 01110413 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x8 | imm = 17 | op_q = 4
EX  : PC = 0001059c | INSTR = 40812c23 | rs1 = x2 = 0002fba0 | rs2 = x8 = 0002fff0 | wbs = x24 | imm = 1048 | result = 0002ffb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010598 | INSTR = 02050063 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000048
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0000000d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1574 -----
WRITE: addr=0002ffb8 data=0002fff0 pc=0001059c

forwA 0002fba0, forwB 00000000, imm 00000011, pc 000105a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002fff0
----- Cycle 1574 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 000105a0 | INSTR = 01110413 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x8 | imm = 17 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001059c | INSTR = 40812c23 | wbs = x24 | mem_addr = 0002ffb8 | wbv = 00000000 | result 0002ffb8
WB  : PC = 00010598 | INSTR = 02050063 | wbs = x0 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 0002ffb8 | data = 0002fff0
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffb8 | tag=    383 | set_idx=13 | block_off=24

forwA 0002fba0, forwB 00000000, imm 00000011, pc 000105a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002fff0
----- Cycle 1575 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 000105a0 | INSTR = 01110413 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x8 | imm = 17 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001059c | INSTR = 40812c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffb8
WB  : PC = 00010598 | INSTR = 02050063 | wbs = x0 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1576 -----
RESPONSE : addr=0002ffb8 data=0002fff0 pc=0001059c

forwA 0002fba0, forwB 00000000, imm 00000011, pc 000105a0, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 0002fff0
----- Cycle 1576 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 000105a0 | INSTR = 01110413 | rs1 = x2 = 0002fba0 | rs2 = x17 = 00000000 | wbs = x8 | imm = 17 | result = 0002fbb1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001059c | INSTR = 40812c23 | wbs = x24 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffb8
WB  : PC = 00010598 | INSTR = 02050063 | wbs = x0 | wbd = 00000048 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffb8 | data = 0002fff0
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffb8 | rsp_data=0002fff0

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1577 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fff0 | rs2 = x1 = 00010594 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a0 | INSTR = 01110413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb1
WB  : PC = 0001059c | INSTR = 40812c23 | wbs = x24 | wbd = 0002ffb8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fff0, forwB 00010594, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00010594
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1578 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 000105a0 | INSTR = 01110413 | wbs = x8 | wbd = 0002fbb1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff0, ex_mem_rd2 00010594
----- Cycle 1579 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff0
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010594   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1580 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1581 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000048 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1582 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000048, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1582 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000048 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000048 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000048, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1583 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000048 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000048 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1584 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000048, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1584 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000048 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000048 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000048, ex_mem_rd2 00000000
----- Cycle 1585 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000048 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000048
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000048, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1586 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000048 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000048 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00020013  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1587 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000048  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1588 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1589 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000048 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000048, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000048
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1590 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000048 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

H----- Cycle 1591 -----
WRITE: addr=0002fff8 data=00000048 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000048
----- Cycle 1591 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000048
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000048
----- Cycle 1592 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1593 -----
RESPONSE : addr=0002fff8 data=00000048 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000048
----- Cycle 1593 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000048
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000048

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1594 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1595 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1596 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1597 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1598 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1598 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1599 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1600 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1600 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1601 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1602 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1603 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb1 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb1, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb1, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1604 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb1 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb1 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb2, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb1, id_ex_rd2 00000000
ex_mem_rd1 0002fbb1, ex_mem_rd2 000105a8
----- Cycle 1605 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb1 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb1 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb2
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1606 -----
READ: addr=0002fbb1 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb2, ex_mem_rd2 00000000
----- Cycle 1606 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb1 | wbv = 00000001 | result 0002fbb1
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb2 | wbv = 00000001
MemReq : addr = 0002fbb1 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb1 | tag=    381 | set_idx=13 | block_off=17

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb2, ex_mem_rd2 00000000
----- Cycle 1607 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb1
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1608 -----
RESPONSE : addr=0002fbb1 data=6f6c6c65 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb2, ex_mem_rd2 00000000
----- Cycle 1608 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb1
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb2 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb1 | data = 6f6c6c65
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb1 | rsp_data=6f6c6c65

forwA 00000065, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1609 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000065 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 1610 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1611 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1612 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb2, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1613 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb2 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb2, ex_mem_rd2 000105a8
----- Cycle 1614 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb2
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1615 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb2 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1616 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1617 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1617 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1618 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1619 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1619 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 1620 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000065 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000065
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1621 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000065 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000048  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1622 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1623 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1624 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000065 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000065, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000065
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1625 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000065 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

e----- Cycle 1626 -----
WRITE: addr=0002fff8 data=00000065 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1626 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000065
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1627 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1628 -----
RESPONSE : addr=0002fff8 data=00000065 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1628 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000065
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000065

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1629 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1630 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1631 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1632 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1633 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1633 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1634 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1635 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1635 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1636 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1637 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1638 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb2, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1639 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb2 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb2 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb3, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb2, id_ex_rd2 00000000
ex_mem_rd1 0002fbb2, ex_mem_rd2 000105a8
----- Cycle 1640 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb2 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb2 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb3
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1641 -----
READ: addr=0002fbb2 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb3, ex_mem_rd2 00000000
----- Cycle 1641 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb2 | wbv = 00000001 | result 0002fbb2
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb3 | wbv = 00000001
MemReq : addr = 0002fbb2 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb2  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb2 | tag=    381 | set_idx=13 | block_off=18

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb3, ex_mem_rd2 00000000
----- Cycle 1642 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb2
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1643 -----
RESPONSE : addr=0002fbb2 data=206f6c6c pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb3, ex_mem_rd2 00000000
----- Cycle 1643 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb2
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb3 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb2 | data = 206f6c6c
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb2 | rsp_data=206f6c6c

forwA 0000006c, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1644 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 0000006c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 1645 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 0000006c
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1646 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 0000006c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1647 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb3, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1648 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb3 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb3, ex_mem_rd2 000105a8
----- Cycle 1649 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb3
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1650 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb3 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1651 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1652 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1652 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1653 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1654 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1654 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 1655 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000006c | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000006c
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1656 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000006c | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1657 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1658 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1659 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000006c | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 0000006c, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 0000006c
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1660 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000006c | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

l----- Cycle 1661 -----
WRITE: addr=0002fff8 data=0000006c pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006c
----- Cycle 1661 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 0000006c
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006c
----- Cycle 1662 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1663 -----
RESPONSE : addr=0002fff8 data=0000006c pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006c
----- Cycle 1663 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 0000006c
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=0000006c

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1664 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1665 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1666 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1667 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1668 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1668 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1669 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1670 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1670 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1671 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1672 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1673 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb3, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1674 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb3 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb3 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb4, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb3, id_ex_rd2 00000000
ex_mem_rd1 0002fbb3, ex_mem_rd2 000105a8
----- Cycle 1675 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb3 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb3 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb4
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1676 -----
READ: addr=0002fbb3 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb4, ex_mem_rd2 00000000
----- Cycle 1676 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb3 | wbv = 00000001 | result 0002fbb3
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb4 | wbv = 00000001
MemReq : addr = 0002fbb3 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb3  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb3 | tag=    381 | set_idx=13 | block_off=19

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb4, ex_mem_rd2 00000000
----- Cycle 1677 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb3
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1678 -----
RESPONSE : addr=0002fbb3 data=74206f6c pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb4, ex_mem_rd2 00000000
----- Cycle 1678 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb3
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb3 | data = 74206f6c
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb3 | rsp_data=74206f6c

forwA 0000006c, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1679 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 0000006c | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 1680 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 0000006c
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1681 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 0000006c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1682 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb4, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1683 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb4 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb4, ex_mem_rd2 000105a8
----- Cycle 1684 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb4
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1685 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb4 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1686 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1687 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1687 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1688 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1689 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 0000006c, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1689 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006c | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000006c, ex_mem_rd2 00000000
----- Cycle 1690 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000006c | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000006c
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 0000006c, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1691 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000006c | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 0000006c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1692 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006c  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1693 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1694 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000006c | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 0000006c, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 0000006c
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1695 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000006c | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

l----- Cycle 1696 -----
WRITE: addr=0002fff8 data=0000006c pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006c
----- Cycle 1696 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 0000006c
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006c
----- Cycle 1697 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1698 -----
RESPONSE : addr=0002fff8 data=0000006c pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006c
----- Cycle 1698 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 0000006c
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=0000006c

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1699 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1700 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1701 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1702 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1703 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1703 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1704 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1705 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1705 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1706 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1707 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1708 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb4, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1709 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb4 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb4 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb5, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb4, id_ex_rd2 00000000
ex_mem_rd1 0002fbb4, ex_mem_rd2 000105a8
----- Cycle 1710 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb4 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb5
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1711 -----
READ: addr=0002fbb4 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb5, ex_mem_rd2 00000000
----- Cycle 1711 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb4 | wbv = 00000001 | result 0002fbb4
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb5 | wbv = 00000001
MemReq : addr = 0002fbb4 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb4  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb4 | tag=    381 | set_idx=13 | block_off=20

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb5, ex_mem_rd2 00000000
----- Cycle 1712 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb4
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb5 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1713 -----
RESPONSE : addr=0002fbb4 data=6874206f pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb5, ex_mem_rd2 00000000
----- Cycle 1713 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb4
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb5 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb4 | data = 6874206f
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb4 | rsp_data=6874206f

forwA 0000006f, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1714 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 0000006f | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 0000006f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0000006f, ex_mem_rd2 00000000
----- Cycle 1715 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 0000006f
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1716 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 0000006f | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1717 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb5, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1718 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb5 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb5, ex_mem_rd2 000105a8
----- Cycle 1719 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb5
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1720 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb5 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1721 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006f | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1722 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 0000006f, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1722 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006f | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0000006f, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1723 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006f | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1724 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 0000006f, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1724 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000006f | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000006f | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000006f, ex_mem_rd2 00000000
----- Cycle 1725 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000006f | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000006f
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 0000006f, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1726 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000006f | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 0000006f | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006c  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1727 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000006f  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1728 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1729 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000006f | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 0000006f, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 0000006f
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1730 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000006f | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

o----- Cycle 1731 -----
WRITE: addr=0002fff8 data=0000006f pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006f
----- Cycle 1731 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 0000006f
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006f
----- Cycle 1732 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1733 -----
RESPONSE : addr=0002fff8 data=0000006f pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000006f
----- Cycle 1733 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 0000006f
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=0000006f

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1734 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1735 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1736 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1737 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1738 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1738 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1739 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1740 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1740 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1741 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1742 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1743 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb5, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1744 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb5 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb5 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb6, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb5, id_ex_rd2 00000000
ex_mem_rd1 0002fbb5, ex_mem_rd2 000105a8
----- Cycle 1745 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb5 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb5 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb6
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1746 -----
READ: addr=0002fbb5 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb6, ex_mem_rd2 00000000
----- Cycle 1746 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb5 | wbv = 00000001 | result 0002fbb5
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb6 | wbv = 00000001
MemReq : addr = 0002fbb5 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb5  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb5 | tag=    381 | set_idx=13 | block_off=21

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb6, ex_mem_rd2 00000000
----- Cycle 1747 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb5
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb6 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1748 -----
RESPONSE : addr=0002fbb5 data=65687420 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb6, ex_mem_rd2 00000000
----- Cycle 1748 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb5
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb6 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb5 | data = 65687420
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb5 | rsp_data=65687420

forwA 00000020, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1749 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000020 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000020 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 1750 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000020
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1751 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000020 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1752 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb6, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1753 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb6 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb6, ex_mem_rd2 000105a8
----- Cycle 1754 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb6
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1755 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb6 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1756 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1757 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000020, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1757 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000020, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1758 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1759 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000020, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1759 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 1760 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000020 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000020
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1761 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000020 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000020 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 0000006f  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1762 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1763 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1764 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000020 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000020, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000020
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1765 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000020 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

 ----- Cycle 1766 -----
WRITE: addr=0002fff8 data=00000020 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000020
----- Cycle 1766 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000020
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000020
----- Cycle 1767 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1768 -----
RESPONSE : addr=0002fff8 data=00000020 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000020
----- Cycle 1768 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000020
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000020

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1769 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1770 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1771 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1772 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1773 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1773 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1774 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1775 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1775 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1776 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1777 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1778 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb6, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1779 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb6 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb6 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb7, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb6, id_ex_rd2 00000000
ex_mem_rd1 0002fbb6, ex_mem_rd2 000105a8
----- Cycle 1780 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb6 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb6 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb7
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1781 -----
READ: addr=0002fbb6 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb7, ex_mem_rd2 00000000
----- Cycle 1781 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb6 | wbv = 00000001 | result 0002fbb6
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb7 | wbv = 00000001
MemReq : addr = 0002fbb6 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb6  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb6 | tag=    381 | set_idx=13 | block_off=22

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb7, ex_mem_rd2 00000000
----- Cycle 1782 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb6
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb7 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1783 -----
RESPONSE : addr=0002fbb6 data=72656874 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb7, ex_mem_rd2 00000000
----- Cycle 1783 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb6
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb7 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb6 | data = 72656874
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb6 | rsp_data=72656874

forwA 00000074, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1784 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000074 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000074 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000074, ex_mem_rd2 00000000
----- Cycle 1785 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000074
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1786 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000074 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1787 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb7, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1788 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb7 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb7, ex_mem_rd2 000105a8
----- Cycle 1789 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb7
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1790 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb7 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1791 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000074 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1792 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000074, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1792 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000074 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000074 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000074, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1793 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000074 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000074 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1794 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000074, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1794 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000074 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000074 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000074, ex_mem_rd2 00000000
----- Cycle 1795 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000074 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000074
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000074, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1796 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000074 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000074 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1797 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000074  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1798 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1799 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000074 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000074, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000074
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1800 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000074 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

t----- Cycle 1801 -----
WRITE: addr=0002fff8 data=00000074 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000074
----- Cycle 1801 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000074
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000074
----- Cycle 1802 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1803 -----
RESPONSE : addr=0002fff8 data=00000074 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000074
----- Cycle 1803 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000074
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000074

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1804 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1805 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1806 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1807 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1808 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1808 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1809 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1810 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1810 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1811 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1812 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1813 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb7, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1814 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb7 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb7 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb8, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb7, id_ex_rd2 00000000
ex_mem_rd1 0002fbb7, ex_mem_rd2 000105a8
----- Cycle 1815 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb7 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb7 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1816 -----
READ: addr=0002fbb7 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb8, ex_mem_rd2 00000000
----- Cycle 1816 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb7 | wbv = 00000001 | result 0002fbb7
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb8 | wbv = 00000001
MemReq : addr = 0002fbb7 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb7  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb7 | tag=    381 | set_idx=13 | block_off=23

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb8, ex_mem_rd2 00000000
----- Cycle 1817 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb7
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1818 -----
RESPONSE : addr=0002fbb7 data=65726568 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb8, ex_mem_rd2 00000000
----- Cycle 1818 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb7
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb7 | data = 65726568
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb7 | rsp_data=65726568

forwA 00000068, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1819 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000068 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000068 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000068, ex_mem_rd2 00000000
----- Cycle 1820 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000068
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1821 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000068 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1822 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb8, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1823 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb8, ex_mem_rd2 000105a8
----- Cycle 1824 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb8
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1825 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1826 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000068 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1827 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000068, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1827 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000068 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000068 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000068, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1828 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000068 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000068 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1829 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000068, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1829 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000068 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000068 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000068, ex_mem_rd2 00000000
----- Cycle 1830 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000068 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000068
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000068, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1831 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000068 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000068 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000074  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1832 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000068  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1833 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1834 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000068 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000068, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000068
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1835 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000068 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

h----- Cycle 1836 -----
WRITE: addr=0002fff8 data=00000068 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000068
----- Cycle 1836 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000068
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000068
----- Cycle 1837 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1838 -----
RESPONSE : addr=0002fff8 data=00000068 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000068
----- Cycle 1838 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000068
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000068

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1839 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1840 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1841 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1842 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1843 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1843 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1844 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1845 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1845 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1846 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1847 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1848 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb8, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1849 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb8 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb8 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbb9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb9, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb8, id_ex_rd2 00000000
ex_mem_rd1 0002fbb8, ex_mem_rd2 000105a8
----- Cycle 1850 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb8 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb9
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1851 -----
READ: addr=0002fbb8 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb9, ex_mem_rd2 00000000
----- Cycle 1851 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb8 | wbv = 00000001 | result 0002fbb8
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb9 | wbv = 00000001
MemReq : addr = 0002fbb8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb8  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb8 | tag=    381 | set_idx=13 | block_off=24

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb9, ex_mem_rd2 00000000
----- Cycle 1852 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb8
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1853 -----
RESPONSE : addr=0002fbb8 data=20657265 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb9, ex_mem_rd2 00000000
----- Cycle 1853 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb8
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbb9 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb8 | data = 20657265
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb8 | rsp_data=20657265

forwA 00000065, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1854 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000065 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 1855 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1856 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1857 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbb9, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1858 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbb9 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbb9, ex_mem_rd2 000105a8
----- Cycle 1859 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbb9
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1860 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbb9 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1861 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1862 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1862 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1863 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1864 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1864 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 1865 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000065 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000065
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1866 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000065 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000068  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1867 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1868 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1869 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000065 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000065, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000065
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1870 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000065 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

e----- Cycle 1871 -----
WRITE: addr=0002fff8 data=00000065 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1871 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000065
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1872 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1873 -----
RESPONSE : addr=0002fff8 data=00000065 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1873 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000065
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000065

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1874 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1875 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1876 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1877 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1878 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1878 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1879 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1880 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1880 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1881 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1882 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1883 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbb9, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1884 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb9 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbb9 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbba | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbba, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbb9, id_ex_rd2 00000000
ex_mem_rd1 0002fbb9, ex_mem_rd2 000105a8
----- Cycle 1885 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbb9 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbb9 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbba
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1886 -----
READ: addr=0002fbb9 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbba, ex_mem_rd2 00000000
----- Cycle 1886 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbb9 | wbv = 00000001 | result 0002fbb9
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbba | wbv = 00000001
MemReq : addr = 0002fbb9 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbb9  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbb9 | tag=    381 | set_idx=13 | block_off=25

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbba, ex_mem_rd2 00000000
----- Cycle 1887 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb9
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbba | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1888 -----
RESPONSE : addr=0002fbb9 data=2d206572 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbba, ex_mem_rd2 00000000
----- Cycle 1888 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbb9
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbba | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbb9 | data = 2d206572
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbb9 | rsp_data=2d206572

forwA 00000072, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1889 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000072 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000072 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000072, ex_mem_rd2 00000000
----- Cycle 1890 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000072
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1891 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000072 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1892 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbba, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1893 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbba | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbba, ex_mem_rd2 000105a8
----- Cycle 1894 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbba
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1895 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbba | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1896 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000072 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1897 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000072, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1897 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000072 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000072 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000072, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1898 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000072 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000072 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1899 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000072, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1899 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000072 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000072 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000072, ex_mem_rd2 00000000
----- Cycle 1900 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000072 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000072
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000072, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1901 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000072 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000072 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1902 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000072  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1903 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1904 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000072 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000072, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000072
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1905 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000072 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

r----- Cycle 1906 -----
WRITE: addr=0002fff8 data=00000072 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000072
----- Cycle 1906 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000072
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000072
----- Cycle 1907 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1908 -----
RESPONSE : addr=0002fff8 data=00000072 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000072
----- Cycle 1908 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000072
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000072

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1909 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1910 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1911 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1912 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1913 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1913 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1914 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1915 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1915 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1916 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1917 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1918 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbba, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1919 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbba | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbba | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbbb | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbb, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbba, id_ex_rd2 00000000
ex_mem_rd1 0002fbba, ex_mem_rd2 000105a8
----- Cycle 1920 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbba | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbba | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbb
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1921 -----
READ: addr=0002fbba data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbb, ex_mem_rd2 00000000
----- Cycle 1921 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbba | wbv = 00000001 | result 0002fbba
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbb | wbv = 00000001
MemReq : addr = 0002fbba | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbba  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbba | tag=    381 | set_idx=13 | block_off=26

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbb, ex_mem_rd2 00000000
----- Cycle 1922 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbba
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbb | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1923 -----
RESPONSE : addr=0002fbba data=352d2065 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbb, ex_mem_rd2 00000000
----- Cycle 1923 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbba
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbb | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbba | data = 352d2065
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbba | rsp_data=352d2065

forwA 00000065, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1924 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000065 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 1925 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000065
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1926 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000065 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1927 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbbb, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1928 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbbb | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbb, ex_mem_rd2 000105a8
----- Cycle 1929 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbb
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1930 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbbb | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1931 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1932 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1932 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1933 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1934 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000065, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1934 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000065 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000065 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000065, ex_mem_rd2 00000000
----- Cycle 1935 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000065 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000065
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000065, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1936 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000065 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000065 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000072  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1937 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000065  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1938 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1939 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000065 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000065, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000065
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1940 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000065 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

e----- Cycle 1941 -----
WRITE: addr=0002fff8 data=00000065 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1941 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000065
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1942 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1943 -----
RESPONSE : addr=0002fff8 data=00000065 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000065
----- Cycle 1943 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000065
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000065

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1944 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1945 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1946 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1947 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1948 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1948 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1949 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1950 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1950 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1951 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1952 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1953 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbb, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1954 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbb | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbb | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbc, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbbb, id_ex_rd2 00000000
ex_mem_rd1 0002fbbb, ex_mem_rd2 000105a8
----- Cycle 1955 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbb | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbbb | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1956 -----
READ: addr=0002fbbb data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbc, ex_mem_rd2 00000000
----- Cycle 1956 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbbb | wbv = 00000001 | result 0002fbbb
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 0002fbbb | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbb  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbb | tag=    381 | set_idx=13 | block_off=27

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbc, ex_mem_rd2 00000000
----- Cycle 1957 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbb
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1958 -----
RESPONSE : addr=0002fbbb data=35352d20 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbc, ex_mem_rd2 00000000
----- Cycle 1958 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbb
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbb | data = 35352d20
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbb | rsp_data=35352d20

forwA 00000020, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1959 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000020 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000020 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 1960 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000020
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1961 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000020 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1962 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbc | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbbc, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1963 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbc, ex_mem_rd2 000105a8
----- Cycle 1964 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbc
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1965 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbbc | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 1966 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1967 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000020, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1967 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000020, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1968 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1969 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000020, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 1969 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000020 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000020 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000020, ex_mem_rd2 00000000
----- Cycle 1970 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000020 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000020
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000020, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1971 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000020 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000020 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000065  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 1972 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000020  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1973 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1974 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000020 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000020, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000020
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1975 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000020 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

 ----- Cycle 1976 -----
WRITE: addr=0002fff8 data=00000020 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000020
----- Cycle 1976 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000020
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000020
----- Cycle 1977 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 1978 -----
RESPONSE : addr=0002fff8 data=00000020 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000020
----- Cycle 1978 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000020
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000020

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 1979 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 1980 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1981 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1982 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1983 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1983 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1984 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1985 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 1985 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 1986 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 1987 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1988 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbc | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbc, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1989 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbc | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbc | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbbd | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbd, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbbc, id_ex_rd2 00000000
ex_mem_rd1 0002fbbc, ex_mem_rd2 000105a8
----- Cycle 1990 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbc | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbbc | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbd
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 1991 -----
READ: addr=0002fbbc data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbd, ex_mem_rd2 00000000
----- Cycle 1991 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbbc | wbv = 00000001 | result 0002fbbc
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbd | wbv = 00000001
MemReq : addr = 0002fbbc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbc  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbc | tag=    381 | set_idx=13 | block_off=28

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbd, ex_mem_rd2 00000000
----- Cycle 1992 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbc
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbd | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 1993 -----
RESPONSE : addr=0002fbbc data=0a35352d pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbd, ex_mem_rd2 00000000
----- Cycle 1993 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbc
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbd | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbc | data = 0a35352d
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbc | rsp_data=0a35352d

forwA 0000002d, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1994 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 0000002d | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0000002d, ex_mem_rd2 00000000
----- Cycle 1995 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 0000002d
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 1996 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 0000002d | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1997 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbd | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbbd, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 1998 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbbd | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbd, ex_mem_rd2 000105a8
----- Cycle 1999 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbd
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2000 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbbd | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 2001 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000002d | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2002 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 0000002d, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2002 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000002d | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0000002d, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2003 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000002d | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2004 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 0000002d, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2004 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000002d | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000002d | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000002d, ex_mem_rd2 00000000
----- Cycle 2005 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000002d | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000002d
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 0000002d, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2006 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000002d | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 0000002d | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 00000020  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 2007 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000002d  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2008 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2009 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000002d | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 0000002d, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 0000002d
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2010 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000002d | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

------ Cycle 2011 -----
WRITE: addr=0002fff8 data=0000002d pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000002d
----- Cycle 2011 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 0000002d
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000002d
----- Cycle 2012 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 2013 -----
RESPONSE : addr=0002fff8 data=0000002d pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000002d
----- Cycle 2013 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 0000002d
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=0000002d

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 2014 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 2015 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2016 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2017 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2018 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2018 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2019 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2020 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2020 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 2021 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 2022 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2023 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbd | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbd, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2024 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbd | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbd | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbbe | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbe, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbbd, id_ex_rd2 00000000
ex_mem_rd1 0002fbbd, ex_mem_rd2 000105a8
----- Cycle 2025 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbd | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbbd | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbe
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 2026 -----
READ: addr=0002fbbd data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbe, ex_mem_rd2 00000000
----- Cycle 2026 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbbd | wbv = 00000001 | result 0002fbbd
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbe | wbv = 00000001
MemReq : addr = 0002fbbd | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbd  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbd | tag=    381 | set_idx=13 | block_off=29

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbe, ex_mem_rd2 00000000
----- Cycle 2027 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbd
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbe | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2028 -----
RESPONSE : addr=0002fbbd data=7d0a3535 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbe, ex_mem_rd2 00000000
----- Cycle 2028 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbd
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbe | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbd | data = 7d0a3535
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbd | rsp_data=7d0a3535

forwA 00000035, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2029 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000035 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 2030 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2031 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2032 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbe | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbbe, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2033 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbbe | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbe, ex_mem_rd2 000105a8
----- Cycle 2034 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbe
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2035 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbbe | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 2036 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2037 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000035, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2037 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000035, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2038 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2039 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000035, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2039 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 2040 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000035 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000035
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2041 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000035 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 0000002d  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 2042 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2043 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2044 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000035 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000035, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2045 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000035 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

5----- Cycle 2046 -----
WRITE: addr=0002fff8 data=00000035 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000035
----- Cycle 2046 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000035
----- Cycle 2047 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 2048 -----
RESPONSE : addr=0002fff8 data=00000035 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000035
----- Cycle 2048 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000035
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000035

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 2049 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 2050 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2051 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2052 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2053 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2053 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2054 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2055 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2055 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 2056 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 2057 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2058 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbe | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbe, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2059 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbe | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbe | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbf, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbbe, id_ex_rd2 00000000
ex_mem_rd1 0002fbbe, ex_mem_rd2 000105a8
----- Cycle 2060 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbe | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbbe | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbf
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 2061 -----
READ: addr=0002fbbe data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbf, ex_mem_rd2 00000000
----- Cycle 2061 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbbe | wbv = 00000001 | result 0002fbbe
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbf | wbv = 00000001
MemReq : addr = 0002fbbe | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbe  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbe | tag=    381 | set_idx=13 | block_off=30

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbf, ex_mem_rd2 00000000
----- Cycle 2062 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbe
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbf | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2063 -----
RESPONSE : addr=0002fbbe data=017d0a35 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbf, ex_mem_rd2 00000000
----- Cycle 2063 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbe
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbbf | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbe | data = 017d0a35
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbe | rsp_data=017d0a35

forwA 00000035, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2064 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000035 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 2065 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000035
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2066 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000035 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2067 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbbf, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2068 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbbf | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbbf, ex_mem_rd2 000105a8
----- Cycle 2069 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbbf
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2070 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbbf | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 2071 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2072 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 00000035, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2072 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 00000035, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2073 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2074 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 00000035, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2074 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 00000035 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000035 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000035, ex_mem_rd2 00000000
----- Cycle 2075 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000035 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000035
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000035, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2076 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 00000035 | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 00000035 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 2077 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000035  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2078 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2079 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000035 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 00000035, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2080 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 00000035 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

5----- Cycle 2081 -----
WRITE: addr=0002fff8 data=00000035 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000035
----- Cycle 2081 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 00000035
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000035
----- Cycle 2082 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 2083 -----
RESPONSE : addr=0002fff8 data=00000035 pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000035
----- Cycle 2083 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 00000035
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=00000035

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 2084 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 2085 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2086 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2087 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2088 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2088 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2089 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2090 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2090 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 2091 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 2092 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2093 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbbf, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2094 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbf | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbbf | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbc0, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbbf, id_ex_rd2 00000000
ex_mem_rd1 0002fbbf, ex_mem_rd2 000105a8
----- Cycle 2095 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbbf | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbbf | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbc0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 2096 -----
READ: addr=0002fbbf data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 2096 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbbf | wbv = 00000001 | result 0002fbbf
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc0 | wbv = 00000001
MemReq : addr = 0002fbbf | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbbf  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbbf | tag=    381 | set_idx=13 | block_off=31

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 2097 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbf
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2098 -----
RESPONSE : addr=0002fbbf data=80017d0a pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 00000000
----- Cycle 2098 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbbf
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbbf | data = 80017d0a
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbbf | rsp_data=80017d0a

forwA 0000000a, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2099 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 0000000a | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 1 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 2100 -----
IF  : PC = 000105a4 | INSTR = 058000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 0000000a
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2101 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 0000000a | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000058, pc 000105a4, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2102 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbc0 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 000105a4 | INSTR = 058000ef | rs1 = x0 = 00000000 | rs2 = x24 = 00000000 | wbs = x1 | imm = 88 | result = 000105a8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fbc0, forwB 000105a8, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbc0, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2103 -----
IF  : PC = 000105fc | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fbc0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 000105a8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 000105a8
----- Cycle 2104 -----
IF  : PC = 00010600 | INSTR = 00112623
ID  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fbc0
WB  : PC = 000105a4 | INSTR = 058000ef | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 0002faf2, imm fffffff0, pc 000105fc, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2105 -----
IF  : PC = 00010604 | INSTR = 00050593
ID  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 000105fc | INSTR = ff010113 | rs1 = x2 = 0002fba0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002fb90 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fbc0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 000105a8, imm 0000000c, pc 00010600, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 000105a8
ex_mem_rd1 0002fba0, ex_mem_rd2 0002faf2
----- Cycle 2106 -----
IF  : PC = 00010608 | INSTR = 00030537
ID  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010600 | INSTR = 00112623 | rs1 = x2 = 0002fba0 | rs2 = x1 = 000105a8 | wbs = x12 | imm = 12 | result = 0002fb9c | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105fc | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb90
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2107 -----
WRITE: addr=0002fb9c data=000105a8 pc=00010600

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2107 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002fb9c | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 000105a8
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2108 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2109 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010600

forwA 0000000a, forwB 00000000, imm 00000000, pc 00010604, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 000105a8
----- Cycle 2109 -----
IF  : PC = 0001060c | INSTR = ff850513
ID  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010604 | INSTR = 00050593 | rs1 = x10 = 0000000a | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 0000000a | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010600 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002fb9c
WB  : PC = 000105fc | INSTR = ff010113 | wbs = x2 | wbd = 0002fb90 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 00000000, forwB 00000000, imm 00030000, pc 00010608, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0000000a, ex_mem_rd2 00000000
----- Cycle 2110 -----
IF  : PC = 00010610 | INSTR = c19ff0ef
ID  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000000a | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | op_q = 4
EX  : PC = 00010608 | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010604 | INSTR = 00050593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 0000000a
WB  : PC = 00010600 | INSTR = 00112623 | wbs = x12 | wbd = 0002fb9c | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffff8, pc 0001060c, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 0000000a, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2111 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | op_q = 27
EX  : PC = 0001060c | INSTR = ff850513 | rs1 = x10 = 0000000a | rs2 = x24 = 00000000 | wbs = x10 | imm = 4294967288 | result = 0002fff8 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010608 | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010604 | INSTR = 00050593 | wbs = x11 | wbd = 0000000a | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 00000035  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm fffffc18, pc 00010610, op_q 27, f3 7, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 2112 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010610 | INSTR = c19ff0ef | rs1 = x31 = 00000000 | rs2 = x25 = 00000000 | wbs = x1 | imm = 4294966296 | result = 00010614 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001060c | INSTR = ff850513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff8
WB  : PC = 00010608 | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0000000a  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2113 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010614
WB  : PC = 0001060c | INSTR = ff850513 | wbs = x10 | wbd = 0002fff8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2114 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000000a | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010610 | INSTR = c19ff0ef | wbs = x1 | wbd = 00010614 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff8, forwB 0000000a, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 0000000a
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2115 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fff8 | rs2 = x11 = 0000000a | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------


----- Cycle 2116 -----
WRITE: addr=0002fff8 data=0000000a pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000000a
----- Cycle 2116 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fff8 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fff8 | data = 0000000a
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fff8 | tag=    383 | set_idx=15 | block_off=24

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000000a
----- Cycle 2117 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

----- Cycle 2118 -----
RESPONSE : addr=0002fff8 data=0000000a pc=00010228

forwA 00010614, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 0000000a
----- Cycle 2118 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fff8 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fff8 | data = 0000000a
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fff8 | rsp_data=0000000a

forwA 0002fff8, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fff8, id_ex_rd2 00000000
ex_mem_rd1 00010614, ex_mem_rd2 00000000
----- Cycle 2119 -----
IF  : PC = 00010614 | INSTR = 00000513
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fff8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001022c | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010230
WB  : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fff8, ex_mem_rd2 00000000
----- Cycle 2120 -----
IF  : PC = 00010618 | INSTR = 00c12083
ID  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fff8
WB  : PC = 0001022c | INSTR = 00008067 | wbs = x0 | wbd = 00010230 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010614, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2121 -----
IF  : PC = 0001061c | INSTR = 01010113
ID  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010614 | INSTR = 00000513 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fff8 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fb90, forwB 00000035, imm 0000000c, pc 00010618, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2122 -----
IF  : PC = 00010620 | INSTR = 00008067
ID  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010618 | INSTR = 00c12083 | rs1 = x2 = 0002fb90 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002fb9c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010614 | INSTR = 00000513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2123 -----
READ: addr=0002fb9c data=00000000 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2123 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002fb9c | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fb9c | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fff8  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fb9c | tag=    381 | set_idx=12 | block_off=28

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2124 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2125 -----
RESPONSE : addr=0002fb9c data=000105a8 pc=00010618

forwA 0002fb90, forwB 0002faf2, imm 00000010, pc 0001061c, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fb90, id_ex_rd2 0002faf2
ex_mem_rd1 0002fb90, ex_mem_rd2 00000035
----- Cycle 2125 -----
IF  : PC = 00010624 | INSTR = 00050713
ID  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 0001061c | INSTR = 01010113 | rs1 = x2 = 0002fb90 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002fb9c
WB  : PC = 00010614 | INSTR = 00000513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fb9c | data = 000105a8
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fb9c | rsp_data=000105a8

forwA 000105a8, forwB 00000000, imm 00000000, pc 00010620, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00010614, id_ex_rd2 00000000
ex_mem_rd1 0002fb90, ex_mem_rd2 0002faf2
----- Cycle 2126 -----
IF  : PC = 00010628 | INSTR = 00054783
ID  : PC = 00010624 | INSTR = 00050713 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x14 | imm = 0 | op_q = 4
EX  : PC = 00010620 | INSTR = 00008067 | rs1 = x1 = 00010614 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010624 | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001061c | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fba0
WB  : PC = 00010618 | INSTR = 00c12083 | wbs = x1 | wbd = 000105a8 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010614   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 000105a8, ex_mem_rd2 00000000
----- Cycle 2127 -----
IF  : PC = 000105a8 | INSTR = 00140413
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010620 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00010624
WB  : PC = 0001061c | INSTR = 01010113 | wbs = x2 | wbd = 0002fba0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fb90
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2128 -----
IF  : PC = 000105ac | INSTR = fff44503
ID  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbc0 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010620 | INSTR = 00008067 | wbs = x0 | wbd = 00010624 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbc0, forwB 000105a8, imm 00000001, pc 000105a8, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fbc0, id_ex_rd2 000105a8
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2129 -----
IF  : PC = 000105b0 | INSTR = fe051ae3
ID  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbc0 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | op_q = 0
EX  : PC = 000105a8 | INSTR = 00140413 | rs1 = x8 = 0002fbc0 | rs2 = x1 = 000105a8 | wbs = x8 | imm = 1 | result = 0002fbc1 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fbc1, forwB 00000000, imm ffffffff, pc 000105ac, op_q 0, f3 4, f7 127
forwA 1, forwB 0
id_ex_rd1 0002fbc0, id_ex_rd2 00000000
ex_mem_rd1 0002fbc0, ex_mem_rd2 000105a8
----- Cycle 2130 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 000105ac | INSTR = fff44503 | rs1 = x8 = 0002fbc0 | rs2 = x31 = 00000000 | wbs = x10 | imm = 4294967295 | result = 0002fbc0 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbc1
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 1
-------------------------------

----- Cycle 2131 -----
READ: addr=0002fbc0 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc1, ex_mem_rd2 00000000
----- Cycle 2131 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 0002fbc0 | wbv = 00000001 | result 0002fbc0
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc1 | wbv = 00000001
MemReq : addr = 0002fbc0 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fbc0 | tag=    381 | set_idx=14 | block_off= 0

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc1, ex_mem_rd2 00000000
----- Cycle 2132 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbc0
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2133 -----
RESPONSE : addr=0002fbc0 data=00000000 pc=000105ac

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fbc1, ex_mem_rd2 00000000
----- Cycle 2133 -----
IF  : PC = 000105b4 | INSTR = 41812403
ID  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | op_q = 24
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105ac | INSTR = fff44503 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fbc0
WB  : PC = 000105a8 | INSTR = 00140413 | wbs = x8 | wbd = 0002fbc1 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002fbc0 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002fbc0 | rsp_data=00000000

forwA 00000000, forwB 00000000, imm fffffff4, pc 000105b0, op_q 24, f3 1, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2134 -----
IF  : PC = 000105b8 | INSTR = 41c12083
ID  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | op_q = 0
EX  : PC = 000105b0 | INSTR = fe051ae3 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x21 | imm = 4294967284 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 000105ac | INSTR = fff44503 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000418, pc 000105b4, op_q 0, f3 2, f7 32
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2135 -----
IF  : PC = 000105bc | INSTR = 44010113
ID  : PC = 000105b8 | INSTR = 41c12083 | rs1 = x2 = 0002fba0 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1052 | op_q = 0
EX  : PC = 000105b4 | INSTR = 41812403 | rs1 = x2 = 0002fba0 | rs2 = x24 = 00000000 | wbs = x8 | imm = 1048 | result = 0002ffb8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2136 -----
READ: addr=0002ffb8 data=00000000 pc=000105b4

forwA 0002fba0, forwB 00000000, imm 0000041c, pc 000105b8, op_q 0, f3 2, f7 32
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2136 -----
IF  : PC = 000105c0 | INSTR = 00008067
ID  : PC = 000105bc | INSTR = 44010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 1088 | op_q = 4
EX  : PC = 000105b8 | INSTR = 41c12083 | rs1 = x2 = 0002fba0 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1052 | result = 0002ffbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b4 | INSTR = 41812403 | wbs = x8 | mem_addr = 0002ffb8 | wbv = 00000001 | result 0002ffb8
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 0002ffb8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffb8 | tag=    383 | set_idx=13 | block_off=24

forwA 0002fba0, forwB 00000000, imm 0000041c, pc 000105b8, op_q 0, f3 2, f7 32
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2137 -----
IF  : PC = 000105c0 | INSTR = 00008067
ID  : PC = 000105bc | INSTR = 44010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 1088 | op_q = 4
EX  : PC = 000105b8 | INSTR = 41c12083 | rs1 = x2 = 0002fba0 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1052 | result = 0002ffbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b4 | INSTR = 41812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffb8
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2138 -----
RESPONSE : addr=0002ffb8 data=0002fff0 pc=000105b4

forwA 0002fba0, forwB 00000000, imm 0000041c, pc 000105b8, op_q 0, f3 2, f7 32
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2138 -----
IF  : PC = 000105c0 | INSTR = 00008067
ID  : PC = 000105bc | INSTR = 44010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 1088 | op_q = 4
EX  : PC = 000105b8 | INSTR = 41c12083 | rs1 = x2 = 0002fba0 | rs2 = x28 = 00000000 | wbs = x1 | imm = 1052 | result = 0002ffbc | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b4 | INSTR = 41812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffb8
WB  : PC = 000105b0 | INSTR = fe051ae3 | wbs = x21 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffb8 | data = 0002fff0
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffb8 | rsp_data=0002fff0

----- Cycle 2139 -----
READ: addr=0002ffbc data=00000000 pc=000105b8

forwA 0002fba0, forwB 00000000, imm 00000440, pc 000105bc, op_q 4, f3 0, f7 34
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2139 -----
IF  : PC = 000105c4 | INSTR = fc010113
ID  : PC = 000105c0 | INSTR = 00008067 | rs1 = x1 = 000105a8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000105bc | INSTR = 44010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 1088 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b8 | INSTR = 41c12083 | wbs = x1 | mem_addr = 0002ffbc | wbv = 00000001 | result 0002ffbc
WB  : PC = 000105b4 | INSTR = 41812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 0002ffbc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fbc1  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffbc | tag=    383 | set_idx=13 | block_off=28

forwA 0002fba0, forwB 00000000, imm 00000440, pc 000105bc, op_q 4, f3 0, f7 34
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2140 -----
IF  : PC = 000105c4 | INSTR = fc010113
ID  : PC = 000105c0 | INSTR = 00008067 | rs1 = x1 = 000105a8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000105bc | INSTR = 44010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 1088 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b8 | INSTR = 41c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffbc
WB  : PC = 000105b4 | INSTR = 41812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2141 -----
RESPONSE : addr=0002ffbc data=00010044 pc=000105b8

forwA 0002fba0, forwB 00000000, imm 00000440, pc 000105bc, op_q 4, f3 0, f7 34
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2141 -----
IF  : PC = 000105c4 | INSTR = fc010113
ID  : PC = 000105c0 | INSTR = 00008067 | rs1 = x1 = 000105a8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 000105bc | INSTR = 44010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 1088 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105b8 | INSTR = 41c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffbc
WB  : PC = 000105b4 | INSTR = 41812403 | wbs = x8 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffbc | data = 00010044
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffbc | rsp_data=00010044

forwA 00010044, forwB 00000000, imm 00000000, pc 000105c0, op_q 25, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 000105a8, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2142 -----
IF  : PC = 000105c8 | INSTR = 00112e23
ID  : PC = 000105c4 | INSTR = fc010113 | rs1 = x2 = 0002fba0 | rs2 = x0 = 00000000 | wbs = x2 | imm = 4294967232 | op_q = 4
EX  : PC = 000105c0 | INSTR = 00008067 | rs1 = x1 = 000105a8 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 000105c4 | fwd_a = 1 | fwd_b = 0
MEM : PC = 000105bc | INSTR = 44010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffe0
WB  : PC = 000105b8 | INSTR = 41c12083 | wbs = x1 | wbd = 00010044 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 000105a8   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002fba0, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fba0, id_ex_rd2 00000000
ex_mem_rd1 00010044, ex_mem_rd2 00000000
----- Cycle 2143 -----
IF  : PC = 00010044 | INSTR = 00000793
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002fba0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 000105c0 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 000105c4
WB  : PC = 000105bc | INSTR = 44010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002fba0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002fba0, ex_mem_rd2 00000000
----- Cycle 2144 -----
IF  : PC = 00010048 | INSTR = 00078513
ID  : PC = 00010044 | INSTR = 00000793 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002fba0
WB  : PC = 000105c0 | INSTR = 00008067 | wbs = x0 | wbd = 000105c4 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010044, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2145 -----
IF  : PC = 0001004c | INSTR = 00c12083
ID  : PC = 00010048 | INSTR = 00078513 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 4
EX  : PC = 00010044 | INSTR = 00000793 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x15 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002fba0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010048, op_q 4, f3 0, f7 0
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2146 -----
IF  : PC = 00010050 | INSTR = 00812403
ID  : PC = 0001004c | INSTR = 00c12083 | rs1 = x2 = 0002ffe0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010048 | INSTR = 00078513 | rs1 = x15 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | result = 00000000 | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010044 | INSTR = 00000793 | wbs = x15 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000035, imm 0000000c, pc 0001004c, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2147 -----
IF  : PC = 00010054 | INSTR = 01010113
ID  : PC = 00010050 | INSTR = 00812403 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | op_q = 0
EX  : PC = 0001004c | INSTR = 00c12083 | rs1 = x2 = 0002ffe0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | result = 0002ffec | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010048 | INSTR = 00078513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010044 | INSTR = 00000793 | wbs = x15 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2148 -----
READ: addr=0002ffec data=00000000 pc=0001004c

forwA 0002ffe0, forwB 0002fff0, imm 00000008, pc 00010050, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000035
----- Cycle 2148 -----
IF  : PC = 00010058 | INSTR = 00008067
ID  : PC = 00010054 | INSTR = 01010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010050 | INSTR = 00812403 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001004c | INSTR = 00c12083 | wbs = x1 | mem_addr = 0002ffec | wbv = 00000001 | result 0002ffec
WB  : PC = 00010048 | INSTR = 00078513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002ffec | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffec | tag=    383 | set_idx=15 | block_off=12

forwA 0002ffe0, forwB 0002fff0, imm 00000008, pc 00010050, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000035
----- Cycle 2149 -----
IF  : PC = 00010058 | INSTR = 00008067
ID  : PC = 00010054 | INSTR = 01010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010050 | INSTR = 00812403 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001004c | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffec
WB  : PC = 00010048 | INSTR = 00078513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2150 -----
RESPONSE : addr=0002ffec data=0001000c pc=0001004c

forwA 0002ffe0, forwB 0002fff0, imm 00000008, pc 00010050, op_q 0, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002fff0
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000035
----- Cycle 2150 -----
IF  : PC = 00010058 | INSTR = 00008067
ID  : PC = 00010054 | INSTR = 01010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | op_q = 4
EX  : PC = 00010050 | INSTR = 00812403 | rs1 = x2 = 0002ffe0 | rs2 = x8 = 0002fff0 | wbs = x8 | imm = 8 | result = 0002ffe8 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001004c | INSTR = 00c12083 | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffec
WB  : PC = 00010048 | INSTR = 00078513 | wbs = x10 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffec | data = 0001000c
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffec | rsp_data=0001000c

----- Cycle 2151 -----
READ: addr=0002ffe8 data=00000000 pc=00010050

forwA 0002ffe0, forwB 0002faf2, imm 00000010, pc 00010054, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002faf2
ex_mem_rd1 0002ffe0, ex_mem_rd2 0002fff0
----- Cycle 2151 -----
IF  : PC = 0001005c | INSTR = 0e050663
ID  : PC = 00010058 | INSTR = 00008067 | rs1 = x1 = 00010044 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010054 | INSTR = 01010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010050 | INSTR = 00812403 | wbs = x8 | mem_addr = 0002ffe8 | wbv = 00000001 | result 0002ffe8
WB  : PC = 0001004c | INSTR = 00c12083 | wbs = x1 | wbd = 0001000c | wbv = 00000001
MemReq : addr = 0002ffe8 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010044   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffe8 | tag=    383 | set_idx=15 | block_off= 8

forwA 0002ffe0, forwB 0002faf2, imm 00000010, pc 00010054, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002faf2
ex_mem_rd1 0002ffe0, ex_mem_rd2 0002fff0
----- Cycle 2152 -----
IF  : PC = 0001005c | INSTR = 0e050663
ID  : PC = 00010058 | INSTR = 00008067 | rs1 = x1 = 0001000c | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010054 | INSTR = 01010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010050 | INSTR = 00812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffe8
WB  : PC = 0001004c | INSTR = 00c12083 | wbs = x1 | wbd = 0001000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2153 -----
RESPONSE : addr=0002ffe8 data=00000000 pc=00010050

forwA 0002ffe0, forwB 0002faf2, imm 00000010, pc 00010054, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 0002faf2
ex_mem_rd1 0002ffe0, ex_mem_rd2 0002fff0
----- Cycle 2153 -----
IF  : PC = 0001005c | INSTR = 0e050663
ID  : PC = 00010058 | INSTR = 00008067 | rs1 = x1 = 0001000c | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010054 | INSTR = 01010113 | rs1 = x2 = 0002ffe0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 16 | result = 0002fff0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010050 | INSTR = 00812403 | wbs = x8 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffe8
WB  : PC = 0001004c | INSTR = 00c12083 | wbs = x1 | wbd = 0001000c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffe8 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffe8 | rsp_data=00000000

forwA 0001000c, forwB 00000000, imm 00000000, pc 00010058, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0001000c, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 0002faf2
----- Cycle 2154 -----
IF  : PC = 00010060 | INSTR = ff010113
ID  : PC = 0001005c | INSTR = 0e050663 | rs1 = x10 = 00000000 | rs2 = x0 = 00000000 | wbs = x12 | imm = 236 | op_q = 24
EX  : PC = 00010058 | INSTR = 00008067 | rs1 = x1 = 0001000c | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0001005c | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010054 | INSTR = 01010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002fff0
WB  : PC = 00010050 | INSTR = 00812403 | wbs = x8 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 0002fff0  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0001000c, ex_mem_rd2 00000000
----- Cycle 2155 -----
IF  : PC = 0001000c | INSTR = 144000ef
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010058 | INSTR = 00008067 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 0001005c
WB  : PC = 00010054 | INSTR = 01010113 | wbs = x2 | wbd = 0002fff0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2156 -----
IF  : PC = 00010010 | INSTR = ff1ff06f
ID  : PC = 0001000c | INSTR = 144000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 324 | op_q = 27
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 00010058 | INSTR = 00008067 | wbs = x0 | wbd = 0001005c | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000144, pc 0001000c, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2157 -----
IF  : PC = 00010014 | INSTR = ff010113
ID  : PC = 00010010 | INSTR = ff1ff06f | rs1 = x31 = 00000000 | rs2 = x17 = 00000000 | wbs = x0 | imm = 4294967280 | op_q = 27
EX  : PC = 0001000c | INSTR = 144000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 324 | result = 00010010 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2158 -----
IF  : PC = 00010150 | INSTR = ff010113
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 0001000c | INSTR = 144000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010010
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2159 -----
IF  : PC = 00010154 | INSTR = 00112623
ID  : PC = 00010150 | INSTR = ff010113 | rs1 = x2 = 0002fff0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 00000000
WB  : PC = 0001000c | INSTR = 144000ef | wbs = x1 | wbd = 00010010 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 0001000c   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fff0, forwB 0002faf2, imm fffffff0, pc 00010150, op_q 4, f3 0, f7 127
forwA 0, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 0002faf2
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2160 -----
IF  : PC = 00010158 | INSTR = 00000593
ID  : PC = 00010154 | INSTR = 00112623 | rs1 = x2 = 0002fff0 | rs2 = x1 = 00010010 | wbs = x12 | imm = 12 | op_q = 8
EX  : PC = 00010150 | INSTR = ff010113 | rs1 = x2 = 0002fff0 | rs2 = x16 = 0002faf2 | wbs = x2 | imm = 4294967280 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00010010, imm 0000000c, pc 00010154, op_q 8, f3 2, f7 0
forwA 1, forwB 0
id_ex_rd1 0002fff0, id_ex_rd2 00010010
ex_mem_rd1 0002fff0, ex_mem_rd2 0002faf2
----- Cycle 2161 -----
IF  : PC = 0001015c | INSTR = 00030537
ID  : PC = 00010158 | INSTR = 00000593 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | op_q = 4
EX  : PC = 00010154 | INSTR = 00112623 | rs1 = x2 = 0002fff0 | rs2 = x1 = 00010010 | wbs = x12 | imm = 12 | result = 0002ffec | fwd_a = 1 | fwd_b = 0
MEM : PC = 00010150 | INSTR = ff010113 | wbs = x2 | mem_addr = 00000000 | wbv = 00000001 | result 0002ffe0
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2162 -----
WRITE: addr=0002ffec data=00010010 pc=00010154

forwA 00000000, forwB 00000000, imm 00000000, pc 00010158, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00010010
----- Cycle 2162 -----
IF  : PC = 00010160 | INSTR = ffc50513
ID  : PC = 0001015c | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010158 | INSTR = 00000593 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010154 | INSTR = 00112623 | wbs = x12 | mem_addr = 0002ffec | wbv = 00000000 | result 0002ffec
WB  : PC = 00010150 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 0002ffec | data = 00010010
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002fff0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002ffec | tag=    383 | set_idx=15 | block_off=12

forwA 00000000, forwB 00000000, imm 00000000, pc 00010158, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00010010
----- Cycle 2163 -----
IF  : PC = 00010160 | INSTR = ffc50513
ID  : PC = 0001015c | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010158 | INSTR = 00000593 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010154 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010150 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2164 -----
RESPONSE : addr=0002ffec data=00010010 pc=00010154

forwA 00000000, forwB 00000000, imm 00000000, pc 00010158, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00010010
----- Cycle 2164 -----
IF  : PC = 00010160 | INSTR = ffc50513
ID  : PC = 0001015c | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | op_q = 13
EX  : PC = 00010158 | INSTR = 00000593 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x11 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010154 | INSTR = 00112623 | wbs = x12 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffec
WB  : PC = 00010150 | INSTR = ff010113 | wbs = x2 | wbd = 0002ffe0 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 0002ffec | data = 00010010
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 1 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

[CACHE_RSP] core_rsp.addr=0002ffec | rsp_data=00010010

forwA 00000000, forwB 00000000, imm 00030000, pc 0001015c, op_q 13, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2165 -----
IF  : PC = 00010164 | INSTR = 0c4000ef
ID  : PC = 00010160 | INSTR = ffc50513 | rs1 = x10 = 00000000 | rs2 = x28 = 00000000 | wbs = x10 | imm = 4294967292 | op_q = 4
EX  : PC = 0001015c | INSTR = 00030537 | rs1 = x6 = 00000000 | rs2 = x0 = 00000000 | wbs = x10 | imm = 196608 | result = 00030000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010158 | INSTR = 00000593 | wbs = x11 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010154 | INSTR = 00112623 | wbs = x12 | wbd = 0002ffec | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00030000, forwB 00000000, imm fffffffc, pc 00010160, op_q 4, f3 0, f7 127
forwA 1, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2166 -----
IF  : PC = 00010168 | INSTR = 00c12083
ID  : PC = 00010164 | INSTR = 0c4000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 196 | op_q = 27
EX  : PC = 00010160 | INSTR = ffc50513 | rs1 = x10 = 00000000 | rs2 = x28 = 00000000 | wbs = x10 | imm = 4294967292 | result = 0002fffc | fwd_a = 1 | fwd_b = 0
MEM : PC = 0001015c | INSTR = 00030537 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 00030000
WB  : PC = 00010158 | INSTR = 00000593 | wbs = x11 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 0000000a  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 000000c4, pc 00010164, op_q 27, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 00030000, ex_mem_rd2 00000000
----- Cycle 2167 -----
IF  : PC = 0001016c | INSTR = 01010113
ID  : PC = 00010168 | INSTR = 00c12083 | rs1 = x2 = 0002ffe0 | rs2 = x12 = 00000035 | wbs = x1 | imm = 12 | op_q = 0
EX  : PC = 00010164 | INSTR = 0c4000ef | rs1 = x0 = 00000000 | rs2 = x4 = 00000000 | wbs = x1 | imm = 196 | result = 00010168 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010160 | INSTR = ffc50513 | wbs = x10 | mem_addr = 00000000 | wbv = 00000001 | result 0002fffc
WB  : PC = 0001015c | INSTR = 00030537 | wbs = x10 | wbd = 00030000 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00000000  a1: 00000000  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

forwA 0002ffe0, forwB 00000035, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 0002ffe0, id_ex_rd2 00000035
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2168 -----
IF  : PC = 00010228 | INSTR = 00b52023
ID  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 4
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 0002ffe0 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010164 | INSTR = 0c4000ef | wbs = x1 | mem_addr = 00000000 | wbv = 00000001 | result 00010168
WB  : PC = 00010160 | INSTR = ffc50513 | wbs = x10 | wbd = 0002fffc | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 00030000  a1: 00000000  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 00000000, forwB 00000000, imm 00000000, pc 00010000, op_q 4, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00000000, id_ex_rd2 00000000
ex_mem_rd1 0002ffe0, ex_mem_rd2 00000035
----- Cycle 2169 -----
IF  : PC = 0001022c | INSTR = 00008067
ID  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fffc | rs2 = x11 = 00000000 | wbs = x0 | imm = 0 | op_q = 8
EX  : PC = 00010000 | INSTR = 00000013 | rs1 = x0 = 00000000 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00000000 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000000 | result 0002ffe0
WB  : PC = 00010164 | INSTR = 0c4000ef | wbs = x1 | wbd = 00010168 | wbv = 00000001
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010010   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fffc  a1: 00000000  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

forwA 0002fffc, forwB 00000000, imm 00000000, pc 00010228, op_q 8, f3 2, f7 0
forwA 0, forwB 0
id_ex_rd1 0002fffc, id_ex_rd2 00000000
ex_mem_rd1 00000000, ex_mem_rd2 00000000
----- Cycle 2170 -----
IF  : PC = 00010230 | INSTR = 00050503
ID  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010168 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | op_q = 25
EX  : PC = 00010228 | INSTR = 00b52023 | rs1 = x10 = 0002fffc | rs2 = x11 = 00000000 | wbs = x0 | imm = 0 | result = 0002fffc | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010000 | INSTR = 00000013 | wbs = x0 | mem_addr = 00000000 | wbv = 00000001 | result 00000000
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 0002ffe0 | wbv = 00000000
MemReq : addr = 00000000 | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010168   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fffc  a1: 00000000  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 0 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 0 | stall_pipeline = 0
-------------------------------

----- Cycle 2171 -----
WRITE: addr=0002fffc data=00000000 pc=00010228

forwA 00010168, forwB 00000000, imm 00000000, pc 0001022c, op_q 25, f3 0, f7 0
forwA 0, forwB 0
id_ex_rd1 00010168, id_ex_rd2 00000000
ex_mem_rd1 0002fffc, ex_mem_rd2 00000000
----- Cycle 2171 -----
IF  : PC = 00010234 | INSTR = 00008067
ID  : PC = 00010230 | INSTR = 00050503 | rs1 = x10 = 0002fffc | rs2 = x0 = 00000000 | wbs = x10 | imm = 0 | op_q = 0
EX  : PC = 0001022c | INSTR = 00008067 | rs1 = x1 = 00010168 | rs2 = x0 = 00000000 | wbs = x0 | imm = 0 | result = 00010230 | fwd_a = 0 | fwd_b = 0
MEM : PC = 00010228 | INSTR = 00b52023 | wbs = x0 | mem_addr = 0002fffc | wbv = 00000000 | result 0002fffc
WB  : PC = 00010000 | INSTR = 00000013 | wbs = x0 | wbd = 00000000 | wbv = 00000001
MemReq : addr = 0002fffc | data = 00000000
MemResp: addr = 00000000 | data = 00000000
ra: 00010168   sp: 0002ffe0
t0: 000107bc  t1: 00000000  t2: 00000000  t3: 00000000
t4: 00000000  t5: 00000000  t6: 00000000
s0: 00000000  s1: 00000000  s2: 00000000  s3: 00000000  s4: 00000000  s5: 00000000
a0: 0002fffc  a1: 00000000  a2: 00000035  a3: 00000001  a4: 0002faf2  a5: 00000000
Control: mem_stall = 1 | mem_req_sent = 0 | branch_taken = 0 | jump_taken = 1 | stall_pipeline = 0
-------------------------------

[CACHE_REQ] core_req.addr=0002fffc | tag=    383 | set_idx=15 | block_off=28

