
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 46.32

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v _0808_/A (sky130_fd_sc_hd__inv_1)
    67    0.24    1.96    1.38   13.38 ^ _0808_/Y (sky130_fd_sc_hd__inv_1)
                                         _0000_ (net)
                  1.96    0.00   13.38 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 13.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.82    0.82   library removal time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                 12.56   slack (MET)


Startpoint: stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.28    0.28 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         int_rf_rd_data_exe[0] (net)
                  0.03    0.00    0.28 ^ _0927_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.03    0.12    0.40 ^ _0927_/X (sky130_fd_sc_hd__mux2_2)
                                         _0001_ (net)
                  0.03    0.00    0.40 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_int_rf_rd_data.internal_data[32]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v _0808_/A (sky130_fd_sc_hd__inv_1)
    67    0.24    1.96    1.38   13.38 ^ _0808_/Y (sky130_fd_sc_hd__inv_1)
                                         _0000_ (net)
                  1.96    0.00   13.38 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 13.38   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.30   59.70   library recovery time
                                 59.70   data required time
-----------------------------------------------------------------------------
                                 59.70   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                 46.32   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask_merge.internal_data[30]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 ^ input external delay
    36    0.09    0.00    0.00   12.00 ^ flush (in)
                                         flush (net)
                  0.00    0.00   12.00 ^ _0820_/A_N (sky130_fd_sc_hd__nand2b_4)
    32    0.17    0.49    0.42   12.42 ^ _0820_/Y (sky130_fd_sc_hd__nand2b_4)
                                         _0699_ (net)
                  0.49    0.00   12.42 ^ _0855_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38   12.80 v _0855_/X (sky130_fd_sc_hd__mux2_2)
                                         _0130_ (net)
                  0.05    0.00   12.80 v stage_mask_merge.internal_data[30]$_DFFE_PP0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                 12.80   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_mask_merge.internal_data[30]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12   59.88   library setup time
                                 59.88   data required time
-----------------------------------------------------------------------------
                                 59.88   data required time
                                -12.80   data arrival time
-----------------------------------------------------------------------------
                                 47.07   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v _0808_/A (sky130_fd_sc_hd__inv_1)
    67    0.24    1.96    1.38   13.38 ^ _0808_/Y (sky130_fd_sc_hd__inv_1)
                                         _0000_ (net)
                  1.96    0.00   13.38 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 13.38   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_int_rf_wr_en.internal_data[1]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.30   59.70   library recovery time
                                 59.70   data required time
-----------------------------------------------------------------------------
                                 59.70   data required time
                                -13.38   data arrival time
-----------------------------------------------------------------------------
                                 46.32   slack (MET)


Startpoint: flush (input port clocked by clk)
Endpoint: stage_mask_merge.internal_data[30]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 ^ input external delay
    36    0.09    0.00    0.00   12.00 ^ flush (in)
                                         flush (net)
                  0.00    0.00   12.00 ^ _0820_/A_N (sky130_fd_sc_hd__nand2b_4)
    32    0.17    0.49    0.42   12.42 ^ _0820_/Y (sky130_fd_sc_hd__nand2b_4)
                                         _0699_ (net)
                  0.49    0.00   12.42 ^ _0855_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.38   12.80 v _0855_/X (sky130_fd_sc_hd__mux2_2)
                                         _0130_ (net)
                  0.05    0.00   12.80 v stage_mask_merge.internal_data[30]$_DFFE_PP0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                 12.80   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_mask_merge.internal_data[30]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12   59.88   library setup time
                                 59.88   data required time
-----------------------------------------------------------------------------
                                 59.88   data required time
                                -12.80   data arrival time
-----------------------------------------------------------------------------
                                 47.07   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.22e-04   9.29e-06   6.10e-09   5.31e-04  90.8%
Combinational          4.53e-05   8.29e-06   3.00e-09   5.36e-05   9.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.67e-04   1.76e-05   9.10e-09   5.85e-04 100.0%
                          97.0%       3.0%       0.0%
