SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a35t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ftg256
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /linuxprg/workvc/VRV100/fpga/qmtech_xc7a35/VRV1_365_test/ddr3_ram/ddr3_ram/ip/ddr3_ram_mig_7series_0_0/_tmp/
SET_PREFERENCE subworkingdirectory /linuxprg/workvc/VRV100/fpga/qmtech_xc7a35/VRV1_365_test/ddr3_ram/ddr3_ram/ip/ddr3_ram_mig_7series_0_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr3_ram_mig_7series_0_0
SET_PARAMETER xml_input_file /linuxprg/workvc/VRV100/fpga/qmtech_xc7a35/VRV1_365_test/ddr3_ram/ddr3_ram/ip/ddr3_ram_mig_7series_0_0/mig_b.prj
SET_PARAMETER data_dir_path /xfsdata/Xilinx/Vivado/2020.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /xfsdata/Xilinx/Vivado/2020.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /xfsdata/Xilinx/Vivado/2020.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
