# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 6.4e-05 2048 0.5 4090 274944 44.1028 28.4262 2604.5 837.983 3515.15 3515.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 6.4e-05 2048 0.5 4090 274752 44.1921 28.3567 3067.77 838.245 3978.7 3978.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 6.4e-05 2048 0.5 4090 274560 44.038 28.3762 3192.35 839.644 4104.55 4104.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 6.4e-05 2048 0.5 4090 274176 43.9924 28.3754 2970.76 839.631 3882.91 3883.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 6.4e-05 2048 0.5 4090 274400 44.2642 28.3832 3011.42 839.991 3924.2 3924.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 6.4e-05 2048 0.5 4090 274176 44.0438 28.3256 3080.5 837.543 3990.56 3990.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 6.4e-05 2048 0.5 4090 274560 44.1811 28.38 3105.86 838.064 4016.64 4016.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 6.4e-05 2048 0.5 4090 274432 44.073 28.3156 3001.17 838.969 3912.67 3912.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 6.4e-05 2048 0.5 4090 273408 44.1412 28.3136 3014.63 840.117 3927.34 3927.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 6.4e-05 2048 0.5 4090 273600 44.2318 28.3949 3237.11 841.669 4151.56 4151.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 6.4e-05 2048 0.5 4090 272384 44.0543 28.2644 3749.5 838.522 4660.48 4660.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 6.4e-05 2048 0.5 4095 274944 43.9619 28.4549 2610.94 837.9 3521.39 3521.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 6.4e-05 2048 0.5 4095 274880 44.2244 28.3779 2645.29 838.647 3556.69 3556.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 6.4e-05 2048 0.5 4095 274560 44.0571 28.3699 2621.84 838.418 3532.83 3532.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 6.4e-05 2048 0.5 4095 274624 44.226 28.3994 2688.22 837.473 3598.46 3598.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 6.4e-05 2048 0.5 4095 274944 44.0172 28.3628 2678.62 838.813 3589.95 3590.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 6.4e-05 2048 0.5 4095 274752 44.1324 28.459 3117.39 838.339 4028.46 4028.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 6.4e-05 2048 0.5 4095 274560 44.0275 28.4631 3042.15 838.851 3953.63 3953.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 6.4e-05 2048 0.5 4095 274176 43.9433 28.334 3235.57 837.284 4145.28 4145.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 6.4e-05 2048 0.5 4095 274400 44.235 28.3689 3209.31 838.02 4120.08 4120.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 6.4e-05 2048 0.5 4095 274176 44.035 28.4207 3234.37 836.745 4143.71 4143.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 6.4e-05 2048 0.5 4095 274560 44.1211 28.451 3185.5 837.943 4096.16 4096.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 6.4e-05 2048 0.5 4095 274432 44.0312 28.3136 3052.23 840.056 3964.77 3964.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 6.4e-05 2048 0.5 4095 273408 44.1204 28.3625 3540.11 840.071 4452.81 4452.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 6.4e-05 2048 0.5 4095 273600 44.2061 28.3979 3566.04 840.253 4479.04 4479.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 6.4e-05 2048 0.5 4095 272384 44.0444 28.2703 3234.55 836.573 4143.58 4143.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 6.4e-05 2048 0.5 4100 274944 44.0005 28.5047 2474.46 840.685 3387.8 3387.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 6.4e-05 2048 0.5 4100 274880 44.1957 28.3709 2787.88 838.719 3699.31 3699.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 6.4e-05 2048 0.5 4100 274560 44.0617 28.3198 2592.34 838.414 3503.28 3503.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 6.4e-05 2048 0.5 4100 274624 44.2096 28.3847 2626.81 837.807 3537.35 3537.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 6.4e-05 2048 0.5 4100 274944 44 28.4406 2593.86 838 3504.45 3504.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 6.4e-05 2048 0.5 4100 274752 44.1429 28.4414 3272 840.978 4185.71 4185.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 6.4e-05 2048 0.5 4100 274176 44.0499 28.3714 2271.73 838.678 3182.98 3183.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 6.4e-05 2048 0.5 4100 274560 44.0321 28.3437 3152.67 841.368 4066.56 4066.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 6.4e-05 2048 0.5 4100 273920 44.0024 28.412 2197.09 838.838 3108.49 3108.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 6.4e-05 2048 0.5 4100 274176 43.9768 28.2918 2959.63 840.019 3872.06 3872.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 6.4e-05 2048 0.5 4100 273408 44.0788 28.387 2106.4 837.757 3016.76 3016.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 6.4e-05 2048 0.5 4100 274400 44.2143 28.3976 3086.57 837.893 3997.23 3997.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 6.4e-05 2048 0.5 4100 273600 44.2327 28.3975 2162.3 838.285 3073.35 3073.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 6.4e-05 2048 0.5 4100 274176 44.0356 28.3291 3920.08 840.061 4832.65 4832.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 6.4e-05 2048 0.5 4100 274176 43.9562 28.3056 2577.51 837.62 3487.54 3487.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 6.4e-05 2048 0.5 4100 274560 44.1129 28.3399 3754.93 840.623 4668.15 4668.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 6.4e-05 2048 0.5 4100 272640 44.0279 28.3187 2534.93 838.042 3445.47 3445.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 6.4e-05 2048 0.5 4100 274432 44.0211 28.4312 3652.74 839.851 4565.19 4565.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 6.4e-05 2048 0.5 4100 272384 44.0396 28.6556 2434.96 836.343 3344.14 3344.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 6.4e-05 2048 0.5 4100 273408 44.103 28.4156 3190.35 837.783 4100.79 4100.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 6.4e-05 2048 0.5 4100 270336 44.1815 28.2457 2207.18 834.16 3113.9 3114.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 6.4e-05 2048 0.5 4100 273600 44.2102 28.3546 3294.12 839.411 4206.24 4206.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 6.4e-05 2048 0.5 4100 272000 43.9894 28.271 2368.9 833.753 3275.06 3275.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 6.4e-05 2048 0.5 4104 274176 44.0769 28.3131 2447.62 838.544 3358.69 3358.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 6.4e-05 2048 0.5 4104 274240 44.2746 28.4197 2592.76 838.599 3504.2 3504.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 6.4e-05 2048 0.5 4104 274176 44.0892 28.3486 2554.12 838.643 3465.35 3465.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 6.4e-05 2048 0.5 4104 273408 44.0534 28.3008 1643.81 839.461 2555.76 2555.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 6.4e-05 2048 0.5 4104 274176 44.2108 28.3791 2946.61 838.588 3857.93 3858.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 6.4e-05 2048 0.5 4104 273280 44.1236 28.384 1860.03 839.506 2772.19 2772.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 6.4e-05 2048 0.5 4104 273920 44.0897 28.3373 2787.47 838.646 3698.69 3698.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 6.4e-05 2048 0.5 4104 273408 44.0903 28.3648 1808.23 838.805 2719.63 2719.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 6.4e-05 2048 0.5 4104 274176 44.1905 28.3853 3145.35 838.431 4056.51 4056.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 6.4e-05 2048 0.5 4104 274176 44.049 28.3332 2200.07 841.701 3114.3 3114.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 6.4e-05 2048 0.5 4104 273920 44.1195 28.3846 2985.17 840.804 3898.63 3898.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 6.4e-05 2048 0.5 4104 273920 44.0091 28.3751 2132.93 839.998 3045.45 3045.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 6.4e-05 2048 0.5 4104 273408 44.0448 28.3366 3807.39 837.529 4717.44 4717.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 6.4e-05 2048 0.5 4104 273408 44.0976 28.3566 2427.03 838.638 3338.27 3338.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 6.4e-05 2048 0.5 4104 273600 44.2846 28.3733 3740.71 840.56 4654.06 4654.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 6.4e-05 2048 0.5 4104 273600 44.2311 28.3812 2535.87 840.271 3448.9 3449.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 6.4e-05 2048 0.5 4104 273280 44.1373 28.3306 3669.88 836.619 4579.11 4579.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 6.4e-05 2048 0.5 4104 272384 44.1421 28.321 2422.31 837.711 3332.63 3332.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 6.4e-05 2048 0.5 4104 273600 44.2346 28.3569 3562.32 840.043 4475.09 4475.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 6.4e-05 2048 0.5 4104 272640 44.0399 28.3286 2286.93 835.611 3195.06 3195.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 6.4e-05 2048 0.5 4104 273408 44.1193 28.3395 3402.05 838.027 4312.68 4312.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 6.4e-05 2048 0.5 4104 272384 44.075 28.2964 2284.3 838.86 3195.68 3195.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 6.4e-05 2048 0.5 4100 274688 43.9708 28.362 2768.16 838.507 3679.15 3679.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 6.4e-05 2048 0.5 4100 274560 44.2229 28.3612 2490.97 838.599 3402.29 3402.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 6.4e-05 2048 0.5 4100 274560 44.0518 28.5777 1609.31 838.842 2520.93 2521.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 6.4e-05 2048 0.5 4100 274560 44.0441 28.3644 2648.08 841.698 3562.33 3562.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 6.4e-05 2048 0.5 4100 274176 43.99 28.4541 1709.48 837.43 2619.49 2619.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 6.4e-05 2048 0.5 4100 274624 44.1461 28.3934 2834.03 840.568 3747.28 3747.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 6.4e-05 2048 0.5 4100 274176 44.038 28.3271 1790.16 839.502 2702.17 2702.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 6.4e-05 2048 0.5 4100 274432 44.0184 28.3382 2910.45 840.801 3823.76 3823.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 6.4e-05 2048 0.5 4100 274432 44.0074 28.3338 1880.04 838.972 2791.49 2791.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 6.4e-05 2048 0.5 4100 274176 44.1512 28.347 3134.88 838.265 4045.79 4045.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 6.4e-05 2048 0.5 4100 274176 44.0376 28.3279 2247.45 839.785 3159.74 3159.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 6.4e-05 2048 0.5 4100 274560 44.0073 28.3955 3050.06 838.784 3961.39 3961.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 6.4e-05 2048 0.5 4100 273920 44.016 28.4083 2135.84 840.006 3048.41 3048.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 6.4e-05 2048 0.5 4100 274176 43.9641 28.4733 3694.63 837.503 4604.71 4604.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 6.4e-05 2048 0.5 4100 273408 44.0705 28.3259 2485.45 841.344 3399.33 3399.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 6.4e-05 2048 0.5 4100 274400 44.2334 28.369 3703.82 837.918 4614.48 4614.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 6.4e-05 2048 0.5 4100 273600 44.212 28.4389 2476.31 838.132 3387.24 3387.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 6.4e-05 2048 0.5 4100 274176 44.0494 28.33 3595.8 837.419 4505.74 4505.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 6.4e-05 2048 0.5 4100 274176 43.9562 28.4078 2356.08 839.799 3268.39 3268.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 6.4e-05 2048 0.5 4100 273600 44.2291 28.4665 3471.09 837.903 4381.85 4381.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 6.4e-05 2048 0.5 4100 272640 44.0454 28.416 2291.3 835.824 3199.73 3199.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 6.4e-05 2048 0.5 4100 274432 44.0053 28.3103 3321.74 841.489 4235.72 4235.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 6.4e-05 2048 0.5 4100 272384 44.0372 28.2855 2332.42 836.54 3241.42 3241.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 6.4e-05 2048 0.5 4096 274432 44.0041 28.3767 2428.19 838.747 3339.46 3339.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 6.4e-05 2048 0.5 4096 274432 44.0253 28.3071 1564.27 838.797 2475.54 2475.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 6.4e-05 2048 0.5 4096 274240 44.2644 28.3736 2476.77 838.719 3388.28 3388.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 6.4e-05 2048 0.5 4096 273920 44.1095 28.3292 1597.46 838.72 2508.76 2508.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 6.4e-05 2048 0.5 4096 274176 44.0288 28.4324 2689.71 838.275 3600.6 3600.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 6.4e-05 2048 0.5 4096 273408 44.0621 28.2955 1717.37 836.57 2626.45 2626.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 6.4e-05 2048 0.5 4096 274176 44.2413 28.4069 2642.56 838.381 3553.73 3553.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 6.4e-05 2048 0.5 4096 273280 44.149 28.3409 1683.85 839.525 2596.01 2596.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 6.4e-05 2048 0.5 4096 272832 44.3138 28.4241 1377.45 837.696 2288.03 2288.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 6.4e-05 2048 0.5 4096 274432 44.0138 28.3562 2622.3 846.088 3540.9 3541.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 6.4e-05 2048 0.5 4096 274432 50.9114 28.5348 1722.17 840.924 2642.69 2642.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 6.4e-05 2048 0.5 4096 273408 44.0964 28.2981 1425.07 837.73 2335.34 2335.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 6.4e-05 2048 0.5 4096 274176 44.176 28.3692 3813.49 840.817 4727 4727.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 6.4e-05 2048 0.5 4096 274176 44.0381 28.3295 2433.22 840.635 3346.37 3346.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 6.4e-05 2048 0.5 4096 273024 44.1136 28.4279 1980.96 839.141 2892.78 2892.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 6.4e-05 2048 0.5 4096 273920 44.0789 28.3509 3556.21 838.013 4466.8 4466.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 6.4e-05 2048 0.5 4096 273920 44.0048 28.3134 2388.8 841.596 3302.86 3302.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 6.4e-05 2048 0.5 4096 272640 44.0055 28.382 1991.07 835.84 2899.45 2899.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 6.4e-05 2048 0.5 4096 273408 44.0317 28.3116 3368.6 839.454 4280.54 4280.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 6.4e-05 2048 0.5 4096 273408 44.0903 28.3422 2180.96 836.974 3090.52 3090.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 6.4e-05 2048 0.5 4096 271872 44.0025 28.3153 1889.43 835.831 2797.72 2797.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 6.4e-05 2048 0.5 4096 273600 44.2906 28.3648 3310.07 839.191 4222.07 4222.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 6.4e-05 2048 0.5 4096 273600 44.2151 28.3819 2306.42 838.276 3217.43 3217.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 6.4e-05 2048 0.5 4096 273600 44.2852 28.3939 1912.3 839.664 2824.78 2824.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 6.4e-05 2048 0.5 4096 273280 44.1222 28.4115 3228.44 840.085 4141.2 4141.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 6.4e-05 2048 0.5 4096 272384 44.1292 28.3417 2239.67 839.043 3151.32 3151.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 6.4e-05 2048 0.5 4096 271488 44.2856 28.3262 1832.77 837.214 2742.73 2742.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 6.4e-05 2048 0.5 4096 273600 44.2255 28.4221 3170.36 837.022 4080.18 4080.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 6.4e-05 2048 0.5 4096 272640 44.0514 28.3648 2253.69 835.391 3161.65 3161.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 6.4e-05 2048 0.5 4096 270720 44.3581 28.4426 1848.52 835.412 2756.88 2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 6.4e-05 2048 0.5 4096 274432 44.0194 28.3013 3192.97 838.012 4103.44 4103.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 6.4e-05 2048 0.5 4096 272384 44.06 28.3231 2143.49 836.568 3052.58 3052.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 6.4e-05 2048 0.5 4096 270336 44.13 28.2419 1925.01 834.128 2831.66 2831.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 6.4e-05 2048 0.5 4120 274432 43.9842 28.397 2469.33 841.26 3383.11 3383.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 6.4e-05 2048 0.5 4120 274432 44.0402 28.3199 1590.62 838.811 2501.94 2502.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 6.4e-05 2048 0.5 4120 274560 44.1584 28.3676 2801.16 838.745 3712.58 3712.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 6.4e-05 2048 0.5 4120 274560 43.985 28.3663 1788.74 838.721 2699.96 2700.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 6.4e-05 2048 0.5 4120 273600 44.2252 28.3853 1456.82 840.057 2369.63 2369.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 6.4e-05 2048 0.5 4120 274176 44.0754 28.3689 2587.6 838.153 3498.35 3498.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 6.4e-05 2048 0.5 4120 273408 44.0771 28.4226 1688.23 836.712 2597.59 2597.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 6.4e-05 2048 0.5 4120 274176 44.0498 28.3764 1389.48 840.632 2302.68 2302.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 6.4e-05 2048 0.5 4120 274176 44.1814 28.3543 3706.01 837.671 4616.36 4616.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 6.4e-05 2048 0.5 4120 273280 44.1244 28.3302 2321.22 837.397 3231.22 3231.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 6.4e-05 2048 0.5 4120 272832 44.3109 28.3832 1895.04 838.644 2806.52 2806.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 6.4e-05 2048 0.5 4120 274432 44.0012 28.2976 3432.38 840.765 4345.58 4345.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 6.4e-05 2048 0.5 4120 274432 44.0061 28.3642 2142.79 838.83 3054.13 3054.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 6.4e-05 2048 0.5 4120 273408 44.1002 28.2913 1741.63 837.409 2651.57 2651.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 6.4e-05 2048 0.5 4120 274176 44.1986 28.4301 3541.13 838.264 4452.17 4452.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 6.4e-05 2048 0.5 4120 274176 44.0406 28.3914 2297.37 837.735 3207.68 3207.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 6.4e-05 2048 0.5 4120 273024 44.1052 28.3517 2016.36 835.769 2924.73 2924.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 6.4e-05 2048 0.5 4120 271872 44.0006 28.3264 1789.09 839.352 2700.91 2701.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 6.4e-05 2048 0.5 4120 274560 44.0052 28.3922 3319.06 840.796 4232.4 4232.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 6.4e-05 2048 0.5 4120 273920 44.0176 28.326 2263.27 841.023 3176.79 3176.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 6.4e-05 2048 0.5 4120 272640 44.0286 28.3158 1877.05 835.816 2785.35 2785.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 6.4e-05 2048 0.5 4120 271360 43.8216 28.1238 1844.84 832.623 2749.56 2749.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 6.4e-05 2048 0.5 4120 273408 44.0368 28.3505 3123.07 839.455 4035.06 4035.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 6.4e-05 2048 0.5 4120 273408 44.112 28.3064 2219.06 837.712 3129.33 3129.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 6.4e-05 2048 0.5 4120 271872 44.0237 28.2835 1817.94 838.316 2728.71 2728.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 6.4e-05 2048 0.5 4120 270336 44.1664 28.4955 1698.51 833.965 2605.28 2605.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 6.4e-05 2048 0.5 4120 273600 44.2618 28.3873 3239.17 839.987 4151.94 4152.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 6.4e-05 2048 0.5 4120 273600 44.2174 28.3941 2201.7 841.332 3115.79 3115.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 6.4e-05 2048 0.5 4120 273600 44.257 28.4692 1908.76 841.103 2822.73 2822.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 6.4e-05 2048 0.5 4120 272000 43.9924 28.2972 1741.14 836.491 2650.06 2650.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 6.4e-05 2048 0.5 4128 273664 44.0096 28.3389 2678.29 839.842 3590.63 3590.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 6.4e-05 2048 0.5 4128 273408 44.1255 28.3139 1714.01 840.778 2627.37 2627.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 6.4e-05 2048 0.5 4128 272640 44.0827 28.4017 1414.09 837.084 2323.8 2323.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 6.4e-05 2048 0.5 4128 273600 44.2711 28.3856 2587.26 839.434 3499.49 3499.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 6.4e-05 2048 0.5 4128 273280 44.2023 28.36 1692.39 841.404 2606.51 2606.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 6.4e-05 2048 0.5 4128 272640 44.3268 28.4042 1378.65 840.621 2292.14 2292.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 6.4e-05 2048 0.5 4128 273408 44.0845 28.3527 3611.51 839.584 4523.68 4523.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 6.4e-05 2048 0.5 4128 272640 44.0963 28.3041 2269.65 837.476 3179.67 3179.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 6.4e-05 2048 0.5 4128 273024 44.1489 28.3423 1830.05 839.024 2741.71 2741.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 6.4e-05 2048 0.5 4128 271872 44.1942 28.3488 1539.41 837.538 2449.63 2449.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 6.4e-05 2048 0.5 4128 273728 44.2575 28.3525 3339.34 840.562 4252.66 4252.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 6.4e-05 2048 0.5 4128 273280 44.1171 28.3463 2103.92 837.316 3013.84 3013.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 6.4e-05 2048 0.5 4128 272832 44.2855 28.3548 1726.52 837.666 2636.97 2637.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 6.4e-05 2048 0.5 4128 272384 44.1256 28.2955 1555.81 837.64 2466.01 2466.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 6.4e-05 2048 0.5 4128 273408 44.0792 28.5286 3193.38 839.93 4106.07 4106.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 6.4e-05 2048 0.5 4128 273408 44.128 28.4212 2043.5 838.869 2955.07 2955.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 6.4e-05 2048 0.5 4128 271872 44.1796 28.3251 1678.85 838.905 2590.4 2590.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 6.4e-05 2048 0.5 4128 272384 44.0361 28.2707 1484.21 835.751 2392.41 2392.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 6.4e-05 2048 0.5 4128 273600 44.2257 28.3691 3174.33 838.34 4085.41 4085.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 6.4e-05 2048 0.5 4128 273024 44.1854 28.408 2195.91 841.205 3109.85 3109.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 6.4e-05 2048 0.5 4128 271296 44.3157 28.3935 1848.49 835.744 2757.08 2757.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 6.4e-05 2048 0.5 4128 271872 44.0465 28.2972 1863.44 835.752 2771.68 2771.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 6.4e-05 2048 0.5 4128 273280 44.1562 28.3388 3139 841.362 4053 4053.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 6.4e-05 2048 0.5 4128 272640 44.1611 28.4364 2236.28 841.574 3150.6 3150.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 6.4e-05 2048 0.5 4128 270720 44.1958 28.3095 1828.94 835.812 2737.4 2737.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 6.4e-05 2048 0.5 4128 268800 44.1148 28.2827 1698.68 834.544 2605.77 2605.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 6.4e-05 2048 0.5 4100 274176 44.0038 28.3213 2771.7 838.519 3682.69 3682.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 6.4e-05 2048 0.5 4100 273920 44.0406 28.3446 1771.5 838.634 2682.66 2682.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 6.4e-05 2048 0.5 4100 273408 44.0323 28.3134 1449.06 839.735 2361.28 2361.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 6.4e-05 2048 0.5 4100 274240 44.2382 28.3596 2600.04 838.71 3511.49 3511.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 6.4e-05 2048 0.5 4100 273920 44.1185 28.3423 1667.8 838.607 2579.02 2579.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 6.4e-05 2048 0.5 4100 273600 44.229 28.364 1387.13 837.869 2297.73 2297.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 6.4e-05 2048 0.5 4100 273920 43.9932 28.3259 1192.3 839.062 2103.82 2103.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 6.4e-05 2048 0.5 4100 274176 44.0249 28.3791 3549.23 837.476 4459.26 4459.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 6.4e-05 2048 0.5 4100 273408 44.034 28.2911 2201.43 837.256 3111.16 3111.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 6.4e-05 2048 0.5 4100 274176 44.0547 28.4963 1799.71 838.549 2710.95 2711.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 6.4e-05 2048 0.5 4100 273408 44.0771 28.2966 1526.04 838.906 2437.47 2437.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 6.4e-05 2048 0.5 4100 274176 44.2044 28.4398 3260.31 840.566 4173.67 4173.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 6.4e-05 2048 0.5 4100 273280 44.1131 28.3995 2060.97 836.508 2970.13 2970.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 6.4e-05 2048 0.5 4100 272832 44.3014 28.6372 1684.3 839.65 2597.03 2597.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 6.4e-05 2048 0.5 4100 272384 44.1582 28.3411 1515.07 839.809 2427.52 2427.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 6.4e-05 2048 0.5 4100 273920 44.0552 28.3341 3187.7 840.899 4101.14 4101.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 6.4e-05 2048 0.5 4100 273408 44.0917 28.322 2058.9 846.088 2977.54 2977.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 6.4e-05 2048 0.5 4100 273408 44.0851 28.3279 1718.82 837.32 2628.7 2628.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 6.4e-05 2048 0.5 4100 272384 44.0404 28.3587 1504.62 837.598 2414.75 2414.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 6.4e-05 2048 0.5 4100 274176 44.1592 28.3669 3301.68 838.248 4212.6 4212.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 6.4e-05 2048 0.5 4100 274176 44.0387 28.3467 2349.61 838.634 3260.78 3260.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 6.4e-05 2048 0.5 4100 273024 44.1132 28.3812 1927.25 834.959 2834.84 2834.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 6.4e-05 2048 0.5 4100 271872 44.012 28.3382 1820.84 835.018 2728.35 2728.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 6.4e-05 2048 0.5 4100 270720 44.3473 28.4191 1662.65 838.106 2573.66 2573.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 6.4e-05 2048 0.5 4100 273920 44.0861 28.3954 3201.58 842.422 4116.62 4116.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 6.4e-05 2048 0.5 4100 273920 43.9897 28.3879 2201.49 838.767 3112.78 3112.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 6.4e-05 2048 0.5 4100 272640 44.0045 28.4029 1855.13 836.734 2764.41 2764.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 6.4e-05 2048 0.5 4100 271360 43.8366 28.1294 1706.26 832.601 2610.97 2611.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 6.4e-05 2048 0.5 4100 272000 43.9951 28.2806 1644.61 837.049 2554.09 2554.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 6.4e-05 2048 0.5 4140 273920 44.0109 28.459 2590.06 839.934 3502.61 3502.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 6.4e-05 2048 0.5 4140 273920 44.0821 28.3075 1696.62 838.625 2607.79 2607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 6.4e-05 2048 0.5 4140 273408 44.0108 28.3294 1369.14 839.463 2281.09 2281.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 6.4e-05 2048 0.5 4140 273408 44.1271 28.3525 1187.3 842.565 2102.48 2102.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 6.4e-05 2048 0.5 4140 273920 44.2292 28.4549 3582.54 841.268 4496.64 4496.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 6.4e-05 2048 0.5 4140 273920 44.0468 28.4688 2221.72 838.637 3133.02 3133.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 6.4e-05 2048 0.5 4140 273600 44.2292 28.414 1812.33 838.095 2723.21 2723.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 6.4e-05 2048 0.5 4140 273920 43.9912 28.4222 1534.88 839.038 2446.47 2446.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 6.4e-05 2048 0.5 4140 273792 44.1102 28.3734 3287.12 837.486 4197.23 4197.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 6.4e-05 2048 0.5 4140 273408 44.0359 28.2808 2057.15 837.187 2966.79 2966.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 6.4e-05 2048 0.5 4140 273024 44.1675 28.3493 1684.45 840.634 2597.74 2597.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 6.4e-05 2048 0.5 4140 273408 44.0874 28.3856 1523.93 839.79 2436.33 2436.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 6.4e-05 2048 0.5 4140 272640 44.0413 28.3212 1316.32 834.903 2223.73 2223.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 6.4e-05 2048 0.5 4140 273728 44.2296 28.3574 3133.66 838.592 4044.98 4045.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 6.4e-05 2048 0.5 4140 273280 44.1287 28.3253 1985.18 840.074 2897.84 2897.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 6.4e-05 2048 0.5 4140 272832 44.2805 28.3978 1658.86 837.595 2569.28 2569.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 6.4e-05 2048 0.5 4140 272384 44.1505 28.3054 1457.81 838.714 2369.12 2369.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 6.4e-05 2048 0.5 4140 271040 44.3834 28.3623 1282.01 839.321 2194.22 2194.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 6.4e-05 2048 0.5 4140 273920 44.0732 28.4606 2930.24 838.86 3841.78 3841.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 6.4e-05 2048 0.5 4140 273408 44.1201 28.2996 1963.87 842.544 2878.97 2879.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 6.4e-05 2048 0.5 4140 273408 44.0692 28.3351 1625.78 837.576 2535.9 2536.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 6.4e-05 2048 0.5 4140 272384 44.0551 28.2767 1471.39 838.53 2382.4 2382.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 6.4e-05 2048 0.5 4140 271360 43.8375 28.1315 1344.69 834.55 2251.35 2251.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 6.4e-05 2048 0.5 4096 273664 44.0324 28.3096 2522.57 841.745 3436.81 3436.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 6.4e-05 2048 0.5 4096 273408 44.0985 28.3573 1618.01 838.679 2529.29 2529.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 6.4e-05 2048 0.5 4096 272640 44.0917 28.347 1326.44 839.468 2238.5 2238.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 6.4e-05 2048 0.5 4096 273408 44.1394 28.4585 1152.35 839.789 2064.88 2065.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 6.4e-05 2048 0.5 4096 273600 44.2155 28.4094 3402.66 838.517 4313.95 4314.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 6.4e-05 2048 0.5 4096 273280 44.1621 28.3587 2070.84 838.816 2982.32 2982.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 6.4e-05 2048 0.5 4096 272640 44.3228 28.3765 1708.58 837.959 2619.39 2619.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 6.4e-05 2048 0.5 4096 272640 44.144 28.3174 1465.19 841.003 2378.8 2378.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 6.4e-05 2048 0.5 4096 272000 44.3652 28.3627 1334.01 838.321 2245.21 2245.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 6.4e-05 2048 0.5 4096 273408 44.0917 28.3831 3140.71 841.491 4054.82 4054.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 6.4e-05 2048 0.5 4096 272640 44.0903 28.4774 1957.14 840.013 2869.87 2869.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 6.4e-05 2048 0.5 4096 273024 44.1539 28.3554 1604.4 838.196 2515.25 2515.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 6.4e-05 2048 0.5 4096 271872 44.1976 28.4612 1419.99 839.731 2332.52 2332.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 6.4e-05 2048 0.5 4096 270720 44.2268 28.3648 1244.35 835.704 2152.78 2152.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 6.4e-05 2048 0.5 4096 273728 44.2232 28.364 2946.69 837.525 3856.95 3857.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 6.4e-05 2048 0.5 4096 273280 44.1218 28.3551 1865.78 840.083 2778.48 2778.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 6.4e-05 2048 0.5 4096 272832 44.2656 28.4973 1573.79 837.459 2484.16 2484.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 6.4e-05 2048 0.5 4096 272384 44.1361 28.2953 1381.82 837.421 2291.81 2291.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 6.4e-05 2048 0.5 4096 271040 44.3577 28.3996 1218.64 839.817 2131.35 2131.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 6.4e-05 2048 0.5 4096 273408 44.0995 28.4353 2865.82 838.808 3777.31 3777.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 6.4e-05 2048 0.5 4096 273408 44.0808 28.3914 1891.61 838.967 2803.2 2803.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 6.4e-05 2048 0.5 4096 271872 44.1998 28.3251 1554.07 840.657 2467.38 2467.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 6.4e-05 2048 0.5 4096 272384 44.0268 28.4426 1412.6 836.564 2321.77 2321.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 6.4e-05 2048 0.5 4096 268800 44.1045 28.1541 1286.78 834.563 2193.75 2193.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 6.4e-05 2048 0.5 4096 270336 44.1405 28.2539 1210.66 833.93 2117.13 2117.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1840 6.4e-05 2048 0.5 4096 273920 44.0833 28.4543 2510.59 842.054 3425.46 3425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 6.4e-05 2048 0.5 4096 273664 44.0183 28.4098 2821.38 838.735 3732.69 3732.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 6.4e-05 2048 0.5 4096 273408 44.089 28.5406 1821.64 839.929 2734.35 2734.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 6.4e-05 2048 0.5 4096 272640 44.112 28.3729 1475.54 837.075 2385.24 2385.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 6.4e-05 2048 0.5 4096 273408 44.0874 28.4844 1324.31 838.975 2236 2236.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 6.4e-05 2048 0.5 4096 272640 44.1166 28.3443 1211.88 838.115 2122.6 2122.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 6.4e-05 2048 0.5 4096 271872 44.2164 28.3753 1115.28 838.881 2026.89 2027.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 6.4e-05 2048 0.5 4096 272384 44.1366 28.463 1051.3 837.846 1961.89 1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 6.4e-05 2048 0.5 4096 272384 44.0613 28.3382 999.215 839.083 1910.84 1910.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1840 6.4e-05 2048 0.5 4140 272384 44.1309 28.3593 984.161 837.724 1894.51 1894.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1840 6.4e-05 2048 0.5 4096 272384 44.135 28.3682 950.909 836.923 1860.48 1860.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1840 6.4e-05 2048 0.5 4100 273280 44.1485 28.3476 982.799 837.812 1893.25 1893.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1840 6.4e-05 2048 0.5 4128 271040 44.3844 28.378 974.471 836.79 1884.17 1884.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1840 6.4e-05 2048 0.5 4096 274432 44.0113 28.3657 1124.61 838.744 2035.87 2035.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 6.4e-05 2048 0.5 4096 272640 43.9558 28.3711 1697.87 836.2 2606.54 2606.65
