// Seed: 2187377934
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  tri1 id_4 = id_3 == id_3;
  wire id_5;
endmodule
module module_0 (
    id_1,
    module_1,
    id_2
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4;
  module_0(
      id_4, id_4, id_2
  );
  always @(posedge 1 or posedge id_4) begin
    $display((id_2));
  end
  uwire id_5 = 1;
  wire  id_6;
endmodule
