# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:16 on Aug 30,2025
# vlog -reportprogress 300 half_sub.v "+acc" 
# -- Compiling module half_sub
# -- Compiling module half_sub_tb
# 
# Top level modules:
# 	half_sub
# 	half_sub_tb
# End time: 12:37:16 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim half_sub_tb 
# Start time: 12:37:16 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: half_sub.v(14): Module 'half_adder' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:37:44 on Aug 30,2025
# vlog -reportprogress 300 half_sub.v "+acc" 
# -- Compiling module half_sub
# -- Compiling module half_sub_tb
# 
# Top level modules:
# 	half_sub_tb
# End time: 12:37:44 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim half_sub_tb 
# Start time: 12:37:16 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.half_sub_tb(fast)
# Loading work.half_sub(fast)
# a=0 b=1 dif=1 bar=1
# a=1 b=1 dif=0 bar=0
# a=1 b=0 dif=1 bar=0
# a=1 b=1 dif=0 bar=0
# a=0 b=1 dif=1 bar=1
# a=1 b=0 dif=1 bar=0
# End time: 12:45:39 on Aug 30,2025, Elapsed time: 0:08:23
# Errors: 1, Warnings: 0
