{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557910833782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557910833782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 17:00:33 2019 " "Processing started: Wed May 15 17:00:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557910833782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557910833782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557910833782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557910834299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-game_ar " "Found design unit 1: game-game_ar" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834880 ""} { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_ram-game_lx_ram_ar " "Found design unit 1: game_lx_ram-game_lx_ram_ar" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834886 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_ram " "Found entity 1: game_lx_ram" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_next.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_next.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_next-game_lx_next_ar " "Found design unit 1: game_lx_next-game_lx_next_ar" {  } { { "game_lx_next.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_next.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834890 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_next " "Found entity 1: game_lx_next" {  } { { "game_lx_next.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_next.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_clock-exp4_lx_clock_ar " "Found design unit 1: exp4_lx_clock-exp4_lx_clock_ar" {  } { { "exp4_lx_clock.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_clock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834893 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_clock " "Found entity 1: exp4_lx_clock" {  } { { "exp4_lx_clock.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_screen-game_lx_screen_ar " "Found design unit 1: game_lx_screen-game_lx_screen_ar" {  } { { "game_lx_screen.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_screen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834898 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_screen " "Found entity 1: game_lx_screen" {  } { { "game_lx_screen.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_screen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_latchall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_latchall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_latchall-game_lx_latchall_ar " "Found design unit 1: game_lx_latchall-game_lx_latchall_ar" {  } { { "game_lx_latchall.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latchall.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834902 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_latchall " "Found entity 1: game_lx_latchall" {  } { { "game_lx_latchall.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latchall.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_scancode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_scancode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_scancode-exp4_lx_scancode_ar " "Found design unit 1: exp4_lx_scancode-exp4_lx_scancode_ar" {  } { { "exp4_lx_scancode.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_scancode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834907 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_scancode " "Found entity 1: exp4_lx_scancode" {  } { { "exp4_lx_scancode.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_scancode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_readstatus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_readstatus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_readstatus-exp4_lx_readstatus_ar " "Found design unit 1: exp4_lx_readstatus-exp4_lx_readstatus_ar" {  } { { "exp4_lx_readstatus.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_readstatus.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834911 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_readstatus " "Found entity 1: exp4_lx_readstatus" {  } { { "exp4_lx_readstatus.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_readstatus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_dis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_dis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_dis-exp4_lx_dis_ar " "Found design unit 1: exp4_lx_dis-exp4_lx_dis_ar" {  } { { "exp4_lx_dis.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_dis.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834916 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_dis " "Found entity 1: exp4_lx_dis" {  } { { "exp4_lx_dis.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_dis.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx-exp4_lx_ar " "Found design unit 1: exp4_lx-exp4_lx_ar" {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834920 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx " "Found entity 1: exp4_lx" {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_latch-game_lx_latch_ar " "Found design unit 1: game_lx_latch-game_lx_latch_ar" {  } { { "game_lx_latch.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834923 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_latch " "Found entity 1: game_lx_latch" {  } { { "game_lx_latch.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_ar " "Found design unit 1: counter-counter_ar" {  } { { "counter.vhd" "" { Text "E:/class/FPGACLASS/free/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834926 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/class/FPGACLASS/free/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_clock8191.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_clock8191.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_clock8191-game_lx_clock8191_ar " "Found design unit 1: game_lx_clock8191-game_lx_clock8191_ar" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834930 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_clock8191 " "Found entity 1: game_lx_clock8191" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_apple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_apple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_appple-game_lx_appple_ar " "Found design unit 1: game_lx_appple-game_lx_appple_ar" {  } { { "game_lx_apple.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_apple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834936 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_appple " "Found entity 1: game_lx_appple" {  } { { "game_lx_apple.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_apple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-tb_ar " "Found design unit 1: tb-tb_ar" {  } { { "tb.vhd" "" { Text "E:/class/FPGACLASS/free/tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834941 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "E:/class/FPGACLASS/free/tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_ar " "Found design unit 1: test-test_ar" {  } { { "test.vhd" "" { Text "E:/class/FPGACLASS/free/test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834945 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "E:/class/FPGACLASS/free/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910834945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910834945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557910835048 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sizein game.vhd(105) " "VHDL Signal Declaration warning at game.vhd(105): used implicit default value for signal \"sizein\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557910835078 "|game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_lx exp4_lx:u1 " "Elaborating entity \"exp4_lx\" for hierarchy \"exp4_lx:u1\"" {  } { { "game.vhd" "u1" { Text "E:/class/FPGACLASS/free/game.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_lx_clock exp4_lx:u1\|exp4_lx_clock:exp4_clk " "Elaborating entity \"exp4_lx_clock\" for hierarchy \"exp4_lx:u1\|exp4_lx_clock:exp4_clk\"" {  } { { "exp4_lx.vhd" "exp4_clk" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter exp4_lx:u1\|counter:game_counter " "Elaborating entity \"counter\" for hierarchy \"exp4_lx:u1\|counter:game_counter\"" {  } { { "exp4_lx.vhd" "game_counter" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_lx_scancode exp4_lx:u1\|exp4_lx_scancode:exp4_scan " "Elaborating entity \"exp4_lx_scancode\" for hierarchy \"exp4_lx:u1\|exp4_lx_scancode:exp4_scan\"" {  } { { "exp4_lx.vhd" "exp4_scan" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_lx_readstatus exp4_lx:u1\|exp4_lx_readstatus:exp4_read " "Elaborating entity \"exp4_lx_readstatus\" for hierarchy \"exp4_lx:u1\|exp4_lx_readstatus:exp4_read\"" {  } { { "exp4_lx.vhd" "exp4_read" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835312 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swro exp4_lx_readstatus.vhd(17) " "VHDL Process Statement warning at exp4_lx_readstatus.vhd(17): signal \"swro\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "exp4_lx_readstatus.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_readstatus.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557910835342 "|game|exp4_lx:u1|exp4_lx_readstatus:exp4_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp4_lx_dis exp4_lx:u1\|exp4_lx_dis:exp4_dis " "Elaborating entity \"exp4_lx_dis\" for hierarchy \"exp4_lx:u1\|exp4_lx_dis:exp4_dis\"" {  } { { "exp4_lx.vhd" "exp4_dis" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_latchall game_lx_latchall:u2 " "Elaborating entity \"game_lx_latchall\" for hierarchy \"game_lx_latchall:u2\"" {  } { { "game.vhd" "u2" { Text "E:/class/FPGACLASS/free/game.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_latch game_lx_latchall:u2\|game_lx_latch:l1 " "Elaborating entity \"game_lx_latch\" for hierarchy \"game_lx_latchall:u2\|game_lx_latch:l1\"" {  } { { "game_lx_latchall.vhd" "l1" { Text "E:/class/FPGACLASS/free/game_lx_latchall.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_next game_lx_next:u3 " "Elaborating entity \"game_lx_next\" for hierarchy \"game_lx_next:u3\"" {  } { { "game.vhd" "u3" { Text "E:/class/FPGACLASS/free/game.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_clock8191 game_lx_clock8191:u4 " "Elaborating entity \"game_lx_clock8191\" for hierarchy \"game_lx_clock8191:u4\"" {  } { { "game.vhd" "u4" { Text "E:/class/FPGACLASS/free/game.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_lx_clock8191.vhd(20) " "VHDL Process Statement warning at game_lx_clock8191.vhd(20): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557910835594 "|game|game_lx_clock8191:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hit game_lx_clock8191.vhd(31) " "VHDL Process Statement warning at game_lx_clock8191.vhd(31): signal \"hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557910835594 "|game|game_lx_clock8191:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp game_lx_clock8191.vhd(17) " "VHDL Process Statement warning at game_lx_clock8191.vhd(17): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557910835594 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[0\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835644 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[1\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835644 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[2\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835644 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[3\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835644 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[4\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835645 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[5\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835645 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[6\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835645 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[7\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835645 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[8\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835645 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[9\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835645 "|game|game_lx_clock8191:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] game_lx_clock8191.vhd(23) " "Inferred latch for \"temp\[10\]\" at game_lx_clock8191.vhd(23)" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557910835646 "|game|game_lx_clock8191:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_appple game_lx_appple:u5 " "Elaborating entity \"game_lx_appple\" for hierarchy \"game_lx_appple:u5\"" {  } { { "game.vhd" "u5" { Text "E:/class/FPGACLASS/free/game.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_ram game_lx_ram:u6 " "Elaborating entity \"game_lx_ram\" for hierarchy \"game_lx_ram:u6\"" {  } { { "game.vhd" "u6" { Text "E:/class/FPGACLASS/free/game.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835720 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "size game_lx_ram.vhd(33) " "VHDL Process Statement warning at game_lx_ram.vhd(33): signal \"size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557910835939 "|game_lx_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset game_lx_ram.vhd(34) " "VHDL Process Statement warning at game_lx_ram.vhd(34): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557910835939 "|game_lx_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_lx_screen game_lx_screen:u7 " "Elaborating entity \"game_lx_screen\" for hierarchy \"game_lx_screen:u7\"" {  } { { "game.vhd" "u7" { Text "E:/class/FPGACLASS/free/game.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910835944 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1557910864848 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[2\] " "Latch game_lx_clock8191:u4\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865424 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[10\] " "Latch game_lx_clock8191:u4\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865425 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[9\] " "Latch game_lx_clock8191:u4\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865425 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[8\] " "Latch game_lx_clock8191:u4\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865425 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[7\] " "Latch game_lx_clock8191:u4\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[6\] " "Latch game_lx_clock8191:u4\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[3\] " "Latch game_lx_clock8191:u4\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[0\] " "Latch game_lx_clock8191:u4\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[1\] " "Latch game_lx_clock8191:u4\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[4\] " "Latch game_lx_clock8191:u4\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_lx_clock8191:u4\|temp\[5\] " "Latch game_lx_clock8191:u4\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clk " "Ports D and ENA on the latch are fed by the same signal clk" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557910865426 ""}  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557910865426 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 106 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557910882284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557910887635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557910887635 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "swro\[3\] " "No output dependent on input pin \"swro\[3\]\"" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557910888437 "|game|swro[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557910888437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9280 " "Implemented 9280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557910888438 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557910888438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9258 " "Implemented 9258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557910888438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557910888438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557910888512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 17:01:28 2019 " "Processing ended: Wed May 15 17:01:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557910888512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557910888512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557910888512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557910888512 ""}
