<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcsg324-1" LaunchTime="1661834733">
  <File Type="BITSTR-BMM" Name="teach_soc_top_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="teach_soc_top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="teach_soc_top.tcl"/>
  <File Type="OPT-DCP" Name="teach_soc_top_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="teach_soc_top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="teach_soc_top_reports.tcl"/>
  <File Type="OPT-DRC" Name="teach_soc_top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="teach_soc_top.hwdef"/>
  <File Type="PWROPT-DCP" Name="teach_soc_top_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="teach_soc_top_placed.dcp"/>
  <File Type="PLACE-IO" Name="teach_soc_top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="teach_soc_top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="teach_soc_top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="teach_soc_top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="teach_soc_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="teach_soc_top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="teach_soc_top.bin"/>
  <File Type="PHYSOPT-DCP" Name="teach_soc_top_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="teach_soc_top.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="teach_soc_top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="teach_soc_top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="teach_soc_top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="teach_soc_top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="teach_soc_top_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="teach_soc_top.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="teach_soc_top_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="teach_soc_top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="teach_soc_top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="teach_soc_top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="teach_soc_top.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="teach_soc_top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="teach_soc_top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="teach_soc_top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="teach_soc_top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="teach_soc_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="teach_soc_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="teach_soc_top_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="teach_soc_top.vdi"/>
  <File Type="ROUTE-CLK" Name="teach_soc_top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="teach_soc_top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="teach_soc_top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="teach_soc_top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="teach_soc_top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="teach_soc_top_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="teach_soc_top.bit"/>
  <File Type="BITSTR-RBT" Name="teach_soc_top.rbt"/>
  <File Type="BITSTR-NKY" Name="teach_soc_top.nky"/>
  <File Type="PDI-FILE" Name="teach_soc_top.pdi"/>
  <File Type="RCFI_FILE" Name="teach_soc_top.rcfi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="CFI_FILE" Name="teach_soc_top.cfi"/>
  <File Type="RNPI_FILE" Name="teach_soc_top.rnpi"/>
  <File Type="NPI_FILE" Name="teach_soc_top.npi"/>
  <File Type="RBD_FILE" Name="teach_soc_top.rbd"/>
  <File Type="BG-BGN" Name="teach_soc_top.bgn"/>
  <File Type="BG-DRC" Name="teach_soc_top.drc"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../core/macros.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/alu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/br.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bridge/bridge_1x2.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/confreg/confeg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/cu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/dmem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/dmemreq.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/ex2mem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/id2ex.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/if2id.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/imem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/mem2wb.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/mmu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/mycpu_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/pc2if.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/regfile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../core/vga.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/teach_soc_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/inst_ram.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/1.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/SwTest.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/addTest.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/non.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/Test_BEQ.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/Test_branch.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/Interface.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/newInterface.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../teach_soft/newBeeInterface.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="teach_soc_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/teach_soc.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/teach_soc.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
    <Step Id="write_device_image"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="data_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="inst_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_pll"/>
</GenRun>
