<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NR-9C" package="QFN88P" speed="6" partNumber="GW1NR-LV9QN88PC6/I5"/>
    <FileList>
        <File path="C:\Dev\FPGA\cmd\src\loopback.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\printer.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\rx.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\top.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\tx.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\cmd\ping.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\state\error.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\state\read_cmd.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\state\run_cmd.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\state\start.v" type="verilog"/>
        <File path="C:\Dev\FPGA\cmd\src\string_rom.v" type="verilog"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v" type="gao"/>
        <File path="C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\data\ipcores\gw_jtag.v" type="gao"/>
        <File path="C:\Dev\FPGA\cmd\impl\gwsynthesis\RTL_GAO\gw_gao_top.v" type="gao"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="50.000"/>
        <Option type="include_path" value="C:/Gowin/Gowin_V1.9.11.03_Education_x64/IDE/data/ipcores/GAO"/>
        <Option type="include_path" value="C:/Dev/FPGA/cmd/impl/gwsynthesis/RTL_GAO"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="C:\Dev\FPGA\cmd\impl\gwsynthesis\cmd.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="0"/>
        <Option type="top_module" value="top"/>
        <Option type="vcc" value="1.2"/>
        <Option type="verilog_language" value="verilog-2001"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
