/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [40:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [11:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[154] ? in_data[149] : in_data[173]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[164] : celloutsig_1_0z);
  assign celloutsig_1_5z = !(in_data[174] ? celloutsig_1_2z : celloutsig_1_1z);
  assign celloutsig_1_12z = !(in_data[186] ? celloutsig_1_8z : celloutsig_1_10z);
  assign celloutsig_0_0z = ~(in_data[56] | in_data[77]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[113]) & in_data[100]);
  assign celloutsig_0_1z = ~((in_data[11] | in_data[10]) & in_data[44]);
  assign celloutsig_1_8z = ~((celloutsig_1_4z | celloutsig_1_2z) & celloutsig_1_5z);
  reg [14:0] _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _10_ <= 15'h0000;
    else _10_ <= { in_data[64:51], celloutsig_0_0z };
  assign out_data[14:0] = _10_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[90:75], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z } & { in_data[61:44], celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[17:15], celloutsig_0_1z, celloutsig_0_3z } & in_data[71:67];
  assign celloutsig_0_6z = { in_data[49:35], celloutsig_0_2z, celloutsig_0_4z } & { in_data[58:56], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[174:163], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } & { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[100:99], celloutsig_1_1z } && { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_3z[2:0], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_7z } && in_data[112:107];
  assign celloutsig_1_11z = { celloutsig_1_6z[11:2], celloutsig_1_1z } % { 1'h1, celloutsig_1_6z[11:2] };
  assign celloutsig_1_14z = celloutsig_1_3z[12:1] % { 1'h1, celloutsig_1_6z[12:2] };
  assign celloutsig_1_3z = - in_data[157:144];
  assign celloutsig_1_19z = - celloutsig_1_11z[7:1];
  assign celloutsig_0_3z = celloutsig_0_2z[3] & in_data[74];
  assign celloutsig_1_18z = | { celloutsig_1_14z[5], _00_, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[43], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } >> in_data[47:44];
  assign { out_data[128], out_data[102:96], out_data[63:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z[33:2] };
endmodule
