   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "usbd.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB107:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1616 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1617 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1618 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE107:
  62              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	NVIC_EnableIRQ:
  68              	.LFB108:
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1627 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  86              	 .loc 1 1628 0
  87 000a 0849     	 ldr r1,.L6
  88 000c 97F90730 	 ldrsb r3,[r7,#7]
  89 0010 5B09     	 lsrs r3,r3,#5
  90 0012 FA79     	 ldrb r2,[r7,#7]
  91 0014 02F01F02 	 and r2,r2,#31
  92 0018 0120     	 movs r0,#1
  93 001a 00FA02F2 	 lsl r2,r0,r2
  94 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  95              	 .loc 1 1629 0
  96 0022 0C37     	 adds r7,r7,#12
  97              	.LCFI7:
  98              	 .cfi_def_cfa_offset 4
  99 0024 BD46     	 mov sp,r7
 100              	.LCFI8:
 101              	 .cfi_def_cfa_register 13
 102              	 
 103 0026 5DF8047B 	 ldr r7,[sp],#4
 104              	.LCFI9:
 105              	 .cfi_restore 7
 106              	 .cfi_def_cfa_offset 0
 107 002a 7047     	 bx lr
 108              	.L7:
 109              	 .align 2
 110              	.L6:
 111 002c 00E100E0 	 .word -536813312
 112              	 .cfi_endproc
 113              	.LFE108:
 115              	 .section .text.NVIC_DisableIRQ,"ax",%progbits
 116              	 .align 2
 117              	 .thumb
 118              	 .thumb_func
 120              	NVIC_DisableIRQ:
 121              	.LFB109:
1630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 122              	 .loc 1 1638 0
 123              	 .cfi_startproc
 124              	 
 125              	 
 126              	 
 127 0000 80B4     	 push {r7}
 128              	.LCFI10:
 129              	 .cfi_def_cfa_offset 4
 130              	 .cfi_offset 7,-4
 131 0002 83B0     	 sub sp,sp,#12
 132              	.LCFI11:
 133              	 .cfi_def_cfa_offset 16
 134 0004 00AF     	 add r7,sp,#0
 135              	.LCFI12:
 136              	 .cfi_def_cfa_register 7
 137 0006 0346     	 mov r3,r0
 138 0008 FB71     	 strb r3,[r7,#7]
1639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 139              	 .loc 1 1639 0
 140 000a 0949     	 ldr r1,.L9
 141 000c 97F90730 	 ldrsb r3,[r7,#7]
 142 0010 5B09     	 lsrs r3,r3,#5
 143 0012 FA79     	 ldrb r2,[r7,#7]
 144 0014 02F01F02 	 and r2,r2,#31
 145 0018 0120     	 movs r0,#1
 146 001a 00FA02F2 	 lsl r2,r0,r2
 147 001e 2033     	 adds r3,r3,#32
 148 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 149              	 .loc 1 1640 0
 150 0024 0C37     	 adds r7,r7,#12
 151              	.LCFI13:
 152              	 .cfi_def_cfa_offset 4
 153 0026 BD46     	 mov sp,r7
 154              	.LCFI14:
 155              	 .cfi_def_cfa_register 13
 156              	 
 157 0028 5DF8047B 	 ldr r7,[sp],#4
 158              	.LCFI15:
 159              	 .cfi_restore 7
 160              	 .cfi_def_cfa_offset 0
 161 002c 7047     	 bx lr
 162              	.L10:
 163 002e 00BF     	 .align 2
 164              	.L9:
 165 0030 00E100E0 	 .word -536813312
 166              	 .cfi_endproc
 167              	.LFE109:
 169              	 .section .text.NVIC_ClearPendingIRQ,"ax",%progbits
 170              	 .align 2
 171              	 .thumb
 172              	 .thumb_func
 174              	NVIC_ClearPendingIRQ:
 175              	.LFB112:
1641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 176              	 .loc 1 1673 0
 177              	 .cfi_startproc
 178              	 
 179              	 
 180              	 
 181 0000 80B4     	 push {r7}
 182              	.LCFI16:
 183              	 .cfi_def_cfa_offset 4
 184              	 .cfi_offset 7,-4
 185 0002 83B0     	 sub sp,sp,#12
 186              	.LCFI17:
 187              	 .cfi_def_cfa_offset 16
 188 0004 00AF     	 add r7,sp,#0
 189              	.LCFI18:
 190              	 .cfi_def_cfa_register 7
 191 0006 0346     	 mov r3,r0
 192 0008 FB71     	 strb r3,[r7,#7]
1674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
 193              	 .loc 1 1674 0
 194 000a 0949     	 ldr r1,.L12
 195 000c 97F90730 	 ldrsb r3,[r7,#7]
 196 0010 5B09     	 lsrs r3,r3,#5
 197 0012 FA79     	 ldrb r2,[r7,#7]
 198 0014 02F01F02 	 and r2,r2,#31
 199 0018 0120     	 movs r0,#1
 200 001a 00FA02F2 	 lsl r2,r0,r2
 201 001e 6033     	 adds r3,r3,#96
 202 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 203              	 .loc 1 1675 0
 204 0024 0C37     	 adds r7,r7,#12
 205              	.LCFI19:
 206              	 .cfi_def_cfa_offset 4
 207 0026 BD46     	 mov sp,r7
 208              	.LCFI20:
 209              	 .cfi_def_cfa_register 13
 210              	 
 211 0028 5DF8047B 	 ldr r7,[sp],#4
 212              	.LCFI21:
 213              	 .cfi_restore 7
 214              	 .cfi_def_cfa_offset 0
 215 002c 7047     	 bx lr
 216              	.L13:
 217 002e 00BF     	 .align 2
 218              	.L12:
 219 0030 00E100E0 	 .word -536813312
 220              	 .cfi_endproc
 221              	.LFE112:
 223              	 .section .text.NVIC_SetPriority,"ax",%progbits
 224              	 .align 2
 225              	 .thumb
 226              	 .thumb_func
 228              	NVIC_SetPriority:
 229              	.LFB114:
1676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of an interrupt.
1694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 230              	 .loc 1 1699 0
 231              	 .cfi_startproc
 232              	 
 233              	 
 234              	 
 235 0000 80B4     	 push {r7}
 236              	.LCFI22:
 237              	 .cfi_def_cfa_offset 4
 238              	 .cfi_offset 7,-4
 239 0002 83B0     	 sub sp,sp,#12
 240              	.LCFI23:
 241              	 .cfi_def_cfa_offset 16
 242 0004 00AF     	 add r7,sp,#0
 243              	.LCFI24:
 244              	 .cfi_def_cfa_register 7
 245 0006 0346     	 mov r3,r0
 246 0008 3960     	 str r1,[r7]
 247 000a FB71     	 strb r3,[r7,#7]
1700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
 248              	 .loc 1 1700 0
 249 000c 97F90730 	 ldrsb r3,[r7,#7]
 250 0010 002B     	 cmp r3,#0
 251 0012 0BDA     	 bge .L15
1701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 252              	 .loc 1 1702 0
 253 0014 0D49     	 ldr r1,.L17
 254 0016 FB79     	 ldrb r3,[r7,#7]
 255 0018 03F00F03 	 and r3,r3,#15
 256 001c 043B     	 subs r3,r3,#4
 257 001e 3A68     	 ldr r2,[r7]
 258 0020 D2B2     	 uxtb r2,r2
 259 0022 9200     	 lsls r2,r2,#2
 260 0024 D2B2     	 uxtb r2,r2
 261 0026 0B44     	 add r3,r3,r1
 262 0028 1A76     	 strb r2,[r3,#24]
 263 002a 09E0     	 b .L14
 264              	.L15:
1703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 265              	 .loc 1 1706 0
 266 002c 0849     	 ldr r1,.L17+4
 267 002e 97F90730 	 ldrsb r3,[r7,#7]
 268 0032 3A68     	 ldr r2,[r7]
 269 0034 D2B2     	 uxtb r2,r2
 270 0036 9200     	 lsls r2,r2,#2
 271 0038 D2B2     	 uxtb r2,r2
 272 003a 0B44     	 add r3,r3,r1
 273 003c 83F80023 	 strb r2,[r3,#768]
 274              	.L14:
1707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 275              	 .loc 1 1708 0
 276 0040 0C37     	 adds r7,r7,#12
 277              	.LCFI25:
 278              	 .cfi_def_cfa_offset 4
 279 0042 BD46     	 mov sp,r7
 280              	.LCFI26:
 281              	 .cfi_def_cfa_register 13
 282              	 
 283 0044 5DF8047B 	 ldr r7,[sp],#4
 284              	.LCFI27:
 285              	 .cfi_restore 7
 286              	 .cfi_def_cfa_offset 0
 287 0048 7047     	 bx lr
 288              	.L18:
 289 004a 00BF     	 .align 2
 290              	.L17:
 291 004c 00ED00E0 	 .word -536810240
 292 0050 00E100E0 	 .word -536813312
 293              	 .cfi_endproc
 294              	.LFE114:
 296              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 297              	 .align 2
 298              	 .thumb
 299              	 .thumb_func
 301              	NVIC_EncodePriority:
 302              	.LFB116:
1709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of an interrupt.
1714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   else
1728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 303              	 .loc 1 1746 0
 304              	 .cfi_startproc
 305              	 
 306              	 
 307              	 
 308 0000 80B4     	 push {r7}
 309              	.LCFI28:
 310              	 .cfi_def_cfa_offset 4
 311              	 .cfi_offset 7,-4
 312 0002 89B0     	 sub sp,sp,#36
 313              	.LCFI29:
 314              	 .cfi_def_cfa_offset 40
 315 0004 00AF     	 add r7,sp,#0
 316              	.LCFI30:
 317              	 .cfi_def_cfa_register 7
 318 0006 F860     	 str r0,[r7,#12]
 319 0008 B960     	 str r1,[r7,#8]
 320 000a 7A60     	 str r2,[r7,#4]
1747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 321              	 .loc 1 1747 0
 322 000c FB68     	 ldr r3,[r7,#12]
 323 000e 03F00703 	 and r3,r3,#7
 324 0012 FB61     	 str r3,[r7,#28]
1748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 325              	 .loc 1 1751 0
 326 0014 FB69     	 ldr r3,[r7,#28]
 327 0016 C3F10703 	 rsb r3,r3,#7
 328 001a 062B     	 cmp r3,#6
 329 001c 28BF     	 it cs
 330 001e 0623     	 movcs r3,#6
 331 0020 BB61     	 str r3,[r7,#24]
1752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 332              	 .loc 1 1752 0
 333 0022 FB69     	 ldr r3,[r7,#28]
 334 0024 0633     	 adds r3,r3,#6
 335 0026 062B     	 cmp r3,#6
 336 0028 02D9     	 bls .L20
 337              	 .loc 1 1752 0 is_stmt 0 discriminator 1
 338 002a FB69     	 ldr r3,[r7,#28]
 339 002c 013B     	 subs r3,r3,#1
 340 002e 00E0     	 b .L21
 341              	.L20:
 342              	 .loc 1 1752 0 discriminator 2
 343 0030 0023     	 movs r3,#0
 344              	.L21:
 345              	 .loc 1 1752 0 discriminator 4
 346 0032 7B61     	 str r3,[r7,#20]
1753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return (
1755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 347              	 .loc 1 1755 0 is_stmt 1 discriminator 4
 348 0034 BB69     	 ldr r3,[r7,#24]
 349 0036 0122     	 movs r2,#1
 350 0038 02FA03F3 	 lsl r3,r2,r3
 351 003c 5A1E     	 subs r2,r3,#1
 352 003e BB68     	 ldr r3,[r7,#8]
 353 0040 1A40     	 ands r2,r2,r3
 354 0042 7B69     	 ldr r3,[r7,#20]
 355 0044 9A40     	 lsls r2,r2,r3
1756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 356              	 .loc 1 1756 0 discriminator 4
 357 0046 7B69     	 ldr r3,[r7,#20]
 358 0048 0121     	 movs r1,#1
 359 004a 01FA03F3 	 lsl r3,r1,r3
 360 004e 591E     	 subs r1,r3,#1
 361 0050 7B68     	 ldr r3,[r7,#4]
 362 0052 0B40     	 ands r3,r3,r1
1754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 363              	 .loc 1 1754 0 discriminator 4
 364 0054 1343     	 orrs r3,r3,r2
1757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****          );
1758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 365              	 .loc 1 1758 0 discriminator 4
 366 0056 1846     	 mov r0,r3
 367 0058 2437     	 adds r7,r7,#36
 368              	.LCFI31:
 369              	 .cfi_def_cfa_offset 4
 370 005a BD46     	 mov sp,r7
 371              	.LCFI32:
 372              	 .cfi_def_cfa_register 13
 373              	 
 374 005c 5DF8047B 	 ldr r7,[sp],#4
 375              	.LCFI33:
 376              	 .cfi_restore 7
 377              	 .cfi_def_cfa_offset 0
 378 0060 7047     	 bx lr
 379              	 .cfi_endproc
 380              	.LFE116:
 382              	 .comm device,324,4
 383              	 .comm endpoint0_in_buffer,256,4
 384              	 .comm endpoint0_out_buffer,256,4
 385 0062 00BF     	 .section .text.USBD_Init,"ax",%progbits
 386              	 .align 2
 387              	 .global USBD_Init
 388              	 .thumb
 389              	 .thumb_func
 391              	USBD_Init:
 392              	.LFB180:
 393              	 .file 2 "../Dave/Generated/USBD/usbd.c"
   1:../Dave/Generated/USBD/usbd.c **** /**
   2:../Dave/Generated/USBD/usbd.c ****  * @file usbd.c
   3:../Dave/Generated/USBD/usbd.c ****  * @date 2016-02-10
   4:../Dave/Generated/USBD/usbd.c ****  * NOTE:
   5:../Dave/Generated/USBD/usbd.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   6:../Dave/Generated/USBD/usbd.c ****  *
   7:../Dave/Generated/USBD/usbd.c ****  * @cond
   8:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
   9:../Dave/Generated/USBD/usbd.c ****  * USBD v4.0.16 - The USB core driver for XMC4000 family of controllers. It does the USB protocol h
  10:../Dave/Generated/USBD/usbd.c ****  *
  11:../Dave/Generated/USBD/usbd.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  12:../Dave/Generated/USBD/usbd.c ****  * All rights reserved.                        
  13:../Dave/Generated/USBD/usbd.c ****  *                                             
  14:../Dave/Generated/USBD/usbd.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/USBD/usbd.c ****  * following conditions are met:   
  16:../Dave/Generated/USBD/usbd.c ****  *                                                                              
  17:../Dave/Generated/USBD/usbd.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/USBD/usbd.c ****  *   disclaimer.                        
  19:../Dave/Generated/USBD/usbd.c ****  * 
  20:../Dave/Generated/USBD/usbd.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/USBD/usbd.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  22:../Dave/Generated/USBD/usbd.c ****  *                         
  23:../Dave/Generated/USBD/usbd.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/USBD/usbd.c ****  *   products derived from this software without specific prior written permission. 
  25:../Dave/Generated/USBD/usbd.c ****  *                                             
  26:../Dave/Generated/USBD/usbd.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/USBD/usbd.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/USBD/usbd.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/USBD/usbd.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/USBD/usbd.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/USBD/usbd.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/USBD/usbd.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  33:../Dave/Generated/USBD/usbd.c ****  *                                                                              
  34:../Dave/Generated/USBD/usbd.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/USBD/usbd.c ****  * with Infineon Technologies AG (dave@infineon.com).        
  36:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
  37:../Dave/Generated/USBD/usbd.c ****  *
  38:../Dave/Generated/USBD/usbd.c ****  * Change History
  39:../Dave/Generated/USBD/usbd.c ****  * --------------
  40:../Dave/Generated/USBD/usbd.c ****  *
  41:../Dave/Generated/USBD/usbd.c ****  * 2015-02-16:
  42:../Dave/Generated/USBD/usbd.c ****  *     - Initial version.      
  43:../Dave/Generated/USBD/usbd.c ****  * 2015-03-18:
  44:../Dave/Generated/USBD/usbd.c ****  *     - Guidelines updated.
  45:../Dave/Generated/USBD/usbd.c ****  * 2015-04-23:
  46:../Dave/Generated/USBD/usbd.c ****  *     - Updated the review comments from AEs.
  47:../Dave/Generated/USBD/usbd.c ****  * 2015-06-20:
  48:../Dave/Generated/USBD/usbd.c ****  *     - Updated the file header.
  49:../Dave/Generated/USBD/usbd.c ****  * 2016-02-10:
  50:../Dave/Generated/USBD/usbd.c ****  *     - Removed the macro CLOCK_XMC4_USBCLK_ENABLED check and added the error message in UI.
  51:../Dave/Generated/USBD/usbd.c ****  *     
  52:../Dave/Generated/USBD/usbd.c ****  * @endcond 
  53:../Dave/Generated/USBD/usbd.c ****  *
  54:../Dave/Generated/USBD/usbd.c ****  */
  55:../Dave/Generated/USBD/usbd.c **** 
  56:../Dave/Generated/USBD/usbd.c **** /**************************************************************************************************
  57:../Dave/Generated/USBD/usbd.c ****  * HEADER FILES                                                                                    
  58:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
  59:../Dave/Generated/USBD/usbd.c **** #include <stdlib.h>
  60:../Dave/Generated/USBD/usbd.c **** #include <xmc_scu.h>
  61:../Dave/Generated/USBD/usbd.c **** #include "./usb/core/events.h"
  62:../Dave/Generated/USBD/usbd.c **** #include "./usb/core/usb_task.h"
  63:../Dave/Generated/USBD/usbd.c **** #include "usbd.h"
  64:../Dave/Generated/USBD/usbd.c **** 
  65:../Dave/Generated/USBD/usbd.c **** /**************************************************************************************************
  66:../Dave/Generated/USBD/usbd.c ****  * MACROS                                                                                          
  67:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
  68:../Dave/Generated/USBD/usbd.c **** 
  69:../Dave/Generated/USBD/usbd.c **** /**
  70:../Dave/Generated/USBD/usbd.c ****  * USB setup packet size -for 3 packets
  71:../Dave/Generated/USBD/usbd.c ****  **/
  72:../Dave/Generated/USBD/usbd.c **** #define USBD_EP0_3SETUP_PKT_SIZE				(24U)
  73:../Dave/Generated/USBD/usbd.c **** 
  74:../Dave/Generated/USBD/usbd.c **** /**
  75:../Dave/Generated/USBD/usbd.c ****  * USB EP0 setup packet size
  76:../Dave/Generated/USBD/usbd.c ****  **/
  77:../Dave/Generated/USBD/usbd.c **** #define USBD_EP0_SETUP_PKT_SIZE					(8U)
  78:../Dave/Generated/USBD/usbd.c **** 
  79:../Dave/Generated/USBD/usbd.c **** /**
  80:../Dave/Generated/USBD/usbd.c ****  * USB EP0 buffer size
  81:../Dave/Generated/USBD/usbd.c ****  **/
  82:../Dave/Generated/USBD/usbd.c **** #define USBD_EP0_BUF_SIZE						    (256U)
  83:../Dave/Generated/USBD/usbd.c **** 
  84:../Dave/Generated/USBD/usbd.c **** /**
  85:../Dave/Generated/USBD/usbd.c ****  * USB EP0 maximum packet size
  86:../Dave/Generated/USBD/usbd.c ****  **/
  87:../Dave/Generated/USBD/usbd.c **** #define USBD_EP0_MAX_PKT_SIZE					  (64U)
  88:../Dave/Generated/USBD/usbd.c **** 
  89:../Dave/Generated/USBD/usbd.c **** /**
  90:../Dave/Generated/USBD/usbd.c ****  * Used to mask the byte value
  91:../Dave/Generated/USBD/usbd.c ****  **/
  92:../Dave/Generated/USBD/usbd.c **** #define USBD_BYTE_MASK							    (0xFFU)
  93:../Dave/Generated/USBD/usbd.c **** 
  94:../Dave/Generated/USBD/usbd.c **** #define USBD_WORD_SIZE                  (2U)
  95:../Dave/Generated/USBD/usbd.c **** 
  96:../Dave/Generated/USBD/usbd.c **** #define USBD_MAX_NUM_EPS                (7U)
  97:../Dave/Generated/USBD/usbd.c **** 
  98:../Dave/Generated/USBD/usbd.c **** 
  99:../Dave/Generated/USBD/usbd.c **** /**************************************************************************************************
 100:../Dave/Generated/USBD/usbd.c ****  * LOCAL DATA
 101:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
 102:../Dave/Generated/USBD/usbd.c ****  
 103:../Dave/Generated/USBD/usbd.c ****  /*************************************************************************************************
 104:../Dave/Generated/USBD/usbd.c ****  * GLOBAL DATA
 105:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
 106:../Dave/Generated/USBD/usbd.c **** /*Global variable defining the USB device*/
 107:../Dave/Generated/USBD/usbd.c **** USB_Device_t device;
 108:../Dave/Generated/USBD/usbd.c **** 
 109:../Dave/Generated/USBD/usbd.c **** /*endpoint point 0 buffer allocation*/
 110:../Dave/Generated/USBD/usbd.c **** uint8_t endpoint0_in_buffer[USBD_EP0_BUF_SIZE];
 111:../Dave/Generated/USBD/usbd.c **** uint8_t endpoint0_out_buffer[USBD_EP0_BUF_SIZE];
 112:../Dave/Generated/USBD/usbd.c **** 
 113:../Dave/Generated/USBD/usbd.c **** 
 114:../Dave/Generated/USBD/usbd.c **** /**************************************************************************************************
 115:../Dave/Generated/USBD/usbd.c ****  * LOCAL ROUTINES 
 116:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
 117:../Dave/Generated/USBD/usbd.c **** 
 118:../Dave/Generated/USBD/usbd.c **** /**
 119:../Dave/Generated/USBD/usbd.c ****  * Function to enable USB interrupt
 120:../Dave/Generated/USBD/usbd.c ****  **/
 121:../Dave/Generated/USBD/usbd.c **** static void USB_EnableUSBInterrupt(void);
 122:../Dave/Generated/USBD/usbd.c **** 
 123:../Dave/Generated/USBD/usbd.c **** /**
 124:../Dave/Generated/USBD/usbd.c ****  * Function to disable USB interrupt
 125:../Dave/Generated/USBD/usbd.c ****  **/
 126:../Dave/Generated/USBD/usbd.c **** static void USB_DisableUSBInterrupt(void);
 127:../Dave/Generated/USBD/usbd.c **** 
 128:../Dave/Generated/USBD/usbd.c **** /**
 129:../Dave/Generated/USBD/usbd.c ****  * Function to handle the EP0 stall
 130:../Dave/Generated/USBD/usbd.c ****  **/
 131:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_Stall(void);
 132:../Dave/Generated/USBD/usbd.c **** 
 133:../Dave/Generated/USBD/usbd.c **** /**
 134:../Dave/Generated/USBD/usbd.c ****  * The function to handle the device request routed from the USB LLD
 135:../Dave/Generated/USBD/usbd.c ****  **/
 136:../Dave/Generated/USBD/usbd.c **** static void USBD_Handle_DeviceRequest(void);
 137:../Dave/Generated/USBD/usbd.c **** 
 138:../Dave/Generated/USBD/usbd.c **** /**
 139:../Dave/Generated/USBD/usbd.c ****  * The function to handle the Control IN EP interrupt
 140:../Dave/Generated/USBD/usbd.c ****  **/
 141:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_IN(void);
 142:../Dave/Generated/USBD/usbd.c **** 
 143:../Dave/Generated/USBD/usbd.c **** /**
 144:../Dave/Generated/USBD/usbd.c ****  * The function to handle the Control OUT EP interrupt
 145:../Dave/Generated/USBD/usbd.c ****  **/
 146:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_OUT(void);
 147:../Dave/Generated/USBD/usbd.c **** 
 148:../Dave/Generated/USBD/usbd.c **** /**
 149:../Dave/Generated/USBD/usbd.c ****  * The function to handle the setup packet
 150:../Dave/Generated/USBD/usbd.c ****  **/
 151:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_SETUP(void);
 152:../Dave/Generated/USBD/usbd.c **** 
 153:../Dave/Generated/USBD/usbd.c **** /**
 154:../Dave/Generated/USBD/usbd.c ****  * \brief Device Event Handler for the device controller driver
 155:../Dave/Generated/USBD/usbd.c ****  *
 156:../Dave/Generated/USBD/usbd.c ****  * Handles device events send by the device controller driver(XMC library).
 157:../Dave/Generated/USBD/usbd.c ****  **/
 158:../Dave/Generated/USBD/usbd.c **** static void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event);
 159:../Dave/Generated/USBD/usbd.c **** 
 160:../Dave/Generated/USBD/usbd.c **** /**
 161:../Dave/Generated/USBD/usbd.c ****  * \brief Endpoint Event Handler for the device controller driver
 162:../Dave/Generated/USBD/usbd.c ****  *
 163:../Dave/Generated/USBD/usbd.c ****  * Handles endpoint events send by the device controller driver(XMC library).
 164:../Dave/Generated/USBD/usbd.c ****  **/
 165:../Dave/Generated/USBD/usbd.c **** static void USBD_SignalEndpointEvent_Handler(uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event);
 166:../Dave/Generated/USBD/usbd.c **** 
 167:../Dave/Generated/USBD/usbd.c **** /**************************************************************************************************
 168:../Dave/Generated/USBD/usbd.c ****  * API IMPLEMENTATION
 169:../Dave/Generated/USBD/usbd.c ****  **************************************************************************************************
 170:../Dave/Generated/USBD/usbd.c **** 
 171:../Dave/Generated/USBD/usbd.c **** /*
 172:../Dave/Generated/USBD/usbd.c ****  * Initialize driver core and driver
 173:../Dave/Generated/USBD/usbd.c ****  *
 174:../Dave/Generated/USBD/usbd.c ****  * Intializes the USB driver core data structures and sets it into default
 175:../Dave/Generated/USBD/usbd.c ****  * state. Afterwards it initializes the USB device controller driver and prepare
 176:../Dave/Generated/USBD/usbd.c ****  *  it for connection via USBD_Connect.
 177:../Dave/Generated/USBD/usbd.c ****  */
 178:../Dave/Generated/USBD/usbd.c **** USBD_STATUS_t USBD_Init(USBD_t *handle)
 179:../Dave/Generated/USBD/usbd.c **** {
 394              	 .loc 2 179 0
 395              	 .cfi_startproc
 396              	 
 397              	 
 398 0000 80B5     	 push {r7,lr}
 399              	.LCFI34:
 400              	 .cfi_def_cfa_offset 8
 401              	 .cfi_offset 7,-8
 402              	 .cfi_offset 14,-4
 403 0002 84B0     	 sub sp,sp,#16
 404              	.LCFI35:
 405              	 .cfi_def_cfa_offset 24
 406 0004 00AF     	 add r7,sp,#0
 407              	.LCFI36:
 408              	 .cfi_def_cfa_register 7
 409 0006 7860     	 str r0,[r7,#4]
 180:../Dave/Generated/USBD/usbd.c **** 	USBD_STATUS_t status = USBD_STATUS_SUCCESS;
 410              	 .loc 2 180 0
 411 0008 0023     	 movs r3,#0
 412 000a FB73     	 strb r3,[r7,#15]
 181:../Dave/Generated/USBD/usbd.c **** 
 182:../Dave/Generated/USBD/usbd.c **** 	XMC_ASSERT("USBD_Init: invalid handle", (handle != NULL));
 183:../Dave/Generated/USBD/usbd.c **** 
 184:../Dave/Generated/USBD/usbd.c **** 
 185:../Dave/Generated/USBD/usbd.c **** 	/* Disable USB to resolve the disconnect issue on self powered devices.
 186:../Dave/Generated/USBD/usbd.c **** 	 * Later in the XMC_USBD_Init() it enables the USB.
 187:../Dave/Generated/USBD/usbd.c **** 	 */
 188:../Dave/Generated/USBD/usbd.c **** 	XMC_USBD_Disable();
 413              	 .loc 2 188 0
 414 000c FFF7FEFF 	 bl XMC_USBD_Disable
 189:../Dave/Generated/USBD/usbd.c **** 
 190:../Dave/Generated/USBD/usbd.c **** 	memset(&device,0x0,sizeof(USB_Device_t));
 415              	 .loc 2 190 0
 416 0010 3D48     	 ldr r0,.L29
 417 0012 0021     	 movs r1,#0
 418 0014 4FF4A272 	 mov r2,#324
 419 0018 FFF7FEFF 	 bl memset
 191:../Dave/Generated/USBD/usbd.c **** 	USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 420              	 .loc 2 191 0
 421 001c 3B4B     	 ldr r3,.L29+4
 422 001e 0022     	 movs r2,#0
 423 0020 1A70     	 strb r2,[r3]
 192:../Dave/Generated/USBD/usbd.c **** 	device.Driver = &Driver_USBD0;
 424              	 .loc 2 192 0
 425 0022 394B     	 ldr r3,.L29
 426 0024 3A4A     	 ldr r2,.L29+8
 427 0026 1A60     	 str r2,[r3]
 193:../Dave/Generated/USBD/usbd.c **** 	device.ep0_state = USBD_EP0_STATE_IDLE;
 428              	 .loc 2 193 0
 429 0028 374B     	 ldr r3,.L29
 430 002a 0122     	 movs r2,#1
 431 002c 83F83B21 	 strb r2,[r3,#315]
 194:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].InBuffer = endpoint0_in_buffer;
 432              	 .loc 2 194 0
 433 0030 354B     	 ldr r3,.L29
 434 0032 384A     	 ldr r2,.L29+12
 435 0034 1A62     	 str r2,[r3,#32]
 195:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].InBufferLength = USBD_EP0_BUF_SIZE;
 436              	 .loc 2 195 0
 437 0036 344B     	 ldr r3,.L29
 438 0038 4FF48072 	 mov r2,#256
 439 003c 5A62     	 str r2,[r3,#36]
 196:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].OutBuffer = endpoint0_out_buffer;
 440              	 .loc 2 196 0
 441 003e 324B     	 ldr r3,.L29
 442 0040 354A     	 ldr r2,.L29+16
 443 0042 5A61     	 str r2,[r3,#20]
 197:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].OutBufferLength = USBD_EP0_BUF_SIZE;
 444              	 .loc 2 197 0
 445 0044 304B     	 ldr r3,.L29
 446 0046 4FF48072 	 mov r2,#256
 447 004a 9A61     	 str r2,[r3,#24]
 198:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].Direction = (uint8_t)0;
 448              	 .loc 2 198 0
 449 004c 2E4A     	 ldr r2,.L29
 450 004e 1379     	 ldrb r3,[r2,#4]
 451 0050 6FF3C713 	 bfc r3,#7,#1
 452 0054 1371     	 strb r3,[r2,#4]
 199:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].IsConfigured = (uint8_t)1;
 453              	 .loc 2 199 0
 454 0056 2C4A     	 ldr r2,.L29
 455 0058 137A     	 ldrb r3,[r2,#8]
 456 005a 43F00103 	 orr r3,r3,#1
 457 005e 1372     	 strb r3,[r2,#8]
 200:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].IsEnabled = (uint8_t)1;
 458              	 .loc 2 200 0
 459 0060 294A     	 ldr r2,.L29
 460 0062 1389     	 ldrh r3,[r2,#8]
 461 0064 43F00203 	 orr r3,r3,#2
 462 0068 1381     	 strh r3,[r2,#8]
 201:../Dave/Generated/USBD/usbd.c **** 	device.Endpoints[0].MaxPacketSize = (uint8_t)USBD_EP0_MAX_PKT_SIZE;
 463              	 .loc 2 201 0
 464 006a 274A     	 ldr r2,.L29
 465 006c 1389     	 ldrh r3,[r2,#8]
 466 006e 4021     	 movs r1,#64
 467 0070 61F38C13 	 bfi r3,r1,#6,#7
 468 0074 1381     	 strh r3,[r2,#8]
 202:../Dave/Generated/USBD/usbd.c **** 
 203:../Dave/Generated/USBD/usbd.c **** 	if ((handle->event_cb->control_request == 0) ||
 469              	 .loc 2 203 0
 470 0076 7B68     	 ldr r3,[r7,#4]
 471 0078 1B69     	 ldr r3,[r3,#16]
 472 007a DB68     	 ldr r3,[r3,#12]
 473 007c 002B     	 cmp r3,#0
 474 007e 09D0     	 beq .L24
 204:../Dave/Generated/USBD/usbd.c **** 	    (handle->event_cb->get_descriptor == 0) ||
 475              	 .loc 2 204 0 discriminator 1
 476 0080 7B68     	 ldr r3,[r7,#4]
 477 0082 1B69     	 ldr r3,[r3,#16]
 478 0084 5B69     	 ldr r3,[r3,#20]
 203:../Dave/Generated/USBD/usbd.c **** 	    (handle->event_cb->get_descriptor == 0) ||
 479              	 .loc 2 203 0 discriminator 1
 480 0086 002B     	 cmp r3,#0
 481 0088 04D0     	 beq .L24
 205:../Dave/Generated/USBD/usbd.c **** 	    (handle->event_cb->config_changed == 0))
 482              	 .loc 2 205 0
 483 008a 7B68     	 ldr r3,[r7,#4]
 484 008c 1B69     	 ldr r3,[r3,#16]
 485 008e 9B68     	 ldr r3,[r3,#8]
 204:../Dave/Generated/USBD/usbd.c **** 	    (handle->event_cb->get_descriptor == 0) ||
 486              	 .loc 2 204 0
 487 0090 002B     	 cmp r3,#0
 488 0092 02D1     	 bne .L25
 489              	.L24:
 206:../Dave/Generated/USBD/usbd.c **** 	{
 207:../Dave/Generated/USBD/usbd.c **** 	  status = USBD_STATUS_FAILURE;
 490              	 .loc 2 207 0
 491 0094 0123     	 movs r3,#1
 492 0096 FB73     	 strb r3,[r7,#15]
 493 0098 31E0     	 b .L26
 494              	.L25:
 208:../Dave/Generated/USBD/usbd.c **** 	}
 209:../Dave/Generated/USBD/usbd.c **** 	else
 210:../Dave/Generated/USBD/usbd.c **** 	{
 211:../Dave/Generated/USBD/usbd.c **** 	  device.events = handle->event_cb;
 495              	 .loc 2 211 0
 496 009a 7B68     	 ldr r3,[r7,#4]
 497 009c 1B69     	 ldr r3,[r3,#16]
 498 009e 1A4A     	 ldr r2,.L29
 499 00a0 C2F84031 	 str r3,[r2,#320]
 212:../Dave/Generated/USBD/usbd.c **** 
 213:../Dave/Generated/USBD/usbd.c **** 	  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_USB);
 500              	 .loc 2 213 0
 501 00a4 0120     	 movs r0,#1
 502 00a6 FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableClock
 214:../Dave/Generated/USBD/usbd.c **** 
 215:../Dave/Generated/USBD/usbd.c **** 	  /* First initalize the device */
 216:../Dave/Generated/USBD/usbd.c **** 	  handle->usb_init.cb_xmc_device_event = USBD_SignalDeviceEventHandler;
 503              	 .loc 2 216 0
 504 00aa 7B68     	 ldr r3,[r7,#4]
 505 00ac 1B4A     	 ldr r2,.L29+20
 506 00ae 5A60     	 str r2,[r3,#4]
 217:../Dave/Generated/USBD/usbd.c **** 	  handle->usb_init.cb_endpoint_event = USBD_SignalEndpointEvent_Handler;
 507              	 .loc 2 217 0
 508 00b0 7B68     	 ldr r3,[r7,#4]
 509 00b2 1B4A     	 ldr r2,.L29+24
 510 00b4 9A60     	 str r2,[r3,#8]
 218:../Dave/Generated/USBD/usbd.c **** 
 219:../Dave/Generated/USBD/usbd.c **** 	  status = (USBD_STATUS_t)device.Driver->Initialize(&handle->usb_init);
 511              	 .loc 2 219 0
 512 00b6 144B     	 ldr r3,.L29
 513 00b8 1B68     	 ldr r3,[r3]
 514 00ba 5B68     	 ldr r3,[r3,#4]
 515 00bc 7A68     	 ldr r2,[r7,#4]
 516 00be 1046     	 mov r0,r2
 517 00c0 9847     	 blx r3
 518 00c2 0346     	 mov r3,r0
 519 00c4 FB73     	 strb r3,[r7,#15]
 220:../Dave/Generated/USBD/usbd.c **** 	  if (USBD_STATUS_SUCCESS == status)
 520              	 .loc 2 220 0
 521 00c6 FB7B     	 ldrb r3,[r7,#15]
 522 00c8 002B     	 cmp r3,#0
 523 00ca 0AD1     	 bne .L27
 221:../Dave/Generated/USBD/usbd.c **** 	  {
 222:../Dave/Generated/USBD/usbd.c **** 	  /* Enable Interrupts in NVIC */
 223:../Dave/Generated/USBD/usbd.c **** 	  USB_EnableUSBInterrupt();
 524              	 .loc 2 223 0
 525 00cc FFF7FEFF 	 bl USB_EnableUSBInterrupt
 224:../Dave/Generated/USBD/usbd.c **** 
 225:../Dave/Generated/USBD/usbd.c **** 	  /* then configure endpoint 0 */
 226:../Dave/Generated/USBD/usbd.c **** 	  status = (USBD_STATUS_t)device.Driver->EndpointConfigure((uint8_t)0,XMC_USBD_ENDPOINT_TYPE_CONTR
 526              	 .loc 2 226 0
 527 00d0 0D4B     	 ldr r3,.L29
 528 00d2 1B68     	 ldr r3,[r3]
 529 00d4 DB69     	 ldr r3,[r3,#28]
 530 00d6 0020     	 movs r0,#0
 531 00d8 0021     	 movs r1,#0
 532 00da 4022     	 movs r2,#64
 533 00dc 9847     	 blx r3
 534 00de 0346     	 mov r3,r0
 535 00e0 FB73     	 strb r3,[r7,#15]
 536              	.L27:
 227:../Dave/Generated/USBD/usbd.c **** 	       (uint16_t)XMC_USBD_MAX_PACKET_SIZE);
 228:../Dave/Generated/USBD/usbd.c **** 	  }
 229:../Dave/Generated/USBD/usbd.c **** 
 230:../Dave/Generated/USBD/usbd.c **** 	  if (USBD_STATUS_SUCCESS != status)
 537              	 .loc 2 230 0
 538 00e2 FB7B     	 ldrb r3,[r7,#15]
 539 00e4 002B     	 cmp r3,#0
 540 00e6 0AD0     	 beq .L26
 231:../Dave/Generated/USBD/usbd.c **** 	  {
 232:../Dave/Generated/USBD/usbd.c **** 	  XMC_USBD_Disable();
 541              	 .loc 2 232 0
 542 00e8 FFF7FEFF 	 bl XMC_USBD_Disable
 233:../Dave/Generated/USBD/usbd.c **** 	  if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->Uninitialize())
 543              	 .loc 2 233 0
 544 00ec 064B     	 ldr r3,.L29
 545 00ee 1B68     	 ldr r3,[r3]
 546 00f0 9B68     	 ldr r3,[r3,#8]
 547 00f2 9847     	 blx r3
 548 00f4 0346     	 mov r3,r0
 549 00f6 002B     	 cmp r3,#0
 550 00f8 01D1     	 bne .L26
 234:../Dave/Generated/USBD/usbd.c **** 	  {
 235:../Dave/Generated/USBD/usbd.c **** 	    USB_DisableUSBInterrupt();
 551              	 .loc 2 235 0
 552 00fa FFF7FEFF 	 bl USB_DisableUSBInterrupt
 553              	.L26:
 236:../Dave/Generated/USBD/usbd.c **** 	  }
 237:../Dave/Generated/USBD/usbd.c **** 	  }
 238:../Dave/Generated/USBD/usbd.c **** 	}
 239:../Dave/Generated/USBD/usbd.c **** 
 240:../Dave/Generated/USBD/usbd.c **** 
 241:../Dave/Generated/USBD/usbd.c **** 	return status;
 554              	 .loc 2 241 0
 555 00fe FB7B     	 ldrb r3,[r7,#15]
 242:../Dave/Generated/USBD/usbd.c **** }
 556              	 .loc 2 242 0
 557 0100 1846     	 mov r0,r3
 558 0102 1037     	 adds r7,r7,#16
 559              	.LCFI37:
 560              	 .cfi_def_cfa_offset 8
 561 0104 BD46     	 mov sp,r7
 562              	.LCFI38:
 563              	 .cfi_def_cfa_register 13
 564              	 
 565 0106 80BD     	 pop {r7,pc}
 566              	.L30:
 567              	 .align 2
 568              	.L29:
 569 0108 00000000 	 .word device
 570 010c 00000000 	 .word USB_DeviceState
 571 0110 00000000 	 .word Driver_USBD0
 572 0114 00000000 	 .word endpoint0_in_buffer
 573 0118 00000000 	 .word endpoint0_out_buffer
 574 011c 00000000 	 .word USBD_SignalDeviceEventHandler
 575 0120 00000000 	 .word USBD_SignalEndpointEvent_Handler
 576              	 .cfi_endproc
 577              	.LFE180:
 579              	 .section .text.USBD_Connect,"ax",%progbits
 580              	 .align 2
 581              	 .global USBD_Connect
 582              	 .thumb
 583              	 .thumb_func
 585              	USBD_Connect:
 586              	.LFB181:
 243:../Dave/Generated/USBD/usbd.c **** 
 244:../Dave/Generated/USBD/usbd.c **** /*
 245:../Dave/Generated/USBD/usbd.c ****  * Connects the USB device to the bus.
 246:../Dave/Generated/USBD/usbd.c ****  *
 247:../Dave/Generated/USBD/usbd.c ****  * Tell the USB device controller driver to connect to the bus. Successful connection will be shown
 248:../Dave/Generated/USBD/usbd.c ****  * through update of the device status ( USB_DeviceState) and a firing of the USB device connect ev
 249:../Dave/Generated/USBD/usbd.c ****  */
 250:../Dave/Generated/USBD/usbd.c **** USBD_STATUS_t USBD_Connect(void)
 251:../Dave/Generated/USBD/usbd.c **** {
 587              	 .loc 2 251 0
 588              	 .cfi_startproc
 589              	 
 590              	 
 591 0000 80B5     	 push {r7,lr}
 592              	.LCFI39:
 593              	 .cfi_def_cfa_offset 8
 594              	 .cfi_offset 7,-8
 595              	 .cfi_offset 14,-4
 596 0002 00AF     	 add r7,sp,#0
 597              	.LCFI40:
 598              	 .cfi_def_cfa_register 7
 252:../Dave/Generated/USBD/usbd.c ****   return (USBD_STATUS_t)device.Driver->DeviceConnect();
 599              	 .loc 2 252 0
 600 0004 034B     	 ldr r3,.L33
 601 0006 1B68     	 ldr r3,[r3]
 602 0008 DB68     	 ldr r3,[r3,#12]
 603 000a 9847     	 blx r3
 604 000c 0346     	 mov r3,r0
 253:../Dave/Generated/USBD/usbd.c **** }
 605              	 .loc 2 253 0
 606 000e 1846     	 mov r0,r3
 607 0010 80BD     	 pop {r7,pc}
 608              	.L34:
 609 0012 00BF     	 .align 2
 610              	.L33:
 611 0014 00000000 	 .word device
 612              	 .cfi_endproc
 613              	.LFE181:
 615              	 .section .text.USBD_Disconnect,"ax",%progbits
 616              	 .align 2
 617              	 .global USBD_Disconnect
 618              	 .thumb
 619              	 .thumb_func
 621              	USBD_Disconnect:
 622              	.LFB182:
 254:../Dave/Generated/USBD/usbd.c **** 
 255:../Dave/Generated/USBD/usbd.c **** /*
 256:../Dave/Generated/USBD/usbd.c ****  * Disconnect the device from the bus.
 257:../Dave/Generated/USBD/usbd.c ****  *
 258:../Dave/Generated/USBD/usbd.c ****  * Tell the USB device controller driver to disconnect from the bus. Successful
 259:../Dave/Generated/USBD/usbd.c ****  * disconnection will be shown through update of the device status
 260:../Dave/Generated/USBD/usbd.c ****  * (USB_DeviceState) and a firing of the USB device disconnect event.
 261:../Dave/Generated/USBD/usbd.c ****  */
 262:../Dave/Generated/USBD/usbd.c **** USBD_STATUS_t USBD_Disconnect(void)
 263:../Dave/Generated/USBD/usbd.c **** {
 623              	 .loc 2 263 0
 624              	 .cfi_startproc
 625              	 
 626              	 
 627 0000 80B5     	 push {r7,lr}
 628              	.LCFI41:
 629              	 .cfi_def_cfa_offset 8
 630              	 .cfi_offset 7,-8
 631              	 .cfi_offset 14,-4
 632 0002 00AF     	 add r7,sp,#0
 633              	.LCFI42:
 634              	 .cfi_def_cfa_register 7
 264:../Dave/Generated/USBD/usbd.c ****   return (USBD_STATUS_t)device.Driver->DeviceDisconnect();
 635              	 .loc 2 264 0
 636 0004 034B     	 ldr r3,.L37
 637 0006 1B68     	 ldr r3,[r3]
 638 0008 1B69     	 ldr r3,[r3,#16]
 639 000a 9847     	 blx r3
 640 000c 0346     	 mov r3,r0
 265:../Dave/Generated/USBD/usbd.c **** }
 641              	 .loc 2 265 0
 642 000e 1846     	 mov r0,r3
 643 0010 80BD     	 pop {r7,pc}
 644              	.L38:
 645 0012 00BF     	 .align 2
 646              	.L37:
 647 0014 00000000 	 .word device
 648              	 .cfi_endproc
 649              	.LFE182:
 651              	 .section .text.USBD_IsEnumDone,"ax",%progbits
 652              	 .align 2
 653              	 .global USBD_IsEnumDone
 654              	 .thumb
 655              	 .thumb_func
 657              	USBD_IsEnumDone:
 658              	.LFB183:
 266:../Dave/Generated/USBD/usbd.c **** 
 267:../Dave/Generated/USBD/usbd.c **** /*
 268:../Dave/Generated/USBD/usbd.c ****  * Is the enumeration finished?
 269:../Dave/Generated/USBD/usbd.c ****  *
 270:../Dave/Generated/USBD/usbd.c ****  * Check with the USB device controller driver if the enumeration is done.
 271:../Dave/Generated/USBD/usbd.c ****  * Returns 1 on completion of enumeration.
 272:../Dave/Generated/USBD/usbd.c ****  */
 273:../Dave/Generated/USBD/usbd.c **** uint32_t USBD_IsEnumDone(void)
 274:../Dave/Generated/USBD/usbd.c **** {
 659              	 .loc 2 274 0
 660              	 .cfi_startproc
 661              	 
 662              	 
 663 0000 80B5     	 push {r7,lr}
 664              	.LCFI43:
 665              	 .cfi_def_cfa_offset 8
 666              	 .cfi_offset 7,-8
 667              	 .cfi_offset 14,-4
 668 0002 00AF     	 add r7,sp,#0
 669              	.LCFI44:
 670              	 .cfi_def_cfa_register 7
 275:../Dave/Generated/USBD/usbd.c ****   return device.Driver->IsEnumDone();
 671              	 .loc 2 275 0
 672 0004 034B     	 ldr r3,.L41
 673 0006 1B68     	 ldr r3,[r3]
 674 0008 DB6B     	 ldr r3,[r3,#60]
 675 000a 9847     	 blx r3
 676 000c 0346     	 mov r3,r0
 276:../Dave/Generated/USBD/usbd.c **** }
 677              	 .loc 2 276 0
 678 000e 1846     	 mov r0,r3
 679 0010 80BD     	 pop {r7,pc}
 680              	.L42:
 681 0012 00BF     	 .align 2
 682              	.L41:
 683 0014 00000000 	 .word device
 684              	 .cfi_endproc
 685              	.LFE183:
 687              	 .section .text.USBD_SetEndpointBuffer,"ax",%progbits
 688              	 .align 2
 689              	 .global USBD_SetEndpointBuffer
 690              	 .thumb
 691              	 .thumb_func
 693              	USBD_SetEndpointBuffer:
 694              	.LFB184:
 277:../Dave/Generated/USBD/usbd.c **** 
 278:../Dave/Generated/USBD/usbd.c **** 
 279:../Dave/Generated/USBD/usbd.c **** /*
 280:../Dave/Generated/USBD/usbd.c ****  * Set the buffer for an endpoint
 281:../Dave/Generated/USBD/usbd.c ****  *
 282:../Dave/Generated/USBD/usbd.c ****  * The user has to ensure that an endpoint has a valid buffer for proper data transfer.
 283:../Dave/Generated/USBD/usbd.c ****  *
 284:../Dave/Generated/USBD/usbd.c ****  */
 285:../Dave/Generated/USBD/usbd.c **** void USBD_SetEndpointBuffer(uint8_t addr, uint8_t *buf, uint16_t len)
 286:../Dave/Generated/USBD/usbd.c **** {
 695              	 .loc 2 286 0
 696              	 .cfi_startproc
 697              	 
 698              	 
 699              	 
 700 0000 80B4     	 push {r7}
 701              	.LCFI45:
 702              	 .cfi_def_cfa_offset 4
 703              	 .cfi_offset 7,-4
 704 0002 85B0     	 sub sp,sp,#20
 705              	.LCFI46:
 706              	 .cfi_def_cfa_offset 24
 707 0004 00AF     	 add r7,sp,#0
 708              	.LCFI47:
 709              	 .cfi_def_cfa_register 7
 710 0006 0346     	 mov r3,r0
 711 0008 3960     	 str r1,[r7]
 712 000a FB71     	 strb r3,[r7,#7]
 713 000c 1346     	 mov r3,r2
 714 000e BB80     	 strh r3,[r7,#4]
 287:../Dave/Generated/USBD/usbd.c ****   uint32_t number;
 288:../Dave/Generated/USBD/usbd.c ****   XMC_ASSERT("USBD_SetEndpointBuffer: invalid buffer", (buf != NULL));
 289:../Dave/Generated/USBD/usbd.c **** 
 290:../Dave/Generated/USBD/usbd.c ****   number = (uint32_t)addr & (uint32_t)ENDPOINT_EPNUM_MASK;
 715              	 .loc 2 290 0
 716 0010 FB79     	 ldrb r3,[r7,#7]
 717 0012 03F00F03 	 and r3,r3,#15
 718 0016 FB60     	 str r3,[r7,#12]
 291:../Dave/Generated/USBD/usbd.c ****   XMC_ASSERT("USBD_SetEndpointBuffer: invalid ep address", (number < (uint8_t)USBD_MAX_NUM_EPS));
 292:../Dave/Generated/USBD/usbd.c **** 
 293:../Dave/Generated/USBD/usbd.c ****   if (addr & (uint8_t)ENDPOINT_DIR_MASK)
 719              	 .loc 2 293 0
 720 0018 FB79     	 ldrb r3,[r7,#7]
 721 001a 5BB2     	 sxtb r3,r3
 722 001c 002B     	 cmp r3,#0
 723 001e 12DA     	 bge .L44
 294:../Dave/Generated/USBD/usbd.c ****   {
 295:../Dave/Generated/USBD/usbd.c ****     device.Endpoints[number].InBuffer = buf;
 724              	 .loc 2 295 0
 725 0020 144A     	 ldr r2,.L46
 726 0022 FB68     	 ldr r3,[r7,#12]
 727 0024 2C21     	 movs r1,#44
 728 0026 01FB03F3 	 mul r3,r1,r3
 729 002a 1344     	 add r3,r3,r2
 730 002c 1833     	 adds r3,r3,#24
 731 002e 3A68     	 ldr r2,[r7]
 732 0030 9A60     	 str r2,[r3,#8]
 296:../Dave/Generated/USBD/usbd.c ****     device.Endpoints[number].InBufferLength = len;
 733              	 .loc 2 296 0
 734 0032 BA88     	 ldrh r2,[r7,#4]
 735 0034 0F49     	 ldr r1,.L46
 736 0036 FB68     	 ldr r3,[r7,#12]
 737 0038 2C20     	 movs r0,#44
 738 003a 00FB03F3 	 mul r3,r0,r3
 739 003e 0B44     	 add r3,r3,r1
 740 0040 2033     	 adds r3,r3,#32
 741 0042 5A60     	 str r2,[r3,#4]
 742 0044 11E0     	 b .L43
 743              	.L44:
 297:../Dave/Generated/USBD/usbd.c ****   }
 298:../Dave/Generated/USBD/usbd.c ****   else
 299:../Dave/Generated/USBD/usbd.c ****   {
 300:../Dave/Generated/USBD/usbd.c ****     device.Endpoints[number].OutBuffer = buf;
 744              	 .loc 2 300 0
 745 0046 0B4A     	 ldr r2,.L46
 746 0048 FB68     	 ldr r3,[r7,#12]
 747 004a 2C21     	 movs r1,#44
 748 004c 01FB03F3 	 mul r3,r1,r3
 749 0050 1344     	 add r3,r3,r2
 750 0052 1033     	 adds r3,r3,#16
 751 0054 3A68     	 ldr r2,[r7]
 752 0056 5A60     	 str r2,[r3,#4]
 301:../Dave/Generated/USBD/usbd.c ****     device.Endpoints[number].OutBufferLength = len;
 753              	 .loc 2 301 0
 754 0058 BA88     	 ldrh r2,[r7,#4]
 755 005a 0649     	 ldr r1,.L46
 756 005c FB68     	 ldr r3,[r7,#12]
 757 005e 2C20     	 movs r0,#44
 758 0060 00FB03F3 	 mul r3,r0,r3
 759 0064 0B44     	 add r3,r3,r1
 760 0066 1033     	 adds r3,r3,#16
 761 0068 9A60     	 str r2,[r3,#8]
 762              	.L43:
 302:../Dave/Generated/USBD/usbd.c ****   }
 303:../Dave/Generated/USBD/usbd.c **** 
 304:../Dave/Generated/USBD/usbd.c **** }
 763              	 .loc 2 304 0
 764 006a 1437     	 adds r7,r7,#20
 765              	.LCFI48:
 766              	 .cfi_def_cfa_offset 4
 767 006c BD46     	 mov sp,r7
 768              	.LCFI49:
 769              	 .cfi_def_cfa_register 13
 770              	 
 771 006e 5DF8047B 	 ldr r7,[sp],#4
 772              	.LCFI50:
 773              	 .cfi_restore 7
 774              	 .cfi_def_cfa_offset 0
 775 0072 7047     	 bx lr
 776              	.L47:
 777              	 .align 2
 778              	.L46:
 779 0074 00000000 	 .word device
 780              	 .cfi_endproc
 781              	.LFE184:
 783              	 .section .text.USB0_0_IRQHandler,"ax",%progbits
 784              	 .align 2
 785              	 .global USB0_0_IRQHandler
 786              	 .thumb
 787              	 .thumb_func
 789              	USB0_0_IRQHandler:
 790              	.LFB185:
 305:../Dave/Generated/USBD/usbd.c **** 
 306:../Dave/Generated/USBD/usbd.c **** /*
 307:../Dave/Generated/USBD/usbd.c ****  * Entry point for exception vector table.
 308:../Dave/Generated/USBD/usbd.c ****  *
 309:../Dave/Generated/USBD/usbd.c ****  * This function gets called, if a USB exception (interrupt) was thrown and
 310:../Dave/Generated/USBD/usbd.c ****  * dispatches it to XMC_USBD_IRQHandler.
 311:../Dave/Generated/USBD/usbd.c ****  */
 312:../Dave/Generated/USBD/usbd.c **** void USB0_0_IRQHandler(void)
 313:../Dave/Generated/USBD/usbd.c **** {
 791              	 .loc 2 313 0
 792              	 .cfi_startproc
 793              	 
 794              	 
 795 0000 80B5     	 push {r7,lr}
 796              	.LCFI51:
 797              	 .cfi_def_cfa_offset 8
 798              	 .cfi_offset 7,-8
 799              	 .cfi_offset 14,-4
 800 0002 00AF     	 add r7,sp,#0
 801              	.LCFI52:
 802              	 .cfi_def_cfa_register 7
 314:../Dave/Generated/USBD/usbd.c ****   XMC_USBD_IRQHandler(&(USBD_handle->usb_init));
 803              	 .loc 2 314 0
 804 0004 024B     	 ldr r3,.L49
 805 0006 1B68     	 ldr r3,[r3]
 806 0008 1846     	 mov r0,r3
 807 000a FFF7FEFF 	 bl XMC_USBD_IRQHandler
 315:../Dave/Generated/USBD/usbd.c **** }
 808              	 .loc 2 315 0
 809 000e 80BD     	 pop {r7,pc}
 810              	.L50:
 811              	 .align 2
 812              	.L49:
 813 0010 00000000 	 .word USBD_handle
 814              	 .cfi_endproc
 815              	.LFE185:
 817              	 .section .text.USBD_GetAppVersion,"ax",%progbits
 818              	 .align 2
 819              	 .global USBD_GetAppVersion
 820              	 .thumb
 821              	 .thumb_func
 823              	USBD_GetAppVersion:
 824              	.LFB186:
 316:../Dave/Generated/USBD/usbd.c **** 
 317:../Dave/Generated/USBD/usbd.c **** /*
 318:../Dave/Generated/USBD/usbd.c ****  * API to retrieve the version of the USBD APP
 319:../Dave/Generated/USBD/usbd.c ****  */
 320:../Dave/Generated/USBD/usbd.c **** DAVE_APP_VERSION_t USBD_GetAppVersion(void)
 321:../Dave/Generated/USBD/usbd.c **** {
 825              	 .loc 2 321 0
 826              	 .cfi_startproc
 827              	 
 828              	 
 829              	 
 830 0000 80B4     	 push {r7}
 831              	.LCFI53:
 832              	 .cfi_def_cfa_offset 4
 833              	 .cfi_offset 7,-4
 834 0002 83B0     	 sub sp,sp,#12
 835              	.LCFI54:
 836              	 .cfi_def_cfa_offset 16
 837 0004 00AF     	 add r7,sp,#0
 838              	.LCFI55:
 839              	 .cfi_def_cfa_register 7
 322:../Dave/Generated/USBD/usbd.c ****   DAVE_APP_VERSION_t version;
 323:../Dave/Generated/USBD/usbd.c **** 
 324:../Dave/Generated/USBD/usbd.c ****   version.major = USBD_MAJOR_VERSION;
 840              	 .loc 2 324 0
 841 0006 0423     	 movs r3,#4
 842 0008 3B70     	 strb r3,[r7]
 325:../Dave/Generated/USBD/usbd.c ****   version.minor = USBD_MINOR_VERSION;
 843              	 .loc 2 325 0
 844 000a 0023     	 movs r3,#0
 845 000c 7B70     	 strb r3,[r7,#1]
 326:../Dave/Generated/USBD/usbd.c ****   version.patch = USBD_PATCH_VERSION;
 846              	 .loc 2 326 0
 847 000e 1023     	 movs r3,#16
 848 0010 BB70     	 strb r3,[r7,#2]
 327:../Dave/Generated/USBD/usbd.c **** 
 328:../Dave/Generated/USBD/usbd.c ****   return version;
 849              	 .loc 2 328 0
 850 0012 3B1D     	 adds r3,r7,#4
 851 0014 3A46     	 mov r2,r7
 852 0016 1268     	 ldr r2,[r2]
 853 0018 1146     	 mov r1,r2
 854 001a 1980     	 strh r1,[r3]
 855 001c 0233     	 adds r3,r3,#2
 856 001e 120C     	 lsrs r2,r2,#16
 857 0020 1A70     	 strb r2,[r3]
 858 0022 0023     	 movs r3,#0
 859 0024 3A79     	 ldrb r2,[r7,#4]
 860 0026 62F30703 	 bfi r3,r2,#0,#8
 861 002a 7A79     	 ldrb r2,[r7,#5]
 862 002c 62F30F23 	 bfi r3,r2,#8,#8
 863 0030 BA79     	 ldrb r2,[r7,#6]
 864 0032 62F31743 	 bfi r3,r2,#16,#8
 329:../Dave/Generated/USBD/usbd.c **** }
 865              	 .loc 2 329 0
 866 0036 1846     	 mov r0,r3
 867 0038 0C37     	 adds r7,r7,#12
 868              	.LCFI56:
 869              	 .cfi_def_cfa_offset 4
 870 003a BD46     	 mov sp,r7
 871              	.LCFI57:
 872              	 .cfi_def_cfa_register 13
 873              	 
 874 003c 5DF8047B 	 ldr r7,[sp],#4
 875              	.LCFI58:
 876              	 .cfi_restore 7
 877              	 .cfi_def_cfa_offset 0
 878 0040 7047     	 bx lr
 879              	 .cfi_endproc
 880              	.LFE186:
 882 0042 00BF     	 .section .text.USB_EnableUSBInterrupt,"ax",%progbits
 883              	 .align 2
 884              	 .thumb
 885              	 .thumb_func
 887              	USB_EnableUSBInterrupt:
 888              	.LFB187:
 330:../Dave/Generated/USBD/usbd.c **** 
 331:../Dave/Generated/USBD/usbd.c **** /*******************************************************************************
 332:../Dave/Generated/USBD/usbd.c **** **                      Private Function Definitions                          **
 333:../Dave/Generated/USBD/usbd.c **** *******************************************************************************/
 334:../Dave/Generated/USBD/usbd.c **** 
 335:../Dave/Generated/USBD/usbd.c **** /**
 336:../Dave/Generated/USBD/usbd.c ****  * Enables and sets the priority of USB Interrupt
 337:../Dave/Generated/USBD/usbd.c ****  *
 338:../Dave/Generated/USBD/usbd.c ****  * First the interrupt priority is set and then the interrupt is enabled in the NVIC.
 339:../Dave/Generated/USBD/usbd.c ****  */
 340:../Dave/Generated/USBD/usbd.c **** static void USB_EnableUSBInterrupt(void)
 341:../Dave/Generated/USBD/usbd.c **** {
 889              	 .loc 2 341 0
 890              	 .cfi_startproc
 891              	 
 892              	 
 893 0000 80B5     	 push {r7,lr}
 894              	.LCFI59:
 895              	 .cfi_def_cfa_offset 8
 896              	 .cfi_offset 7,-8
 897              	 .cfi_offset 14,-4
 898 0002 00AF     	 add r7,sp,#0
 899              	.LCFI60:
 900              	 .cfi_def_cfa_register 7
 342:../Dave/Generated/USBD/usbd.c ****   NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), USB_PRE_EMPTION_PRI
 901              	 .loc 2 342 0
 902 0004 FFF7FEFF 	 bl NVIC_GetPriorityGrouping
 903 0008 0346     	 mov r3,r0
 904 000a 1846     	 mov r0,r3
 905 000c 3F21     	 movs r1,#63
 906 000e 0022     	 movs r2,#0
 907 0010 FFF7FEFF 	 bl NVIC_EncodePriority
 908 0014 0346     	 mov r3,r0
 909 0016 6B20     	 movs r0,#107
 910 0018 1946     	 mov r1,r3
 911 001a FFF7FEFF 	 bl NVIC_SetPriority
 343:../Dave/Generated/USBD/usbd.c ****   USB_SUB_PRIORITY));
 344:../Dave/Generated/USBD/usbd.c ****   NVIC_ClearPendingIRQ(USB0_0_IRQn);
 912              	 .loc 2 344 0
 913 001e 6B20     	 movs r0,#107
 914 0020 FFF7FEFF 	 bl NVIC_ClearPendingIRQ
 345:../Dave/Generated/USBD/usbd.c ****   NVIC_EnableIRQ(USB0_0_IRQn);
 915              	 .loc 2 345 0
 916 0024 6B20     	 movs r0,#107
 917 0026 FFF7FEFF 	 bl NVIC_EnableIRQ
 346:../Dave/Generated/USBD/usbd.c **** }
 918              	 .loc 2 346 0
 919 002a 80BD     	 pop {r7,pc}
 920              	 .cfi_endproc
 921              	.LFE187:
 923              	 .section .text.USB_DisableUSBInterrupt,"ax",%progbits
 924              	 .align 2
 925              	 .thumb
 926              	 .thumb_func
 928              	USB_DisableUSBInterrupt:
 929              	.LFB188:
 347:../Dave/Generated/USBD/usbd.c **** 
 348:../Dave/Generated/USBD/usbd.c **** /**
 349:../Dave/Generated/USBD/usbd.c ****  * Disables the USB interrupt in the NVIC.
 350:../Dave/Generated/USBD/usbd.c ****  *
 351:../Dave/Generated/USBD/usbd.c ****  * Before the interrupt gets disabled, it will clear the pending IRQs.
 352:../Dave/Generated/USBD/usbd.c ****  */
 353:../Dave/Generated/USBD/usbd.c **** static void USB_DisableUSBInterrupt(void)
 354:../Dave/Generated/USBD/usbd.c **** {
 930              	 .loc 2 354 0
 931              	 .cfi_startproc
 932              	 
 933              	 
 934 0000 80B5     	 push {r7,lr}
 935              	.LCFI61:
 936              	 .cfi_def_cfa_offset 8
 937              	 .cfi_offset 7,-8
 938              	 .cfi_offset 14,-4
 939 0002 00AF     	 add r7,sp,#0
 940              	.LCFI62:
 941              	 .cfi_def_cfa_register 7
 355:../Dave/Generated/USBD/usbd.c ****   NVIC_ClearPendingIRQ(USB0_0_IRQn);
 942              	 .loc 2 355 0
 943 0004 6B20     	 movs r0,#107
 944 0006 FFF7FEFF 	 bl NVIC_ClearPendingIRQ
 356:../Dave/Generated/USBD/usbd.c ****   NVIC_DisableIRQ(USB0_0_IRQn);
 945              	 .loc 2 356 0
 946 000a 6B20     	 movs r0,#107
 947 000c FFF7FEFF 	 bl NVIC_DisableIRQ
 357:../Dave/Generated/USBD/usbd.c **** }
 948              	 .loc 2 357 0
 949 0010 80BD     	 pop {r7,pc}
 950              	 .cfi_endproc
 951              	.LFE188:
 953 0012 00BF     	 .section .text.USBD_HandleEP0_Stall,"ax",%progbits
 954              	 .align 2
 955              	 .thumb
 956              	 .thumb_func
 958              	USBD_HandleEP0_Stall:
 959              	.LFB189:
 358:../Dave/Generated/USBD/usbd.c **** 
 359:../Dave/Generated/USBD/usbd.c **** 
 360:../Dave/Generated/USBD/usbd.c **** /**
 361:../Dave/Generated/USBD/usbd.c ****  * Handle protocol stall on EP0
 362:../Dave/Generated/USBD/usbd.c ****  *
 363:../Dave/Generated/USBD/usbd.c ****  * Stalls EP0 and then restarts a new transfer including setting EP0 state to
 364:../Dave/Generated/USBD/usbd.c ****  * 																\ref USBD_EP0_STATE_IDLE.
 365:../Dave/Generated/USBD/usbd.c ****  */
 366:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_Stall(void)
 367:../Dave/Generated/USBD/usbd.c **** {
 960              	 .loc 2 367 0
 961              	 .cfi_startproc
 962              	 
 963              	 
 964 0000 80B5     	 push {r7,lr}
 965              	.LCFI63:
 966              	 .cfi_def_cfa_offset 8
 967              	 .cfi_offset 7,-8
 968              	 .cfi_offset 14,-4
 969 0002 00AF     	 add r7,sp,#0
 970              	.LCFI64:
 971              	 .cfi_def_cfa_register 7
 368:../Dave/Generated/USBD/usbd.c ****   /* When we stall ep0 as protocol stall, we go back into idle state and
 369:../Dave/Generated/USBD/usbd.c ****   * start a new read */
 370:../Dave/Generated/USBD/usbd.c ****   if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->EndpointStall(ENDPOINT_DIR_IN | 0U,1U))
 972              	 .loc 2 370 0
 973 0004 094B     	 ldr r3,.L57
 974 0006 1B68     	 ldr r3,[r3]
 975 0008 5B6A     	 ldr r3,[r3,#36]
 976 000a 8020     	 movs r0,#128
 977 000c 0121     	 movs r1,#1
 978 000e 9847     	 blx r3
 979 0010 0346     	 mov r3,r0
 980 0012 002B     	 cmp r3,#0
 981 0014 09D1     	 bne .L55
 371:../Dave/Generated/USBD/usbd.c ****   {
 372:../Dave/Generated/USBD/usbd.c ****     device.ep0_state = USBD_EP0_STATE_IDLE;
 982              	 .loc 2 372 0
 983 0016 054B     	 ldr r3,.L57
 984 0018 0122     	 movs r2,#1
 985 001a 83F83B21 	 strb r2,[r3,#315]
 373:../Dave/Generated/USBD/usbd.c ****     if ( USBD_STATUS_SUCCESS != (USBD_STATUS_t)device.Driver->EndpointReadStart(0U,USBD_EP0_3SETUP_
 986              	 .loc 2 373 0
 987 001e 034B     	 ldr r3,.L57
 988 0020 1B68     	 ldr r3,[r3]
 989 0022 9B6A     	 ldr r3,[r3,#40]
 990 0024 0020     	 movs r0,#0
 991 0026 1821     	 movs r1,#24
 992 0028 9847     	 blx r3
 993              	.L55:
 374:../Dave/Generated/USBD/usbd.c ****     {
 375:../Dave/Generated/USBD/usbd.c ****       XMC_ASSERT("USBD_HandleEP0_Stall: EndpointReadStart failed", 0);
 376:../Dave/Generated/USBD/usbd.c ****     }
 377:../Dave/Generated/USBD/usbd.c ****   }
 378:../Dave/Generated/USBD/usbd.c **** }
 994              	 .loc 2 378 0
 995 002a 80BD     	 pop {r7,pc}
 996              	.L58:
 997              	 .align 2
 998              	.L57:
 999 002c 00000000 	 .word device
 1000              	 .cfi_endproc
 1001              	.LFE189:
 1003              	 .section .text.USBD_Handle_DeviceRequest,"ax",%progbits
 1004              	 .align 2
 1005              	 .thumb
 1006              	 .thumb_func
 1008              	USBD_Handle_DeviceRequest:
 1009              	.LFB190:
 379:../Dave/Generated/USBD/usbd.c **** 
 380:../Dave/Generated/USBD/usbd.c **** /**
 381:../Dave/Generated/USBD/usbd.c ****  * Handle device request on endpoint 0
 382:../Dave/Generated/USBD/usbd.c ****  *
 383:../Dave/Generated/USBD/usbd.c ****  * By default any USB device has to support a subset of device control request
 384:../Dave/Generated/USBD/usbd.c ****  * defined by the USB specification. All request required by the spec are
 385:../Dave/Generated/USBD/usbd.c ****  * handle within this function.Before handling of any request it dispatches it
 386:../Dave/Generated/USBD/usbd.c ****  * to the \ref control_request event callback function. In this callback, user can
 387:../Dave/Generated/USBD/usbd.c ****  * handle some custom request or override the request handling in this function.
 388:../Dave/Generated/USBD/usbd.c ****  * If the user has handled the request, he has to call \ref Endpoint_ClearSETUP.
 389:../Dave/Generated/USBD/usbd.c ****  *
 390:../Dave/Generated/USBD/usbd.c ****  */
 391:../Dave/Generated/USBD/usbd.c **** static void USBD_Handle_DeviceRequest(void)
 392:../Dave/Generated/USBD/usbd.c **** {
 1010              	 .loc 2 392 0
 1011              	 .cfi_startproc
 1012              	 
 1013              	 
 1014 0000 80B5     	 push {r7,lr}
 1015              	.LCFI65:
 1016              	 .cfi_def_cfa_offset 8
 1017              	 .cfi_offset 7,-8
 1018              	 .cfi_offset 14,-4
 1019 0002 88B0     	 sub sp,sp,#32
 1020              	.LCFI66:
 1021              	 .cfi_def_cfa_offset 40
 1022 0004 00AF     	 add r7,sp,#0
 1023              	.LCFI67:
 1024              	 .cfi_def_cfa_register 7
 393:../Dave/Generated/USBD/usbd.c ****   uint32_t length = 0U;
 1025              	 .loc 2 393 0
 1026 0006 0023     	 movs r3,#0
 1027 0008 FB61     	 str r3,[r7,#28]
 394:../Dave/Generated/USBD/usbd.c ****   uint32_t ret;
 395:../Dave/Generated/USBD/usbd.c ****   void *buffer = NULL;
 1028              	 .loc 2 395 0
 1029 000a 0023     	 movs r3,#0
 1030 000c 7B60     	 str r3,[r7,#4]
 396:../Dave/Generated/USBD/usbd.c ****   uint32_t status = 0U;
 1031              	 .loc 2 396 0
 1032 000e 0023     	 movs r3,#0
 1033 0010 3B60     	 str r3,[r7]
 397:../Dave/Generated/USBD/usbd.c ****   uint32_t index;
 398:../Dave/Generated/USBD/usbd.c ****   uint32_t value;
 399:../Dave/Generated/USBD/usbd.c ****   uint32_t tmp_value;
 400:../Dave/Generated/USBD/usbd.c ****   uint32_t tmp_index;
 401:../Dave/Generated/USBD/usbd.c ****   
 402:../Dave/Generated/USBD/usbd.c **** 
 403:../Dave/Generated/USBD/usbd.c ****   value = (uint32_t)USB_ControlRequest.wValue & (uint32_t)USBD_BYTE_MASK;
 1034              	 .loc 2 403 0
 1035 0012 954B     	 ldr r3,.L108
 1036 0014 5B88     	 ldrh r3,[r3,#2]
 1037 0016 9BB2     	 uxth r3,r3
 1038 0018 DBB2     	 uxtb r3,r3
 1039 001a BB61     	 str r3,[r7,#24]
 404:../Dave/Generated/USBD/usbd.c **** 
 405:../Dave/Generated/USBD/usbd.c ****   /* Handling of class/vendor requests */
 406:../Dave/Generated/USBD/usbd.c ****   if (NULL != device.events->control_request)
 1040              	 .loc 2 406 0
 1041 001c 934B     	 ldr r3,.L108+4
 1042 001e D3F84031 	 ldr r3,[r3,#320]
 1043 0022 DB68     	 ldr r3,[r3,#12]
 1044 0024 002B     	 cmp r3,#0
 1045 0026 04D0     	 beq .L60
 407:../Dave/Generated/USBD/usbd.c ****   {
 408:../Dave/Generated/USBD/usbd.c ****     device.events->control_request();
 1046              	 .loc 2 408 0
 1047 0028 904B     	 ldr r3,.L108+4
 1048 002a D3F84031 	 ldr r3,[r3,#320]
 1049 002e DB68     	 ldr r3,[r3,#12]
 1050 0030 9847     	 blx r3
 1051              	.L60:
 409:../Dave/Generated/USBD/usbd.c ****   }
 410:../Dave/Generated/USBD/usbd.c **** 
 411:../Dave/Generated/USBD/usbd.c ****   if (1U == device.IsSetupRecieved)
 1052              	 .loc 2 411 0
 1053 0032 8E4B     	 ldr r3,.L108+4
 1054 0034 93F83E31 	 ldrb r3,[r3,#318]
 1055 0038 DBB2     	 uxtb r3,r3
 1056 003a 5B08     	 lsrs r3,r3,#1
 1057 003c 03F00103 	 and r3,r3,#1
 1058 0040 DBB2     	 uxtb r3,r3
 1059 0042 012B     	 cmp r3,#1
 1060 0044 40F02882 	 bne .L61
 412:../Dave/Generated/USBD/usbd.c ****   {
 413:../Dave/Generated/USBD/usbd.c ****     /* default request handling */
 414:../Dave/Generated/USBD/usbd.c ****     switch (USB_ControlRequest.bRequest)
 1061              	 .loc 2 414 0
 1062 0048 874B     	 ldr r3,.L108
 1063 004a 5B78     	 ldrb r3,[r3,#1]
 1064 004c DBB2     	 uxtb r3,r3
 1065 004e 0C2B     	 cmp r3,#12
 1066 0050 00F21F82 	 bhi .L62
 1067 0054 01A2     	 adr r2,.L64
 1068 0056 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1069 005a 00BF     	 .p2align 2
 1070              	.L64:
 1071 005c F7010000 	 .word .L63+1
 1072 0060 91000000 	 .word .L65+1
 1073 0064 93040000 	 .word .L62+1
 1074 0068 C5030000 	 .word .L66+1
 1075 006c 93040000 	 .word .L62+1
 1076 0070 EF020000 	 .word .L67+1
 1077 0074 3D010000 	 .word .L68+1
 1078 0078 7F030000 	 .word .L69+1
 1079 007c 2D010000 	 .word .L70+1
 1080 0080 33030000 	 .word .L71+1
 1081 0084 BD010000 	 .word .L72+1
 1082 0088 85030000 	 .word .L73+1
 1083 008c 8D040000 	 .word .L74+1
 1084              	 .p2align 1
 1085              	.L65:
 415:../Dave/Generated/USBD/usbd.c ****     {
 416:../Dave/Generated/USBD/usbd.c ****       case REQ_ClearFeature:
 417:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)REQREC_ENDPOINT == (USB_ControlRequest.bmRequestType & (uint8_t)REQ_RECIPIENT_
 1086              	 .loc 2 417 0
 1087 0090 754B     	 ldr r3,.L108
 1088 0092 1B78     	 ldrb r3,[r3]
 1089 0094 DBB2     	 uxtb r3,r3
 1090 0096 03F00303 	 and r3,r3,#3
 1091 009a 022B     	 cmp r3,#2
 1092 009c 34D1     	 bne .L75
 418:../Dave/Generated/USBD/usbd.c ****         {
 419:../Dave/Generated/USBD/usbd.c ****           index = (uint32_t)USB_ControlRequest.wIndex & (uint32_t)ENDPOINT_EPNUM_MASK;
 1093              	 .loc 2 419 0
 1094 009e 724B     	 ldr r3,.L108
 1095 00a0 9B88     	 ldrh r3,[r3,#4]
 1096 00a2 9BB2     	 uxth r3,r3
 1097 00a4 03F00F03 	 and r3,r3,#15
 1098 00a8 7B61     	 str r3,[r7,#20]
 420:../Dave/Generated/USBD/usbd.c ****           if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_Contro
 1099              	 .loc 2 420 0
 1100 00aa 714B     	 ldr r3,.L108+8
 1101 00ac 1B78     	 ldrb r3,[r3]
 1102 00ae DBB2     	 uxtb r3,r3
 1103 00b0 042B     	 cmp r3,#4
 1104 00b2 04D0     	 beq .L76
 1105              	 .loc 2 420 0 is_stmt 0 discriminator 2
 1106 00b4 6C4B     	 ldr r3,.L108
 1107 00b6 9B88     	 ldrh r3,[r3,#4]
 1108 00b8 9BB2     	 uxth r3,r3
 1109 00ba 002B     	 cmp r3,#0
 1110 00bc 21D1     	 bne .L77
 1111              	.L76:
 421:../Dave/Generated/USBD/usbd.c ****                   (1U == device.Endpoints[index].IsConfigured))
 1112              	 .loc 2 421 0 is_stmt 1 discriminator 3
 1113 00be 6B4A     	 ldr r2,.L108+4
 1114 00c0 7B69     	 ldr r3,[r7,#20]
 1115 00c2 2C21     	 movs r1,#44
 1116 00c4 01FB03F3 	 mul r3,r1,r3
 1117 00c8 1344     	 add r3,r3,r2
 1118 00ca 1B7A     	 ldrb r3,[r3,#8]
 1119 00cc C3F30003 	 ubfx r3,r3,#0,#1
 1120 00d0 DBB2     	 uxtb r3,r3
 420:../Dave/Generated/USBD/usbd.c ****           if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0U == USB_Contro
 1121              	 .loc 2 420 0 discriminator 3
 1122 00d2 012B     	 cmp r3,#1
 1123 00d4 15D1     	 bne .L77
 422:../Dave/Generated/USBD/usbd.c ****           {
 423:../Dave/Generated/USBD/usbd.c ****             device.Endpoints[index].IsHalted = 0U;
 1124              	 .loc 2 423 0
 1125 00d6 654A     	 ldr r2,.L108+4
 1126 00d8 7B69     	 ldr r3,[r7,#20]
 1127 00da 2C21     	 movs r1,#44
 1128 00dc 01FB03F3 	 mul r3,r1,r3
 1129 00e0 1A44     	 add r2,r2,r3
 1130 00e2 1389     	 ldrh r3,[r2,#8]
 1131 00e4 6FF38203 	 bfc r3,#2,#1
 1132 00e8 1381     	 strh r3,[r2,#8]
 424:../Dave/Generated/USBD/usbd.c ****             if (USBD_STATUS_SUCCESS != 
 425:../Dave/Generated/USBD/usbd.c ****                                  (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlRe
 1133              	 .loc 2 425 0
 1134 00ea 604B     	 ldr r3,.L108+4
 1135 00ec 1B68     	 ldr r3,[r3]
 1136 00ee 5B6A     	 ldr r3,[r3,#36]
 1137 00f0 5D4A     	 ldr r2,.L108
 1138 00f2 9288     	 ldrh r2,[r2,#4]
 1139 00f4 92B2     	 uxth r2,r2
 1140 00f6 D2B2     	 uxtb r2,r2
 1141 00f8 1046     	 mov r0,r2
 1142 00fa 0021     	 movs r1,#0
 1143 00fc 9847     	 blx r3
 424:../Dave/Generated/USBD/usbd.c ****             if (USBD_STATUS_SUCCESS != 
 1144              	 .loc 2 424 0
 1145 00fe 00BF     	 nop
 426:../Dave/Generated/USBD/usbd.c ****             {
 427:../Dave/Generated/USBD/usbd.c ****               XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed", 0);
 428:../Dave/Generated/USBD/usbd.c ****             }
 429:../Dave/Generated/USBD/usbd.c ****           }
 430:../Dave/Generated/USBD/usbd.c ****           else
 431:../Dave/Generated/USBD/usbd.c ****           {
 432:../Dave/Generated/USBD/usbd.c ****             USBD_HandleEP0_Stall();
 433:../Dave/Generated/USBD/usbd.c ****           }
 434:../Dave/Generated/USBD/usbd.c ****           break;
 1146              	 .loc 2 434 0
 1147 0100 CAE1     	 b .L61
 1148              	.L77:
 432:../Dave/Generated/USBD/usbd.c ****           }
 1149              	 .loc 2 432 0
 1150 0102 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 1151              	 .loc 2 434 0
 1152 0106 C7E1     	 b .L61
 1153              	.L75:
 435:../Dave/Generated/USBD/usbd.c ****         }
 436:../Dave/Generated/USBD/usbd.c ****         if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 1154              	 .loc 2 436 0
 1155 0108 574B     	 ldr r3,.L108
 1156 010a 1B78     	 ldrb r3,[r3]
 1157 010c DBB2     	 uxtb r3,r3
 1158 010e 03F00303 	 and r3,r3,#3
 1159 0112 002B     	 cmp r3,#0
 1160 0114 07D1     	 bne .L79
 437:../Dave/Generated/USBD/usbd.c ****         {
 438:../Dave/Generated/USBD/usbd.c ****           device.remote_wakeup = 0U;
 1161              	 .loc 2 438 0
 1162 0116 554A     	 ldr r2,.L108+4
 1163 0118 92F83E31 	 ldrb r3,[r2,#318]
 1164 011c 6FF38203 	 bfc r3,#2,#1
 1165 0120 82F83E31 	 strb r3,[r2,#318]
 439:../Dave/Generated/USBD/usbd.c ****           break;
 1166              	 .loc 2 439 0
 1167 0124 B8E1     	 b .L61
 1168              	.L79:
 440:../Dave/Generated/USBD/usbd.c ****         }
 441:../Dave/Generated/USBD/usbd.c ****         USBD_HandleEP0_Stall();
 1169              	 .loc 2 441 0
 1170 0126 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 442:../Dave/Generated/USBD/usbd.c ****         break;
 1171              	 .loc 2 442 0
 1172 012a B5E1     	 b .L61
 1173              	.L70:
 443:../Dave/Generated/USBD/usbd.c **** 
 444:../Dave/Generated/USBD/usbd.c ****       case REQ_GetConfiguration:
 445:../Dave/Generated/USBD/usbd.c ****         if (0U == (uint32_t)device.Driver->EndpointWrite(0U,&device.configuration,1U))
 1174              	 .loc 2 445 0
 1175 012c 4F4B     	 ldr r3,.L108+4
 1176 012e 1B68     	 ldr r3,[r3]
 1177 0130 1B6B     	 ldr r3,[r3,#48]
 1178 0132 0020     	 movs r0,#0
 1179 0134 4F49     	 ldr r1,.L108+12
 1180 0136 0122     	 movs r2,#1
 1181 0138 9847     	 blx r3
 446:../Dave/Generated/USBD/usbd.c ****         {
 447:../Dave/Generated/USBD/usbd.c ****           XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on get configuration request"
 448:../Dave/Generated/USBD/usbd.c ****         }
 449:../Dave/Generated/USBD/usbd.c ****         break;
 1182              	 .loc 2 449 0
 1183 013a ADE1     	 b .L61
 1184              	.L68:
 450:../Dave/Generated/USBD/usbd.c **** 
 451:../Dave/Generated/USBD/usbd.c ****       case REQ_GetDescriptor:
 452:../Dave/Generated/USBD/usbd.c ****         if (NULL != device.events->get_descriptor)
 1185              	 .loc 2 452 0
 1186 013c 4B4B     	 ldr r3,.L108+4
 1187 013e D3F84031 	 ldr r3,[r3,#320]
 1188 0142 5B69     	 ldr r3,[r3,#20]
 1189 0144 002B     	 cmp r3,#0
 1190 0146 13D0     	 beq .L80
 453:../Dave/Generated/USBD/usbd.c ****         {
 454:../Dave/Generated/USBD/usbd.c ****           tmp_value = (uint32_t)USB_ControlRequest.wValue;
 1191              	 .loc 2 454 0
 1192 0148 474B     	 ldr r3,.L108
 1193 014a 5B88     	 ldrh r3,[r3,#2]
 1194 014c 9BB2     	 uxth r3,r3
 1195 014e 3B61     	 str r3,[r7,#16]
 455:../Dave/Generated/USBD/usbd.c ****           tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 1196              	 .loc 2 455 0
 1197 0150 454B     	 ldr r3,.L108
 1198 0152 9B88     	 ldrh r3,[r3,#4]
 1199 0154 9BB2     	 uxth r3,r3
 1200 0156 FB60     	 str r3,[r7,#12]
 456:../Dave/Generated/USBD/usbd.c ****           length = (uint32_t)device.events->get_descriptor((uint16_t)tmp_value, (uint16_t)tmp_index
 1201              	 .loc 2 456 0
 1202 0158 444B     	 ldr r3,.L108+4
 1203 015a D3F84031 	 ldr r3,[r3,#320]
 1204 015e 5B69     	 ldr r3,[r3,#20]
 1205 0160 3A69     	 ldr r2,[r7,#16]
 1206 0162 90B2     	 uxth r0,r2
 1207 0164 FA68     	 ldr r2,[r7,#12]
 1208 0166 91B2     	 uxth r1,r2
 1209 0168 3A1D     	 adds r2,r7,#4
 1210 016a 9847     	 blx r3
 1211 016c 0346     	 mov r3,r0
 1212 016e FB61     	 str r3,[r7,#28]
 1213              	.L80:
 457:../Dave/Generated/USBD/usbd.c ****         }
 458:../Dave/Generated/USBD/usbd.c **** 
 459:../Dave/Generated/USBD/usbd.c ****         if (0U == length)
 1214              	 .loc 2 459 0
 1215 0170 FB69     	 ldr r3,[r7,#28]
 1216 0172 002B     	 cmp r3,#0
 1217 0174 02D1     	 bne .L81
 460:../Dave/Generated/USBD/usbd.c ****         {
 461:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_Stall();
 1218              	 .loc 2 461 0
 1219 0176 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 462:../Dave/Generated/USBD/usbd.c ****         }
 463:../Dave/Generated/USBD/usbd.c ****         else
 464:../Dave/Generated/USBD/usbd.c ****         {
 465:../Dave/Generated/USBD/usbd.c ****           if (length >= (uint32_t)USB_ControlRequest.wLength)
 466:../Dave/Generated/USBD/usbd.c ****           {
 467:../Dave/Generated/USBD/usbd.c ****             length = (uint32_t)USB_ControlRequest.wLength;
 468:../Dave/Generated/USBD/usbd.c ****           }
 469:../Dave/Generated/USBD/usbd.c **** 
 470:../Dave/Generated/USBD/usbd.c ****           ret = (uint32_t)device.Driver->EndpointWrite(0U,buffer,length);
 471:../Dave/Generated/USBD/usbd.c ****           device.Endpoints[0].InDataLeft = length - ret;
 472:../Dave/Generated/USBD/usbd.c ****           device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 473:../Dave/Generated/USBD/usbd.c ****         }
 474:../Dave/Generated/USBD/usbd.c ****         break;
 1220              	 .loc 2 474 0
 1221 017a 8DE1     	 b .L61
 1222              	.L81:
 465:../Dave/Generated/USBD/usbd.c ****           {
 1223              	 .loc 2 465 0
 1224 017c 3A4B     	 ldr r3,.L108
 1225 017e DB88     	 ldrh r3,[r3,#6]
 1226 0180 9BB2     	 uxth r3,r3
 1227 0182 1A46     	 mov r2,r3
 1228 0184 FB69     	 ldr r3,[r7,#28]
 1229 0186 9A42     	 cmp r2,r3
 1230 0188 03D8     	 bhi .L83
 467:../Dave/Generated/USBD/usbd.c ****           }
 1231              	 .loc 2 467 0
 1232 018a 374B     	 ldr r3,.L108
 1233 018c DB88     	 ldrh r3,[r3,#6]
 1234 018e 9BB2     	 uxth r3,r3
 1235 0190 FB61     	 str r3,[r7,#28]
 1236              	.L83:
 470:../Dave/Generated/USBD/usbd.c ****           device.Endpoints[0].InDataLeft = length - ret;
 1237              	 .loc 2 470 0
 1238 0192 364B     	 ldr r3,.L108+4
 1239 0194 1B68     	 ldr r3,[r3]
 1240 0196 1B6B     	 ldr r3,[r3,#48]
 1241 0198 7A68     	 ldr r2,[r7,#4]
 1242 019a 0020     	 movs r0,#0
 1243 019c 1146     	 mov r1,r2
 1244 019e FA69     	 ldr r2,[r7,#28]
 1245 01a0 9847     	 blx r3
 1246 01a2 0346     	 mov r3,r0
 1247 01a4 BB60     	 str r3,[r7,#8]
 471:../Dave/Generated/USBD/usbd.c ****           device.Endpoints[0].InDataBuffer = (uint8_t *)buffer + ret;
 1248              	 .loc 2 471 0
 1249 01a6 FA69     	 ldr r2,[r7,#28]
 1250 01a8 BB68     	 ldr r3,[r7,#8]
 1251 01aa D31A     	 subs r3,r2,r3
 1252 01ac 2F4A     	 ldr r2,.L108+4
 1253 01ae 9362     	 str r3,[r2,#40]
 472:../Dave/Generated/USBD/usbd.c ****         }
 1254              	 .loc 2 472 0
 1255 01b0 7A68     	 ldr r2,[r7,#4]
 1256 01b2 BB68     	 ldr r3,[r7,#8]
 1257 01b4 1344     	 add r3,r3,r2
 1258 01b6 2D4A     	 ldr r2,.L108+4
 1259 01b8 D362     	 str r3,[r2,#44]
 1260              	 .loc 2 474 0
 1261 01ba 6DE1     	 b .L61
 1262              	.L72:
 475:../Dave/Generated/USBD/usbd.c **** 
 476:../Dave/Generated/USBD/usbd.c ****       case REQ_GetInterface:
 477:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 1263              	 .loc 2 477 0
 1264 01bc 2C4B     	 ldr r3,.L108+8
 1265 01be 1B78     	 ldrb r3,[r3]
 1266 01c0 DBB2     	 uxtb r3,r3
 1267 01c2 042B     	 cmp r3,#4
 1268 01c4 0ED1     	 bne .L84
 478:../Dave/Generated/USBD/usbd.c ****         {          
 479:../Dave/Generated/USBD/usbd.c ****           if (0U == (uint32_t)device.Driver->EndpointWrite(0U, 
 1269              	 .loc 2 479 0
 1270 01c6 294B     	 ldr r3,.L108+4
 1271 01c8 1B68     	 ldr r3,[r3]
 1272 01ca 1B6B     	 ldr r3,[r3,#48]
 480:../Dave/Generated/USBD/usbd.c ****              &device.interface_settings[USB_ControlRequest.wIndex], 1U))
 1273              	 .loc 2 480 0
 1274 01cc 264A     	 ldr r2,.L108
 1275 01ce 9288     	 ldrh r2,[r2,#4]
 1276 01d0 92B2     	 uxth r2,r2
 1277 01d2 02F59C72 	 add r2,r2,#312
 1278 01d6 2549     	 ldr r1,.L108+4
 1279 01d8 0A44     	 add r2,r2,r1
 479:../Dave/Generated/USBD/usbd.c ****              &device.interface_settings[USB_ControlRequest.wIndex], 1U))
 1280              	 .loc 2 479 0
 1281 01da 0020     	 movs r0,#0
 1282 01dc 1146     	 mov r1,r2
 1283 01de 0122     	 movs r2,#1
 1284 01e0 9847     	 blx r3
 481:../Dave/Generated/USBD/usbd.c ****           {
 482:../Dave/Generated/USBD/usbd.c ****             XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetInterface", 0);
 483:../Dave/Generated/USBD/usbd.c ****           }
 484:../Dave/Generated/USBD/usbd.c ****           break;
 1285              	 .loc 2 484 0
 1286 01e2 59E1     	 b .L61
 1287              	.L84:
 485:../Dave/Generated/USBD/usbd.c ****         }
 486:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 1288              	 .loc 2 486 0
 1289 01e4 224B     	 ldr r3,.L108+8
 1290 01e6 1B78     	 ldrb r3,[r3]
 1291 01e8 DBB2     	 uxtb r3,r3
 1292 01ea 032B     	 cmp r3,#3
 1293 01ec 02D1     	 bne .L85
 487:../Dave/Generated/USBD/usbd.c ****         {
 488:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_Stall();
 1294              	 .loc 2 488 0
 1295 01ee FFF7FEFF 	 bl USBD_HandleEP0_Stall
 489:../Dave/Generated/USBD/usbd.c ****           break;
 1296              	 .loc 2 489 0
 1297 01f2 51E1     	 b .L61
 1298              	.L85:
 490:../Dave/Generated/USBD/usbd.c ****         }
 491:../Dave/Generated/USBD/usbd.c ****         break;
 1299              	 .loc 2 491 0
 1300 01f4 50E1     	 b .L61
 1301              	.L63:
 492:../Dave/Generated/USBD/usbd.c **** 
 493:../Dave/Generated/USBD/usbd.c ****       case REQ_GetStatus:
 494:../Dave/Generated/USBD/usbd.c ****         if (REQREC_DEVICE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 1302              	 .loc 2 494 0
 1303 01f6 1C4B     	 ldr r3,.L108
 1304 01f8 1B78     	 ldrb r3,[r3]
 1305 01fa DBB2     	 uxtb r3,r3
 1306 01fc 03F00303 	 and r3,r3,#3
 1307 0200 002B     	 cmp r3,#0
 1308 0202 19D1     	 bne .L86
 495:../Dave/Generated/USBD/usbd.c ****         {
 496:../Dave/Generated/USBD/usbd.c ****           status = (uint32_t)((uint8_t)(device.remote_wakeup << (uint8_t)1) | device.self_powered);
 1309              	 .loc 2 496 0
 1310 0204 194B     	 ldr r3,.L108+4
 1311 0206 93F83E31 	 ldrb r3,[r3,#318]
 1312 020a C3F38003 	 ubfx r3,r3,#2,#1
 1313 020e DBB2     	 uxtb r3,r3
 1314 0210 5B00     	 lsls r3,r3,#1
 1315 0212 DBB2     	 uxtb r3,r3
 1316 0214 1A46     	 mov r2,r3
 1317 0216 154B     	 ldr r3,.L108+4
 1318 0218 93F83E31 	 ldrb r3,[r3,#318]
 1319 021c C3F3C003 	 ubfx r3,r3,#3,#1
 1320 0220 DBB2     	 uxtb r3,r3
 1321 0222 1343     	 orrs r3,r3,r2
 1322 0224 3B60     	 str r3,[r7]
 497:../Dave/Generated/USBD/usbd.c ****           if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 1323              	 .loc 2 497 0
 1324 0226 114B     	 ldr r3,.L108+4
 1325 0228 1B68     	 ldr r3,[r3]
 1326 022a 1B6B     	 ldr r3,[r3,#48]
 1327 022c 3A46     	 mov r2,r7
 1328 022e 0020     	 movs r0,#0
 1329 0230 1146     	 mov r1,r2
 1330 0232 0222     	 movs r2,#2
 1331 0234 9847     	 blx r3
 498:../Dave/Generated/USBD/usbd.c ****           {
 499:../Dave/Generated/USBD/usbd.c ****             XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus", 0);
 500:../Dave/Generated/USBD/usbd.c ****           }          
 501:../Dave/Generated/USBD/usbd.c ****           break;
 1332              	 .loc 2 501 0
 1333 0236 2FE1     	 b .L61
 1334              	.L86:
 502:../Dave/Generated/USBD/usbd.c ****         }
 503:../Dave/Generated/USBD/usbd.c ****         if ((REQREC_INTERFACE == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 1335              	 .loc 2 503 0
 1336 0238 0B4B     	 ldr r3,.L108
 1337 023a 1B78     	 ldrb r3,[r3]
 1338 023c DBB2     	 uxtb r3,r3
 1339 023e 03F00303 	 and r3,r3,#3
 1340 0242 012B     	 cmp r3,#1
 1341 0244 18D1     	 bne .L87
 504:../Dave/Generated/USBD/usbd.c ****             ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
 1342              	 .loc 2 504 0 discriminator 1
 1343 0246 0A4B     	 ldr r3,.L108+8
 1344 0248 1B78     	 ldrb r3,[r3]
 1345 024a DBB2     	 uxtb r3,r3
 503:../Dave/Generated/USBD/usbd.c ****             ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState))
 1346              	 .loc 2 503 0 discriminator 1
 1347 024c 042B     	 cmp r3,#4
 1348 024e 13D1     	 bne .L87
 505:../Dave/Generated/USBD/usbd.c ****         {
 506:../Dave/Generated/USBD/usbd.c ****           status = 0U;
 1349              	 .loc 2 506 0
 1350 0250 0023     	 movs r3,#0
 1351 0252 3B60     	 str r3,[r7]
 507:../Dave/Generated/USBD/usbd.c ****           if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE))
 1352              	 .loc 2 507 0
 1353 0254 054B     	 ldr r3,.L108+4
 1354 0256 1B68     	 ldr r3,[r3]
 1355 0258 1B6B     	 ldr r3,[r3,#48]
 1356 025a 3A46     	 mov r2,r7
 1357 025c 0020     	 movs r0,#0
 1358 025e 1146     	 mov r1,r2
 1359 0260 0222     	 movs r2,#2
 1360 0262 9847     	 blx r3
 508:../Dave/Generated/USBD/usbd.c ****           {
 509:../Dave/Generated/USBD/usbd.c ****             XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_IN
 510:../Dave/Generated/USBD/usbd.c ****           }          
 511:../Dave/Generated/USBD/usbd.c ****           break;
 1361              	 .loc 2 511 0
 1362 0264 18E1     	 b .L61
 1363              	.L109:
 1364 0266 00BF     	 .align 2
 1365              	.L108:
 1366 0268 00000000 	 .word USB_ControlRequest
 1367 026c 00000000 	 .word device
 1368 0270 00000000 	 .word USB_DeviceState
 1369 0274 39010000 	 .word device+313
 1370              	.L87:
 512:../Dave/Generated/USBD/usbd.c ****         }
 513:../Dave/Generated/USBD/usbd.c **** 
 514:../Dave/Generated/USBD/usbd.c ****         if (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK))
 1371              	 .loc 2 514 0
 1372 0278 8C4B     	 ldr r3,.L110
 1373 027a 1B78     	 ldrb r3,[r3]
 1374 027c DBB2     	 uxtb r3,r3
 1375 027e 03F00303 	 and r3,r3,#3
 1376 0282 022B     	 cmp r3,#2
 1377 0284 30D1     	 bne .L88
 515:../Dave/Generated/USBD/usbd.c ****         {
 516:../Dave/Generated/USBD/usbd.c ****           index = (uint32_t)(USB_ControlRequest.wIndex & USBD_BYTE_MASK & ENDPOINT_EPNUM_MASK);
 1378              	 .loc 2 516 0
 1379 0286 894B     	 ldr r3,.L110
 1380 0288 9B88     	 ldrh r3,[r3,#4]
 1381 028a 9BB2     	 uxth r3,r3
 1382 028c 03F00F03 	 and r3,r3,#15
 1383 0290 7B61     	 str r3,[r7,#20]
 517:../Dave/Generated/USBD/usbd.c ****           if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_Control
 1384              	 .loc 2 517 0
 1385 0292 874B     	 ldr r3,.L110+4
 1386 0294 1B78     	 ldrb r3,[r3]
 1387 0296 DBB2     	 uxtb r3,r3
 1388 0298 042B     	 cmp r3,#4
 1389 029a 04D0     	 beq .L89
 1390              	 .loc 2 517 0 is_stmt 0 discriminator 2
 1391 029c 834B     	 ldr r3,.L110
 1392 029e 9B88     	 ldrh r3,[r3,#4]
 1393 02a0 9BB2     	 uxth r3,r3
 1394 02a2 002B     	 cmp r3,#0
 1395 02a4 20D1     	 bne .L88
 1396              	.L89:
 518:../Dave/Generated/USBD/usbd.c ****               (1U == device.Endpoints[index].IsConfigured))
 1397              	 .loc 2 518 0 is_stmt 1 discriminator 3
 1398 02a6 834A     	 ldr r2,.L110+8
 1399 02a8 7B69     	 ldr r3,[r7,#20]
 1400 02aa 2C21     	 movs r1,#44
 1401 02ac 01FB03F3 	 mul r3,r1,r3
 1402 02b0 1344     	 add r3,r3,r2
 1403 02b2 1B7A     	 ldrb r3,[r3,#8]
 1404 02b4 C3F30003 	 ubfx r3,r3,#0,#1
 1405 02b8 DBB2     	 uxtb r3,r3
 517:../Dave/Generated/USBD/usbd.c ****           if ((((uint8_t)DEVICE_STATE_Configured == USB_DeviceState) || ((uint16_t)0 == USB_Control
 1406              	 .loc 2 517 0 discriminator 3
 1407 02ba 012B     	 cmp r3,#1
 1408 02bc 14D1     	 bne .L88
 519:../Dave/Generated/USBD/usbd.c ****           {
 520:../Dave/Generated/USBD/usbd.c ****             status = (uint32_t)device.Endpoints[index].IsHalted;
 1409              	 .loc 2 520 0
 1410 02be 7D4A     	 ldr r2,.L110+8
 1411 02c0 7B69     	 ldr r3,[r7,#20]
 1412 02c2 2C21     	 movs r1,#44
 1413 02c4 01FB03F3 	 mul r3,r1,r3
 1414 02c8 1344     	 add r3,r3,r2
 1415 02ca 9B68     	 ldr r3,[r3,#8]
 1416 02cc 9B08     	 lsrs r3,r3,#2
 1417 02ce 03F00103 	 and r3,r3,#1
 1418 02d2 DBB2     	 uxtb r3,r3
 1419 02d4 3B60     	 str r3,[r7]
 521:../Dave/Generated/USBD/usbd.c ****             if (0U == (uint32_t)device.Driver->EndpointWrite(0U, (uint8_t*)&status, USBD_WORD_SIZE)
 1420              	 .loc 2 521 0
 1421 02d6 774B     	 ldr r3,.L110+8
 1422 02d8 1B68     	 ldr r3,[r3]
 1423 02da 1B6B     	 ldr r3,[r3,#48]
 1424 02dc 3A46     	 mov r2,r7
 1425 02de 0020     	 movs r0,#0
 1426 02e0 1146     	 mov r1,r2
 1427 02e2 0222     	 movs r2,#2
 1428 02e4 9847     	 blx r3
 522:../Dave/Generated/USBD/usbd.c ****             {
 523:../Dave/Generated/USBD/usbd.c ****               XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointWrite failed on REQ_GetStatus- REQREC_
 524:../Dave/Generated/USBD/usbd.c ****             }              
 525:../Dave/Generated/USBD/usbd.c ****             break;
 1429              	 .loc 2 525 0
 1430 02e6 D7E0     	 b .L61
 1431              	.L88:
 526:../Dave/Generated/USBD/usbd.c ****           }
 527:../Dave/Generated/USBD/usbd.c ****         }
 528:../Dave/Generated/USBD/usbd.c ****         /* default stall */
 529:../Dave/Generated/USBD/usbd.c ****         USBD_HandleEP0_Stall();
 1432              	 .loc 2 529 0
 1433 02e8 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 530:../Dave/Generated/USBD/usbd.c ****         break;
 1434              	 .loc 2 530 0
 1435 02ec D4E0     	 b .L61
 1436              	.L67:
 531:../Dave/Generated/USBD/usbd.c **** 
 532:../Dave/Generated/USBD/usbd.c ****       case REQ_SetAddress:
 533:../Dave/Generated/USBD/usbd.c ****         if (0U == value)
 1437              	 .loc 2 533 0
 1438 02ee BB69     	 ldr r3,[r7,#24]
 1439 02f0 002B     	 cmp r3,#0
 1440 02f2 03D1     	 bne .L90
 534:../Dave/Generated/USBD/usbd.c ****         {
 535:../Dave/Generated/USBD/usbd.c ****           USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 1441              	 .loc 2 535 0
 1442 02f4 6E4B     	 ldr r3,.L110+4
 1443 02f6 0222     	 movs r2,#2
 1444 02f8 1A70     	 strb r2,[r3]
 1445 02fa 02E0     	 b .L91
 1446              	.L90:
 536:../Dave/Generated/USBD/usbd.c ****         }
 537:../Dave/Generated/USBD/usbd.c ****         else
 538:../Dave/Generated/USBD/usbd.c ****         {
 539:../Dave/Generated/USBD/usbd.c ****           USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 1447              	 .loc 2 539 0
 1448 02fc 6C4B     	 ldr r3,.L110+4
 1449 02fe 0322     	 movs r2,#3
 1450 0300 1A70     	 strb r2,[r3]
 1451              	.L91:
 540:../Dave/Generated/USBD/usbd.c ****         }
 541:../Dave/Generated/USBD/usbd.c ****         if (USBD_STATUS_SUCCESS == (USBD_STATUS_t)device.Driver->DeviceSetAddress((uint8_t)value,
 1452              	 .loc 2 541 0
 1453 0302 6C4B     	 ldr r3,.L110+8
 1454 0304 1B68     	 ldr r3,[r3]
 1455 0306 9B69     	 ldr r3,[r3,#24]
 1456 0308 BA69     	 ldr r2,[r7,#24]
 1457 030a D2B2     	 uxtb r2,r2
 1458 030c 1046     	 mov r0,r2
 1459 030e 0021     	 movs r1,#0
 1460 0310 9847     	 blx r3
 1461 0312 0346     	 mov r3,r0
 1462 0314 002B     	 cmp r3,#0
 1463 0316 0BD1     	 bne .L92
 542:../Dave/Generated/USBD/usbd.c ****                                    XMC_USBD_SET_ADDRESS_STAGE_SETUP))
 543:../Dave/Generated/USBD/usbd.c ****         {
 544:../Dave/Generated/USBD/usbd.c ****           if (NULL != device.events->set_address)
 1464              	 .loc 2 544 0
 1465 0318 664B     	 ldr r3,.L110+8
 1466 031a D3F84031 	 ldr r3,[r3,#320]
 1467 031e 1B69     	 ldr r3,[r3,#16]
 1468 0320 002B     	 cmp r3,#0
 1469 0322 05D0     	 beq .L92
 545:../Dave/Generated/USBD/usbd.c ****           {
 546:../Dave/Generated/USBD/usbd.c ****             device.events->set_address();
 1470              	 .loc 2 546 0
 1471 0324 634B     	 ldr r3,.L110+8
 1472 0326 D3F84031 	 ldr r3,[r3,#320]
 1473 032a 1B69     	 ldr r3,[r3,#16]
 1474 032c 9847     	 blx r3
 547:../Dave/Generated/USBD/usbd.c ****           }
 548:../Dave/Generated/USBD/usbd.c ****         }
 549:../Dave/Generated/USBD/usbd.c ****         break;
 1475              	 .loc 2 549 0
 1476 032e B3E0     	 b .L61
 1477              	.L92:
 1478 0330 B2E0     	 b .L61
 1479              	.L71:
 550:../Dave/Generated/USBD/usbd.c **** 
 551:../Dave/Generated/USBD/usbd.c ****       case REQ_SetConfiguration:
 552:../Dave/Generated/USBD/usbd.c ****         /* Regardless the state update the configuration to unconfigure
 553:../Dave/Generated/USBD/usbd.c ****          * endpoints */
 554:../Dave/Generated/USBD/usbd.c ****         device.configuration = (uint8_t)value;
 1480              	 .loc 2 554 0
 1481 0332 BB69     	 ldr r3,[r7,#24]
 1482 0334 DAB2     	 uxtb r2,r3
 1483 0336 5F4B     	 ldr r3,.L110+8
 1484 0338 83F83921 	 strb r2,[r3,#313]
 555:../Dave/Generated/USBD/usbd.c ****         if (NULL != device.events->config_changed)
 1485              	 .loc 2 555 0
 1486 033c 5D4B     	 ldr r3,.L110+8
 1487 033e D3F84031 	 ldr r3,[r3,#320]
 1488 0342 9B68     	 ldr r3,[r3,#8]
 1489 0344 002B     	 cmp r3,#0
 1490 0346 04D0     	 beq .L93
 556:../Dave/Generated/USBD/usbd.c ****         {
 557:../Dave/Generated/USBD/usbd.c ****           device.events->config_changed();
 1491              	 .loc 2 557 0
 1492 0348 5A4B     	 ldr r3,.L110+8
 1493 034a D3F84031 	 ldr r3,[r3,#320]
 1494 034e 9B68     	 ldr r3,[r3,#8]
 1495 0350 9847     	 blx r3
 1496              	.L93:
 558:../Dave/Generated/USBD/usbd.c ****         }
 559:../Dave/Generated/USBD/usbd.c **** 
 560:../Dave/Generated/USBD/usbd.c ****         /* when config 0 is choosen, we are back in address state */
 561:../Dave/Generated/USBD/usbd.c ****         if (0U == value)
 1497              	 .loc 2 561 0
 1498 0352 BB69     	 ldr r3,[r7,#24]
 1499 0354 002B     	 cmp r3,#0
 1500 0356 03D1     	 bne .L94
 562:../Dave/Generated/USBD/usbd.c ****         {
 563:../Dave/Generated/USBD/usbd.c ****           USB_DeviceState = (uint8_t)DEVICE_STATE_Addressed;
 1501              	 .loc 2 563 0
 1502 0358 554B     	 ldr r3,.L110+4
 1503 035a 0322     	 movs r2,#3
 1504 035c 1A70     	 strb r2,[r3]
 564:../Dave/Generated/USBD/usbd.c ****           break;
 1505              	 .loc 2 564 0
 1506 035e 9BE0     	 b .L61
 1507              	.L94:
 565:../Dave/Generated/USBD/usbd.c ****         }
 566:../Dave/Generated/USBD/usbd.c ****         /* go ahead only with vailid config. (must be set in event) */
 567:../Dave/Generated/USBD/usbd.c ****         if (1U == device.IsConfigured)
 1508              	 .loc 2 567 0
 1509 0360 544B     	 ldr r3,.L110+8
 1510 0362 93F83E31 	 ldrb r3,[r3,#318]
 1511 0366 03F00103 	 and r3,r3,#1
 1512 036a DBB2     	 uxtb r3,r3
 1513 036c 002B     	 cmp r3,#0
 1514 036e 03D0     	 beq .L95
 568:../Dave/Generated/USBD/usbd.c ****         {
 569:../Dave/Generated/USBD/usbd.c ****           USB_DeviceState = (uint8_t)DEVICE_STATE_Configured;
 1515              	 .loc 2 569 0
 1516 0370 4F4B     	 ldr r3,.L110+4
 1517 0372 0422     	 movs r2,#4
 1518 0374 1A70     	 strb r2,[r3]
 570:../Dave/Generated/USBD/usbd.c ****         }
 571:../Dave/Generated/USBD/usbd.c ****         else
 572:../Dave/Generated/USBD/usbd.c ****         {
 573:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_Stall();
 574:../Dave/Generated/USBD/usbd.c ****         }
 575:../Dave/Generated/USBD/usbd.c ****         break;
 1519              	 .loc 2 575 0
 1520 0376 8FE0     	 b .L61
 1521              	.L95:
 573:../Dave/Generated/USBD/usbd.c ****         }
 1522              	 .loc 2 573 0
 1523 0378 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 1524              	 .loc 2 575 0
 1525 037c 8CE0     	 b .L61
 1526              	.L69:
 576:../Dave/Generated/USBD/usbd.c **** 
 577:../Dave/Generated/USBD/usbd.c ****       case REQ_SetDescriptor:
 578:../Dave/Generated/USBD/usbd.c ****         /* Set Descriptor not supported, so stall */
 579:../Dave/Generated/USBD/usbd.c ****         USBD_HandleEP0_Stall();
 1527              	 .loc 2 579 0
 1528 037e FFF7FEFF 	 bl USBD_HandleEP0_Stall
 580:../Dave/Generated/USBD/usbd.c ****         break;
 1529              	 .loc 2 580 0
 1530 0382 89E0     	 b .L61
 1531              	.L73:
 581:../Dave/Generated/USBD/usbd.c **** 
 582:../Dave/Generated/USBD/usbd.c ****       case REQ_SetInterface:
 583:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 1532              	 .loc 2 583 0
 1533 0384 4A4B     	 ldr r3,.L110+4
 1534 0386 1B78     	 ldrb r3,[r3]
 1535 0388 DBB2     	 uxtb r3,r3
 1536 038a 042B     	 cmp r3,#4
 1537 038c 11D1     	 bne .L97
 584:../Dave/Generated/USBD/usbd.c ****         {
 585:../Dave/Generated/USBD/usbd.c ****           tmp_value = (uint32_t)USB_ControlRequest.wValue;
 1538              	 .loc 2 585 0
 1539 038e 474B     	 ldr r3,.L110
 1540 0390 5B88     	 ldrh r3,[r3,#2]
 1541 0392 9BB2     	 uxth r3,r3
 1542 0394 3B61     	 str r3,[r7,#16]
 586:../Dave/Generated/USBD/usbd.c ****           tmp_index = (uint32_t)USB_ControlRequest.wIndex;
 1543              	 .loc 2 586 0
 1544 0396 454B     	 ldr r3,.L110
 1545 0398 9B88     	 ldrh r3,[r3,#4]
 1546 039a 9BB2     	 uxth r3,r3
 1547 039c FB60     	 str r3,[r7,#12]
 587:../Dave/Generated/USBD/usbd.c ****           device.interface_settings[tmp_index] =	(uint8_t)tmp_value;
 1548              	 .loc 2 587 0
 1549 039e 3B69     	 ldr r3,[r7,#16]
 1550 03a0 D9B2     	 uxtb r1,r3
 1551 03a2 444A     	 ldr r2,.L110+8
 1552 03a4 FB68     	 ldr r3,[r7,#12]
 1553 03a6 1344     	 add r3,r3,r2
 1554 03a8 03F59C73 	 add r3,r3,#312
 1555 03ac 0A46     	 mov r2,r1
 1556 03ae 1A70     	 strb r2,[r3]
 588:../Dave/Generated/USBD/usbd.c ****           break;
 1557              	 .loc 2 588 0
 1558 03b0 72E0     	 b .L61
 1559              	.L97:
 589:../Dave/Generated/USBD/usbd.c ****         }
 590:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 1560              	 .loc 2 590 0
 1561 03b2 3F4B     	 ldr r3,.L110+4
 1562 03b4 1B78     	 ldrb r3,[r3]
 1563 03b6 DBB2     	 uxtb r3,r3
 1564 03b8 032B     	 cmp r3,#3
 1565 03ba 02D1     	 bne .L98
 591:../Dave/Generated/USBD/usbd.c ****         {
 592:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_Stall();
 1566              	 .loc 2 592 0
 1567 03bc FFF7FEFF 	 bl USBD_HandleEP0_Stall
 593:../Dave/Generated/USBD/usbd.c ****           break;
 1568              	 .loc 2 593 0
 1569 03c0 6AE0     	 b .L61
 1570              	.L98:
 594:../Dave/Generated/USBD/usbd.c ****         }
 595:../Dave/Generated/USBD/usbd.c ****         break;
 1571              	 .loc 2 595 0
 1572 03c2 69E0     	 b .L61
 1573              	.L66:
 596:../Dave/Generated/USBD/usbd.c **** 
 597:../Dave/Generated/USBD/usbd.c ****       case REQ_SetFeature:
 598:../Dave/Generated/USBD/usbd.c ****         /* we do not support test mode */
 599:../Dave/Generated/USBD/usbd.c ****         if ((uint32_t)FEATURE_SEL_TestMode == value)
 1574              	 .loc 2 599 0
 1575 03c4 BB69     	 ldr r3,[r7,#24]
 1576 03c6 022B     	 cmp r3,#2
 1577 03c8 02D1     	 bne .L99
 600:../Dave/Generated/USBD/usbd.c ****         {
 601:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_Stall();
 1578              	 .loc 2 601 0
 1579 03ca FFF7FEFF 	 bl USBD_HandleEP0_Stall
 602:../Dave/Generated/USBD/usbd.c ****           break;
 1580              	 .loc 2 602 0
 1581 03ce 63E0     	 b .L61
 1582              	.L99:
 603:../Dave/Generated/USBD/usbd.c ****         }
 604:../Dave/Generated/USBD/usbd.c ****         /* configured state */
 605:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)DEVICE_STATE_Configured == USB_DeviceState)
 1583              	 .loc 2 605 0
 1584 03d0 374B     	 ldr r3,.L110+4
 1585 03d2 1B78     	 ldrb r3,[r3]
 1586 03d4 DBB2     	 uxtb r3,r3
 1587 03d6 042B     	 cmp r3,#4
 1588 03d8 38D1     	 bne .L100
 606:../Dave/Generated/USBD/usbd.c ****         {
 607:../Dave/Generated/USBD/usbd.c ****           switch (value)
 1589              	 .loc 2 607 0
 1590 03da BB69     	 ldr r3,[r7,#24]
 1591 03dc 002B     	 cmp r3,#0
 1592 03de 0AD0     	 beq .L102
 1593 03e0 012B     	 cmp r3,#1
 1594 03e2 00D0     	 beq .L103
 608:../Dave/Generated/USBD/usbd.c ****           {
 609:../Dave/Generated/USBD/usbd.c ****             case FEATURE_SEL_DeviceRemoteWakeup:
 610:../Dave/Generated/USBD/usbd.c ****               device.remote_wakeup = 1U;
 611:../Dave/Generated/USBD/usbd.c ****               break;
 612:../Dave/Generated/USBD/usbd.c ****             case FEATURE_SEL_EndpointHalt:
 613:../Dave/Generated/USBD/usbd.c ****               index = ((uint32_t)USB_ControlRequest.wIndex & (uint32_t)USBD_BYTE_MASK & 
 614:../Dave/Generated/USBD/usbd.c ****                       (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK);
 615:../Dave/Generated/USBD/usbd.c ****               if (0U == device.Endpoints[index].IsConfigured)
 616:../Dave/Generated/USBD/usbd.c ****               {
 617:../Dave/Generated/USBD/usbd.c ****                 USBD_HandleEP0_Stall();
 618:../Dave/Generated/USBD/usbd.c ****               }
 619:../Dave/Generated/USBD/usbd.c ****               else
 620:../Dave/Generated/USBD/usbd.c ****               {
 621:../Dave/Generated/USBD/usbd.c ****                 device.Endpoints[index].IsHalted = 1U;
 622:../Dave/Generated/USBD/usbd.c ****                 if (USBD_STATUS_SUCCESS != 
 623:../Dave/Generated/USBD/usbd.c ****                                   (USBD_STATUS_t)device.Driver->EndpointStall((uint8_t)USB_ControlR
 624:../Dave/Generated/USBD/usbd.c ****                 {
 625:../Dave/Generated/USBD/usbd.c ****                   XMC_ASSERT("USBD_Handle_DeviceRequest: EndpointStall failed- FEATURE_SEL_Endpoint
 626:../Dave/Generated/USBD/usbd.c ****                 }                
 627:../Dave/Generated/USBD/usbd.c ****               }
 628:../Dave/Generated/USBD/usbd.c ****               break;
 629:../Dave/Generated/USBD/usbd.c ****             default:
 630:../Dave/Generated/USBD/usbd.c ****               break;
 1595              	 .loc 2 630 0
 1596 03e4 31E0     	 b .L104
 1597              	.L103:
 610:../Dave/Generated/USBD/usbd.c ****               break;
 1598              	 .loc 2 610 0
 1599 03e6 334A     	 ldr r2,.L110+8
 1600 03e8 92F83E31 	 ldrb r3,[r2,#318]
 1601 03ec 43F00403 	 orr r3,r3,#4
 1602 03f0 82F83E31 	 strb r3,[r2,#318]
 611:../Dave/Generated/USBD/usbd.c ****             case FEATURE_SEL_EndpointHalt:
 1603              	 .loc 2 611 0
 1604 03f4 29E0     	 b .L104
 1605              	.L102:
 613:../Dave/Generated/USBD/usbd.c ****                       (uint32_t)XMC_USBD_ENDPOINT_NUMBER_MASK);
 1606              	 .loc 2 613 0
 1607 03f6 2D4B     	 ldr r3,.L110
 1608 03f8 9B88     	 ldrh r3,[r3,#4]
 1609 03fa 9BB2     	 uxth r3,r3
 1610 03fc 03F00F03 	 and r3,r3,#15
 1611 0400 7B61     	 str r3,[r7,#20]
 615:../Dave/Generated/USBD/usbd.c ****               {
 1612              	 .loc 2 615 0
 1613 0402 2C4A     	 ldr r2,.L110+8
 1614 0404 7B69     	 ldr r3,[r7,#20]
 1615 0406 2C21     	 movs r1,#44
 1616 0408 01FB03F3 	 mul r3,r1,r3
 1617 040c 1344     	 add r3,r3,r2
 1618 040e 1B7A     	 ldrb r3,[r3,#8]
 1619 0410 C3F30003 	 ubfx r3,r3,#0,#1
 1620 0414 DBB2     	 uxtb r3,r3
 1621 0416 002B     	 cmp r3,#0
 1622 0418 02D1     	 bne .L105
 617:../Dave/Generated/USBD/usbd.c ****               }
 1623              	 .loc 2 617 0
 1624 041a FFF7FEFF 	 bl USBD_HandleEP0_Stall
 1625 041e 13E0     	 b .L106
 1626              	.L105:
 621:../Dave/Generated/USBD/usbd.c ****                 if (USBD_STATUS_SUCCESS != 
 1627              	 .loc 2 621 0
 1628 0420 244A     	 ldr r2,.L110+8
 1629 0422 7B69     	 ldr r3,[r7,#20]
 1630 0424 2C21     	 movs r1,#44
 1631 0426 01FB03F3 	 mul r3,r1,r3
 1632 042a 1A44     	 add r2,r2,r3
 1633 042c 1389     	 ldrh r3,[r2,#8]
 1634 042e 43F00403 	 orr r3,r3,#4
 1635 0432 1381     	 strh r3,[r2,#8]
 623:../Dave/Generated/USBD/usbd.c ****                 {
 1636              	 .loc 2 623 0
 1637 0434 1F4B     	 ldr r3,.L110+8
 1638 0436 1B68     	 ldr r3,[r3]
 1639 0438 5B6A     	 ldr r3,[r3,#36]
 1640 043a 1C4A     	 ldr r2,.L110
 1641 043c 9288     	 ldrh r2,[r2,#4]
 1642 043e 92B2     	 uxth r2,r2
 1643 0440 D2B2     	 uxtb r2,r2
 1644 0442 1046     	 mov r0,r2
 1645 0444 0121     	 movs r1,#1
 1646 0446 9847     	 blx r3
 1647              	.L106:
 628:../Dave/Generated/USBD/usbd.c ****             default:
 1648              	 .loc 2 628 0
 1649 0448 00BF     	 nop
 1650              	.L104:
 631:../Dave/Generated/USBD/usbd.c ****           }
 632:../Dave/Generated/USBD/usbd.c ****           break;
 1651              	 .loc 2 632 0 discriminator 2
 1652 044a 25E0     	 b .L61
 1653              	.L100:
 633:../Dave/Generated/USBD/usbd.c ****         }
 634:../Dave/Generated/USBD/usbd.c ****         /* when addressed, only ep0 can be halted */
 635:../Dave/Generated/USBD/usbd.c ****         if ((uint8_t)DEVICE_STATE_Addressed == USB_DeviceState)
 1654              	 .loc 2 635 0
 1655 044c 184B     	 ldr r3,.L110+4
 1656 044e 1B78     	 ldrb r3,[r3]
 1657 0450 DBB2     	 uxtb r3,r3
 1658 0452 032B     	 cmp r3,#3
 1659 0454 17D1     	 bne .L107
 636:../Dave/Generated/USBD/usbd.c ****         {
 637:../Dave/Generated/USBD/usbd.c ****           if (((uint32_t)FEATURE_SEL_EndpointHalt == value) &&
 1660              	 .loc 2 637 0
 1661 0456 BB69     	 ldr r3,[r7,#24]
 1662 0458 002B     	 cmp r3,#0
 1663 045a 14D1     	 bne .L107
 638:../Dave/Generated/USBD/usbd.c ****               (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)
 1664              	 .loc 2 638 0 discriminator 1
 1665 045c 134B     	 ldr r3,.L110
 1666 045e 1B78     	 ldrb r3,[r3]
 1667 0460 DBB2     	 uxtb r3,r3
 1668 0462 03F00303 	 and r3,r3,#3
 637:../Dave/Generated/USBD/usbd.c ****               (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)
 1669              	 .loc 2 637 0 discriminator 1
 1670 0466 022B     	 cmp r3,#2
 1671 0468 0DD1     	 bne .L107
 639:../Dave/Generated/USBD/usbd.c ****               ((uint16_t)0 == ((uint16_t)USB_ControlRequest.wIndex & (uint16_t)USBD_BYTE_MASK)))
 1672              	 .loc 2 639 0
 1673 046a 104B     	 ldr r3,.L110
 1674 046c 9B88     	 ldrh r3,[r3,#4]
 1675 046e 9BB2     	 uxth r3,r3
 1676 0470 DBB2     	 uxtb r3,r3
 638:../Dave/Generated/USBD/usbd.c ****               (REQREC_ENDPOINT == ((uint32_t)USB_ControlRequest.bmRequestType & REQ_RECIPIENT_MASK)
 1677              	 .loc 2 638 0
 1678 0472 002B     	 cmp r3,#0
 1679 0474 07D1     	 bne .L107
 640:../Dave/Generated/USBD/usbd.c ****           {
 641:../Dave/Generated/USBD/usbd.c ****             device.Endpoints[0].IsHalted = 1U;
 1680              	 .loc 2 641 0
 1681 0476 0F4A     	 ldr r2,.L110+8
 1682 0478 1389     	 ldrh r3,[r2,#8]
 1683 047a 43F00403 	 orr r3,r3,#4
 1684 047e 1381     	 strh r3,[r2,#8]
 642:../Dave/Generated/USBD/usbd.c ****             USBD_HandleEP0_Stall();
 1685              	 .loc 2 642 0
 1686 0480 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 643:../Dave/Generated/USBD/usbd.c ****             break;
 1687              	 .loc 2 643 0
 1688 0484 08E0     	 b .L61
 1689              	.L107:
 644:../Dave/Generated/USBD/usbd.c ****           }
 645:../Dave/Generated/USBD/usbd.c ****         }
 646:../Dave/Generated/USBD/usbd.c ****         /* default behaviour is stall */
 647:../Dave/Generated/USBD/usbd.c ****         USBD_HandleEP0_Stall();
 1690              	 .loc 2 647 0
 1691 0486 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 648:../Dave/Generated/USBD/usbd.c ****         break;
 1692              	 .loc 2 648 0
 1693 048a 05E0     	 b .L61
 1694              	.L74:
 649:../Dave/Generated/USBD/usbd.c **** 
 650:../Dave/Generated/USBD/usbd.c ****       case REQ_SynchFrame:
 651:../Dave/Generated/USBD/usbd.c ****         /* Not yet supported */
 652:../Dave/Generated/USBD/usbd.c ****         USBD_HandleEP0_Stall();
 1695              	 .loc 2 652 0
 1696 048c FFF7FEFF 	 bl USBD_HandleEP0_Stall
 653:../Dave/Generated/USBD/usbd.c ****         break;
 1697              	 .loc 2 653 0
 1698 0490 02E0     	 b .L61
 1699              	.L62:
 654:../Dave/Generated/USBD/usbd.c **** 
 655:../Dave/Generated/USBD/usbd.c ****       default:
 656:../Dave/Generated/USBD/usbd.c ****         USBD_HandleEP0_Stall();
 1700              	 .loc 2 656 0
 1701 0492 FFF7FEFF 	 bl USBD_HandleEP0_Stall
 657:../Dave/Generated/USBD/usbd.c ****         break;
 1702              	 .loc 2 657 0
 1703 0496 00BF     	 nop
 1704              	.L61:
 658:../Dave/Generated/USBD/usbd.c ****     }
 659:../Dave/Generated/USBD/usbd.c ****   }
 660:../Dave/Generated/USBD/usbd.c ****   device.IsSetupRecieved = 0U;
 1705              	 .loc 2 660 0
 1706 0498 064B     	 ldr r3,.L110+8
 1707 049a 93F83E21 	 ldrb r2,[r3,#318]
 1708 049e 22F00202 	 bic r2,r2,#2
 1709 04a2 83F83E21 	 strb r2,[r3,#318]
 661:../Dave/Generated/USBD/usbd.c **** }
 1710              	 .loc 2 661 0
 1711 04a6 2037     	 adds r7,r7,#32
 1712              	.LCFI68:
 1713              	 .cfi_def_cfa_offset 8
 1714 04a8 BD46     	 mov sp,r7
 1715              	.LCFI69:
 1716              	 .cfi_def_cfa_register 13
 1717              	 
 1718 04aa 80BD     	 pop {r7,pc}
 1719              	.L111:
 1720              	 .align 2
 1721              	.L110:
 1722 04ac 00000000 	 .word USB_ControlRequest
 1723 04b0 00000000 	 .word USB_DeviceState
 1724 04b4 00000000 	 .word device
 1725              	 .cfi_endproc
 1726              	.LFE190:
 1728              	 .section .text.USBD_HandleEP0_IN,"ax",%progbits
 1729              	 .align 2
 1730              	 .thumb
 1731              	 .thumb_func
 1733              	USBD_HandleEP0_IN:
 1734              	.LFB191:
 662:../Dave/Generated/USBD/usbd.c **** 
 663:../Dave/Generated/USBD/usbd.c **** /**
 664:../Dave/Generated/USBD/usbd.c ****  * Handle complete IN transfer on EP0
 665:../Dave/Generated/USBD/usbd.c ****  *
 666:../Dave/Generated/USBD/usbd.c ****  * In USBD_EP0_STATE_IN_DATA state it starts a receive and switches to \ref USBD_EP0_STATE_OUT_STAT
 667:../Dave/Generated/USBD/usbd.c ****  * state.
 668:../Dave/Generated/USBD/usbd.c ****  * In USBD_EP0_STATE_IN_STATUS state it starts a new read of setup packets and switches
 669:../Dave/Generated/USBD/usbd.c ****  * to USBD_EP0_STATE_IDLE.
 670:../Dave/Generated/USBD/usbd.c ****  */
 671:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_IN()
 672:../Dave/Generated/USBD/usbd.c **** {
 1735              	 .loc 2 672 0
 1736              	 .cfi_startproc
 1737              	 
 1738              	 
 1739 0000 80B5     	 push {r7,lr}
 1740              	.LCFI70:
 1741              	 .cfi_def_cfa_offset 8
 1742              	 .cfi_offset 7,-8
 1743              	 .cfi_offset 14,-4
 1744 0002 00AF     	 add r7,sp,#0
 1745              	.LCFI71:
 1746              	 .cfi_def_cfa_register 7
 673:../Dave/Generated/USBD/usbd.c ****   if (USBD_EP0_STATE_IN_DATA == device.ep0_state)
 1747              	 .loc 2 673 0
 1748 0004 104B     	 ldr r3,.L115
 1749 0006 93F83B31 	 ldrb r3,[r3,#315]
 1750 000a 022B     	 cmp r3,#2
 1751 000c 0AD1     	 bne .L113
 674:../Dave/Generated/USBD/usbd.c ****   {
 675:../Dave/Generated/USBD/usbd.c ****     /* Read zero length out data packet */
 676:../Dave/Generated/USBD/usbd.c ****     device.Driver->EndpointReadStart((uint8_t)0,0U);
 1752              	 .loc 2 676 0
 1753 000e 0E4B     	 ldr r3,.L115
 1754 0010 1B68     	 ldr r3,[r3]
 1755 0012 9B6A     	 ldr r3,[r3,#40]
 1756 0014 0020     	 movs r0,#0
 1757 0016 0021     	 movs r1,#0
 1758 0018 9847     	 blx r3
 677:../Dave/Generated/USBD/usbd.c ****     device.ep0_state = USBD_EP0_STATE_OUT_STATUS;
 1759              	 .loc 2 677 0
 1760 001a 0B4B     	 ldr r3,.L115
 1761 001c 0522     	 movs r2,#5
 1762 001e 83F83B21 	 strb r2,[r3,#315]
 1763 0022 10E0     	 b .L112
 1764              	.L113:
 678:../Dave/Generated/USBD/usbd.c ****   }
 679:../Dave/Generated/USBD/usbd.c ****   else if (USBD_EP0_STATE_IN_STATUS == device.ep0_state)
 1765              	 .loc 2 679 0
 1766 0024 084B     	 ldr r3,.L115
 1767 0026 93F83B31 	 ldrb r3,[r3,#315]
 1768 002a 032B     	 cmp r3,#3
 1769 002c 0BD1     	 bne .L112
 680:../Dave/Generated/USBD/usbd.c ****   {
 681:../Dave/Generated/USBD/usbd.c ****     /* Request new setup packet */
 682:../Dave/Generated/USBD/usbd.c ****     device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP
 1770              	 .loc 2 682 0
 1771 002e 064B     	 ldr r3,.L115
 1772 0030 1B68     	 ldr r3,[r3]
 1773 0032 9B6A     	 ldr r3,[r3,#40]
 1774 0034 044A     	 ldr r2,.L115
 1775 0036 1279     	 ldrb r2,[r2,#4]
 1776 0038 1046     	 mov r0,r2
 1777 003a 1821     	 movs r1,#24
 1778 003c 9847     	 blx r3
 683:../Dave/Generated/USBD/usbd.c ****     device.ep0_state = USBD_EP0_STATE_IDLE;
 1779              	 .loc 2 683 0
 1780 003e 024B     	 ldr r3,.L115
 1781 0040 0122     	 movs r2,#1
 1782 0042 83F83B21 	 strb r2,[r3,#315]
 1783              	.L112:
 684:../Dave/Generated/USBD/usbd.c ****   }
 685:../Dave/Generated/USBD/usbd.c ****   else
 686:../Dave/Generated/USBD/usbd.c ****   {
 687:../Dave/Generated/USBD/usbd.c ****     /*Assert*/
 688:../Dave/Generated/USBD/usbd.c ****     XMC_ASSERT("USBD_HandleEP0_IN: invalid ep0 state", 0);
 689:../Dave/Generated/USBD/usbd.c ****   }
 690:../Dave/Generated/USBD/usbd.c **** }
 1784              	 .loc 2 690 0
 1785 0046 80BD     	 pop {r7,pc}
 1786              	.L116:
 1787              	 .align 2
 1788              	.L115:
 1789 0048 00000000 	 .word device
 1790              	 .cfi_endproc
 1791              	.LFE191:
 1793              	 .section .text.USBD_HandleEP0_OUT,"ax",%progbits
 1794              	 .align 2
 1795              	 .thumb
 1796              	 .thumb_func
 1798              	USBD_HandleEP0_OUT:
 1799              	.LFB192:
 691:../Dave/Generated/USBD/usbd.c **** 
 692:../Dave/Generated/USBD/usbd.c **** 
 693:../Dave/Generated/USBD/usbd.c **** /**
 694:../Dave/Generated/USBD/usbd.c ****  * Handle complete OUT transfer on EP0.
 695:../Dave/Generated/USBD/usbd.c ****  *
 696:../Dave/Generated/USBD/usbd.c ****  * Handles the OUT packet based on the state of endpoint 0. Starts a new read
 697:../Dave/Generated/USBD/usbd.c ****  * for new SETUP packets, when in \ref USBD_EP0_STATE_OUT_STATUS. When endpoint 0 is in
 698:../Dave/Generated/USBD/usbd.c ****  * USBD_EP0_STATE_OUT_DATA state, it handles the received data and starts a write
 699:../Dave/Generated/USBD/usbd.c ****  * transaction for \ref USBD_EP0_STATE_IN_STATUS.
 700:../Dave/Generated/USBD/usbd.c ****  */
 701:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_OUT()
 702:../Dave/Generated/USBD/usbd.c **** {
 1800              	 .loc 2 702 0
 1801              	 .cfi_startproc
 1802              	 
 1803              	 
 1804 0000 80B5     	 push {r7,lr}
 1805              	.LCFI72:
 1806              	 .cfi_def_cfa_offset 8
 1807              	 .cfi_offset 7,-8
 1808              	 .cfi_offset 14,-4
 1809 0002 00AF     	 add r7,sp,#0
 1810              	.LCFI73:
 1811              	 .cfi_def_cfa_register 7
 703:../Dave/Generated/USBD/usbd.c ****   if (USBD_EP0_STATE_OUT_DATA == device.ep0_state)
 1812              	 .loc 2 703 0
 1813 0004 124B     	 ldr r3,.L120
 1814 0006 93F83B31 	 ldrb r3,[r3,#315]
 1815 000a 042B     	 cmp r3,#4
 1816 000c 0DD1     	 bne .L118
 704:../Dave/Generated/USBD/usbd.c ****   {
 705:../Dave/Generated/USBD/usbd.c ****     /* Now we have the data for handling the request */
 706:../Dave/Generated/USBD/usbd.c ****     USBD_Handle_DeviceRequest();
 1817              	 .loc 2 706 0
 1818 000e FFF7FEFF 	 bl USBD_Handle_DeviceRequest
 707:../Dave/Generated/USBD/usbd.c ****     /* Zero length packet for status stage */
 708:../Dave/Generated/USBD/usbd.c ****     device.Driver->EndpointWrite((uint8_t)0,(uint8_t*)0,(uint32_t)0);
 1819              	 .loc 2 708 0
 1820 0012 0F4B     	 ldr r3,.L120
 1821 0014 1B68     	 ldr r3,[r3]
 1822 0016 1B6B     	 ldr r3,[r3,#48]
 1823 0018 0020     	 movs r0,#0
 1824 001a 0021     	 movs r1,#0
 1825 001c 0022     	 movs r2,#0
 1826 001e 9847     	 blx r3
 709:../Dave/Generated/USBD/usbd.c ****     device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 1827              	 .loc 2 709 0
 1828 0020 0B4B     	 ldr r3,.L120
 1829 0022 0322     	 movs r2,#3
 1830 0024 83F83B21 	 strb r2,[r3,#315]
 1831 0028 10E0     	 b .L117
 1832              	.L118:
 710:../Dave/Generated/USBD/usbd.c ****   }
 711:../Dave/Generated/USBD/usbd.c ****   else if (USBD_EP0_STATE_OUT_STATUS == device.ep0_state)
 1833              	 .loc 2 711 0
 1834 002a 094B     	 ldr r3,.L120
 1835 002c 93F83B31 	 ldrb r3,[r3,#315]
 1836 0030 052B     	 cmp r3,#5
 1837 0032 0BD1     	 bne .L117
 712:../Dave/Generated/USBD/usbd.c ****   {
 713:../Dave/Generated/USBD/usbd.c ****     /* Request new setup packet */
 714:../Dave/Generated/USBD/usbd.c ****     device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SETUP
 1838              	 .loc 2 714 0
 1839 0034 064B     	 ldr r3,.L120
 1840 0036 1B68     	 ldr r3,[r3]
 1841 0038 9B6A     	 ldr r3,[r3,#40]
 1842 003a 054A     	 ldr r2,.L120
 1843 003c 1279     	 ldrb r2,[r2,#4]
 1844 003e 1046     	 mov r0,r2
 1845 0040 1821     	 movs r1,#24
 1846 0042 9847     	 blx r3
 715:../Dave/Generated/USBD/usbd.c ****     device.ep0_state = USBD_EP0_STATE_IDLE;
 1847              	 .loc 2 715 0
 1848 0044 024B     	 ldr r3,.L120
 1849 0046 0122     	 movs r2,#1
 1850 0048 83F83B21 	 strb r2,[r3,#315]
 1851              	.L117:
 716:../Dave/Generated/USBD/usbd.c ****   }
 717:../Dave/Generated/USBD/usbd.c ****   else
 718:../Dave/Generated/USBD/usbd.c ****   {
 719:../Dave/Generated/USBD/usbd.c ****     /*Assert*/
 720:../Dave/Generated/USBD/usbd.c ****     XMC_ASSERT("USBD_HandleEP0_OUT: invalid ep0 state", 0);
 721:../Dave/Generated/USBD/usbd.c ****   }
 722:../Dave/Generated/USBD/usbd.c **** }
 1852              	 .loc 2 722 0
 1853 004c 80BD     	 pop {r7,pc}
 1854              	.L121:
 1855 004e 00BF     	 .align 2
 1856              	.L120:
 1857 0050 00000000 	 .word device
 1858              	 .cfi_endproc
 1859              	.LFE192:
 1861              	 .section .text.USBD_HandleEP0_SETUP,"ax",%progbits
 1862              	 .align 2
 1863              	 .thumb
 1864              	 .thumb_func
 1866              	USBD_HandleEP0_SETUP:
 1867              	.LFB193:
 723:../Dave/Generated/USBD/usbd.c **** 
 724:../Dave/Generated/USBD/usbd.c **** /**
 725:../Dave/Generated/USBD/usbd.c ****  * Handle SETUP packet on EP0.
 726:../Dave/Generated/USBD/usbd.c ****  *
 727:../Dave/Generated/USBD/usbd.c ****  * Handles the setup packet and switches to correct state. If data is send from host to device it s
 728:../Dave/Generated/USBD/usbd.c ****  * into USBD_EP0_STATE_OUT_DATA state. When the host sends all data within the setup packet and whe
 729:../Dave/Generated/USBD/usbd.c ****  * equals zero, it starts processing the request and sends in status response including the switch 
 730:../Dave/Generated/USBD/usbd.c ****  * USBD_EP0_STATE_IN_STATUS. When the host expects data from the device, the function processes the
 731:../Dave/Generated/USBD/usbd.c ****  * request and switches to USBD_EP0_STATE_IN_DATA state.
 732:../Dave/Generated/USBD/usbd.c ****  */
 733:../Dave/Generated/USBD/usbd.c **** static void USBD_HandleEP0_SETUP()
 734:../Dave/Generated/USBD/usbd.c **** {
 1868              	 .loc 2 734 0
 1869              	 .cfi_startproc
 1870              	 
 1871              	 
 1872 0000 80B5     	 push {r7,lr}
 1873              	.LCFI74:
 1874              	 .cfi_def_cfa_offset 8
 1875              	 .cfi_offset 7,-8
 1876              	 .cfi_offset 14,-4
 1877 0002 82B0     	 sub sp,sp,#8
 1878              	.LCFI75:
 1879              	 .cfi_def_cfa_offset 16
 1880 0004 00AF     	 add r7,sp,#0
 1881              	.LCFI76:
 1882              	 .cfi_def_cfa_register 7
 735:../Dave/Generated/USBD/usbd.c ****   /* read setup packet from ep0 */
 736:../Dave/Generated/USBD/usbd.c ****   uint32_t ret_val;
 737:../Dave/Generated/USBD/usbd.c **** 
 738:../Dave/Generated/USBD/usbd.c ****   ret_val = (uint32_t)device.Driver->EndpointRead((uint8_t)0,(void*)&USB_ControlRequest,
 1883              	 .loc 2 738 0
 1884 0006 224B     	 ldr r3,.L127
 1885 0008 1B68     	 ldr r3,[r3]
 1886 000a DB6A     	 ldr r3,[r3,#44]
 1887 000c 0020     	 movs r0,#0
 1888 000e 2149     	 ldr r1,.L127+4
 1889 0010 0822     	 movs r2,#8
 1890 0012 9847     	 blx r3
 1891 0014 0346     	 mov r3,r0
 1892 0016 7B60     	 str r3,[r7,#4]
 739:../Dave/Generated/USBD/usbd.c ****             (uint32_t)USBD_EP0_SETUP_PKT_SIZE);
 740:../Dave/Generated/USBD/usbd.c ****   device.IsSetupRecieved = (uint8_t)true;
 1893              	 .loc 2 740 0
 1894 0018 1D4B     	 ldr r3,.L127
 1895 001a 93F83E21 	 ldrb r2,[r3,#318]
 1896 001e 42F00202 	 orr r2,r2,#2
 1897 0022 83F83E21 	 strb r2,[r3,#318]
 741:../Dave/Generated/USBD/usbd.c **** 
 742:../Dave/Generated/USBD/usbd.c ****   if ((uint32_t)USBD_EP0_SETUP_PKT_SIZE == ret_val)
 1898              	 .loc 2 742 0
 1899 0026 7B68     	 ldr r3,[r7,#4]
 1900 0028 082B     	 cmp r3,#8
 1901 002a 2DD1     	 bne .L122
 743:../Dave/Generated/USBD/usbd.c ****   {
 744:../Dave/Generated/USBD/usbd.c ****     /* if length is zero we have only a in_status phase */
 745:../Dave/Generated/USBD/usbd.c ****     if (0U == (uint32_t)USB_ControlRequest.wLength)
 1902              	 .loc 2 745 0
 1903 002c 194B     	 ldr r3,.L127+4
 1904 002e DB88     	 ldrh r3,[r3,#6]
 1905 0030 9BB2     	 uxth r3,r3
 1906 0032 002B     	 cmp r3,#0
 1907 0034 0DD1     	 bne .L124
 746:../Dave/Generated/USBD/usbd.c ****     {
 747:../Dave/Generated/USBD/usbd.c ****       device.ep0_state = USBD_EP0_STATE_IN_STATUS;
 1908              	 .loc 2 747 0
 1909 0036 164B     	 ldr r3,.L127
 1910 0038 0322     	 movs r2,#3
 1911 003a 83F83B21 	 strb r2,[r3,#315]
 748:../Dave/Generated/USBD/usbd.c ****       USBD_Handle_DeviceRequest();
 1912              	 .loc 2 748 0
 1913 003e FFF7FEFF 	 bl USBD_Handle_DeviceRequest
 749:../Dave/Generated/USBD/usbd.c ****       device.Driver->EndpointWrite((uint8_t)0, (uint8_t*)0, (uint32_t)0);
 1914              	 .loc 2 749 0
 1915 0042 134B     	 ldr r3,.L127
 1916 0044 1B68     	 ldr r3,[r3]
 1917 0046 1B6B     	 ldr r3,[r3,#48]
 1918 0048 0020     	 movs r0,#0
 1919 004a 0021     	 movs r1,#0
 1920 004c 0022     	 movs r2,#0
 1921 004e 9847     	 blx r3
 1922 0050 1AE0     	 b .L122
 1923              	.L124:
 750:../Dave/Generated/USBD/usbd.c ****     }
 751:../Dave/Generated/USBD/usbd.c ****     else
 752:../Dave/Generated/USBD/usbd.c ****     {
 753:../Dave/Generated/USBD/usbd.c ****       if (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_DIRECTION)
 1924              	 .loc 2 753 0
 1925 0052 104B     	 ldr r3,.L127+4
 1926 0054 1B78     	 ldrb r3,[r3]
 1927 0056 DBB2     	 uxtb r3,r3
 1928 0058 DBB2     	 uxtb r3,r3
 1929 005a 5BB2     	 sxtb r3,r3
 1930 005c 002B     	 cmp r3,#0
 1931 005e 06DA     	 bge .L126
 754:../Dave/Generated/USBD/usbd.c ****       {
 755:../Dave/Generated/USBD/usbd.c ****         device.ep0_state = USBD_EP0_STATE_IN_DATA;
 1932              	 .loc 2 755 0
 1933 0060 0B4B     	 ldr r3,.L127
 1934 0062 0222     	 movs r2,#2
 1935 0064 83F83B21 	 strb r2,[r3,#315]
 756:../Dave/Generated/USBD/usbd.c ****         USBD_Handle_DeviceRequest();
 1936              	 .loc 2 756 0
 1937 0068 FFF7FEFF 	 bl USBD_Handle_DeviceRequest
 1938 006c 0CE0     	 b .L122
 1939              	.L126:
 757:../Dave/Generated/USBD/usbd.c ****       }
 758:../Dave/Generated/USBD/usbd.c ****       else
 759:../Dave/Generated/USBD/usbd.c ****       {
 760:../Dave/Generated/USBD/usbd.c ****         device.ep0_state = USBD_EP0_STATE_OUT_DATA;
 1940              	 .loc 2 760 0
 1941 006e 084B     	 ldr r3,.L127
 1942 0070 0422     	 movs r2,#4
 1943 0072 83F83B21 	 strb r2,[r3,#315]
 761:../Dave/Generated/USBD/usbd.c ****         /* Do not process request here, first read data */
 762:../Dave/Generated/USBD/usbd.c ****         device.Driver->EndpointReadStart((uint8_t)0, (uint32_t)USB_ControlRequest.wLength);
 1944              	 .loc 2 762 0
 1945 0076 064B     	 ldr r3,.L127
 1946 0078 1B68     	 ldr r3,[r3]
 1947 007a 9B6A     	 ldr r3,[r3,#40]
 1948 007c 054A     	 ldr r2,.L127+4
 1949 007e D288     	 ldrh r2,[r2,#6]
 1950 0080 92B2     	 uxth r2,r2
 1951 0082 0020     	 movs r0,#0
 1952 0084 1146     	 mov r1,r2
 1953 0086 9847     	 blx r3
 1954              	.L122:
 763:../Dave/Generated/USBD/usbd.c ****       }
 764:../Dave/Generated/USBD/usbd.c ****     }
 765:../Dave/Generated/USBD/usbd.c ****   }
 766:../Dave/Generated/USBD/usbd.c ****   else
 767:../Dave/Generated/USBD/usbd.c ****   {
 768:../Dave/Generated/USBD/usbd.c ****     /*Assert*/
 769:../Dave/Generated/USBD/usbd.c ****     XMC_ASSERT("USBD_HandleEP0_SETUP: read invalid setup packet size", 0);
 770:../Dave/Generated/USBD/usbd.c ****   }
 771:../Dave/Generated/USBD/usbd.c **** }
 1955              	 .loc 2 771 0
 1956 0088 0837     	 adds r7,r7,#8
 1957              	.LCFI77:
 1958              	 .cfi_def_cfa_offset 8
 1959 008a BD46     	 mov sp,r7
 1960              	.LCFI78:
 1961              	 .cfi_def_cfa_register 13
 1962              	 
 1963 008c 80BD     	 pop {r7,pc}
 1964              	.L128:
 1965 008e 00BF     	 .align 2
 1966              	.L127:
 1967 0090 00000000 	 .word device
 1968 0094 00000000 	 .word USB_ControlRequest
 1969              	 .cfi_endproc
 1970              	.LFE193:
 1972              	 .section .text.USBD_SignalDeviceEventHandler,"ax",%progbits
 1973              	 .align 2
 1974              	 .thumb
 1975              	 .thumb_func
 1977              	USBD_SignalDeviceEventHandler:
 1978              	.LFB194:
 772:../Dave/Generated/USBD/usbd.c **** 
 773:../Dave/Generated/USBD/usbd.c **** 
 774:../Dave/Generated/USBD/usbd.c **** 
 775:../Dave/Generated/USBD/usbd.c **** /**
 776:../Dave/Generated/USBD/usbd.c ****  * Device event handler for XMC USB Driver
 777:../Dave/Generated/USBD/usbd.c ****  *
 778:../Dave/Generated/USBD/usbd.c ****  * The device can have several events, by which it notifies the application about the occurance of 
 779:../Dave/Generated/USBD/usbd.c ****  * Not all events are available on all chip series. (Power Events are only supported on XMC4500)
 780:../Dave/Generated/USBD/usbd.c ****  *
 781:../Dave/Generated/USBD/usbd.c ****  */
 782:../Dave/Generated/USBD/usbd.c **** static void USBD_SignalDeviceEventHandler(XMC_USBD_EVENT_t event)
 783:../Dave/Generated/USBD/usbd.c **** {
 1979              	 .loc 2 783 0
 1980              	 .cfi_startproc
 1981              	 
 1982              	 
 1983 0000 80B5     	 push {r7,lr}
 1984              	.LCFI79:
 1985              	 .cfi_def_cfa_offset 8
 1986              	 .cfi_offset 7,-8
 1987              	 .cfi_offset 14,-4
 1988 0002 84B0     	 sub sp,sp,#16
 1989              	.LCFI80:
 1990              	 .cfi_def_cfa_offset 24
 1991 0004 00AF     	 add r7,sp,#0
 1992              	.LCFI81:
 1993              	 .cfi_def_cfa_register 7
 1994 0006 0346     	 mov r3,r0
 1995 0008 FB71     	 strb r3,[r7,#7]
 784:../Dave/Generated/USBD/usbd.c ****   uint32_t i;
 785:../Dave/Generated/USBD/usbd.c **** 
 786:../Dave/Generated/USBD/usbd.c ****   switch (event)
 1996              	 .loc 2 786 0
 1997 000a FB79     	 ldrb r3,[r7,#7]
 1998 000c 092B     	 cmp r3,#9
 1999 000e 00F21C81 	 bhi .L154
 2000 0012 01A2     	 adr r2,.L132
 2001 0014 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2002              	 .p2align 2
 2003              	.L132:
 2004 0018 F3010000 	 .word .L131+1
 2005 001c D3010000 	 .word .L133+1
 2006 0020 99010000 	 .word .L134+1
 2007 0024 B3010000 	 .word .L135+1
 2008 0028 41000000 	 .word .L136+1
 2009 002c 4B020000 	 .word .L154+1
 2010 0030 1F020000 	 .word .L137+1
 2011 0034 FB010000 	 .word .L138+1
 2012 0038 4B020000 	 .word .L154+1
 2013 003c 7F010000 	 .word .L140+1
 2014              	 .p2align 1
 2015              	.L136:
 787:../Dave/Generated/USBD/usbd.c ****   {
 788:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_RESET:
 789:../Dave/Generated/USBD/usbd.c ****       USB_DeviceState = (uint8_t)DEVICE_STATE_Default;
 2016              	 .loc 2 789 0
 2017 0040 844B     	 ldr r3,.L155
 2018 0042 0222     	 movs r2,#2
 2019 0044 1A70     	 strb r2,[r3]
 790:../Dave/Generated/USBD/usbd.c ****       device.ep0_state = USBD_EP0_STATE_IDLE;
 2020              	 .loc 2 790 0
 2021 0046 844B     	 ldr r3,.L155+4
 2022 0048 0122     	 movs r2,#1
 2023 004a 83F83B21 	 strb r2,[r3,#315]
 791:../Dave/Generated/USBD/usbd.c ****       device.remote_wakeup = (uint8_t)0;
 2024              	 .loc 2 791 0
 2025 004e 824A     	 ldr r2,.L155+4
 2026 0050 92F83E31 	 ldrb r3,[r2,#318]
 2027 0054 6FF38203 	 bfc r3,#2,#1
 2028 0058 82F83E31 	 strb r3,[r2,#318]
 792:../Dave/Generated/USBD/usbd.c ****       /* Reset endpoints and configuration */
 793:../Dave/Generated/USBD/usbd.c ****       for (i = ((uint32_t)XMC_USBD_NUM_EPS); i > 0U; i--)
 2029              	 .loc 2 793 0
 2030 005c 0723     	 movs r3,#7
 2031 005e FB60     	 str r3,[r7,#12]
 2032 0060 60E0     	 b .L141
 2033              	.L143:
 794:../Dave/Generated/USBD/usbd.c ****       {
 795:../Dave/Generated/USBD/usbd.c ****         device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].InInUse = (uint8_t)0;
 2034              	 .loc 2 795 0
 2035 0062 FB68     	 ldr r3,[r7,#12]
 2036 0064 C3F10703 	 rsb r3,r3,#7
 2037 0068 7B4A     	 ldr r2,.L155+4
 2038 006a 2C21     	 movs r1,#44
 2039 006c 01FB03F3 	 mul r3,r1,r3
 2040 0070 1A44     	 add r2,r2,r3
 2041 0072 1389     	 ldrh r3,[r2,#8]
 2042 0074 6FF30413 	 bfc r3,#4,#1
 2043 0078 1381     	 strh r3,[r2,#8]
 796:../Dave/Generated/USBD/usbd.c ****         device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].OutInUse = (uint8_t)0;
 2044              	 .loc 2 796 0
 2045 007a FB68     	 ldr r3,[r7,#12]
 2046 007c C3F10703 	 rsb r3,r3,#7
 2047 0080 754A     	 ldr r2,.L155+4
 2048 0082 2C21     	 movs r1,#44
 2049 0084 01FB03F3 	 mul r3,r1,r3
 2050 0088 1A44     	 add r2,r2,r3
 2051 008a 1389     	 ldrh r3,[r2,#8]
 2052 008c 6FF3C303 	 bfc r3,#3,#1
 2053 0090 1381     	 strh r3,[r2,#8]
 797:../Dave/Generated/USBD/usbd.c ****         device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsHalted = (uint8_t)0;
 2054              	 .loc 2 797 0
 2055 0092 FB68     	 ldr r3,[r7,#12]
 2056 0094 C3F10703 	 rsb r3,r3,#7
 2057 0098 6F4A     	 ldr r2,.L155+4
 2058 009a 2C21     	 movs r1,#44
 2059 009c 01FB03F3 	 mul r3,r1,r3
 2060 00a0 1A44     	 add r2,r2,r3
 2061 00a2 1389     	 ldrh r3,[r2,#8]
 2062 00a4 6FF38203 	 bfc r3,#2,#1
 2063 00a8 1381     	 strh r3,[r2,#8]
 798:../Dave/Generated/USBD/usbd.c ****         if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 2064              	 .loc 2 798 0
 2065 00aa FB68     	 ldr r3,[r7,#12]
 2066 00ac 072B     	 cmp r3,#7
 2067 00ae 36D0     	 beq .L142
 799:../Dave/Generated/USBD/usbd.c ****            (device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured))
 2068              	 .loc 2 799 0 discriminator 1
 2069 00b0 FB68     	 ldr r3,[r7,#12]
 2070 00b2 C3F10703 	 rsb r3,r3,#7
 2071 00b6 684A     	 ldr r2,.L155+4
 2072 00b8 2C21     	 movs r1,#44
 2073 00ba 01FB03F3 	 mul r3,r1,r3
 2074 00be 1344     	 add r3,r3,r2
 2075 00c0 1B7A     	 ldrb r3,[r3,#8]
 2076 00c2 C3F30003 	 ubfx r3,r3,#0,#1
 2077 00c6 DBB2     	 uxtb r3,r3
 798:../Dave/Generated/USBD/usbd.c ****         if ((((uint32_t)XMC_USBD_NUM_EPS - i) != 0U) && 
 2078              	 .loc 2 798 0 discriminator 1
 2079 00c8 002B     	 cmp r3,#0
 2080 00ca 28D0     	 beq .L142
 800:../Dave/Generated/USBD/usbd.c ****         {
 801:../Dave/Generated/USBD/usbd.c ****           if (USBD_STATUS_SUCCESS == 
 802:../Dave/Generated/USBD/usbd.c ****           (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 2081              	 .loc 2 802 0
 2082 00cc 624B     	 ldr r3,.L155+4
 2083 00ce 1B68     	 ldr r3,[r3]
 2084 00d0 1B6A     	 ldr r3,[r3,#32]
 803:../Dave/Generated/USBD/usbd.c ****           ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
 2085              	 .loc 2 803 0
 2086 00d2 FA68     	 ldr r2,[r7,#12]
 2087 00d4 C2F10702 	 rsb r2,r2,#7
 802:../Dave/Generated/USBD/usbd.c ****           ((uint8_t)device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].Address))
 2088              	 .loc 2 802 0
 2089 00d8 5F49     	 ldr r1,.L155+4
 2090 00da 2C20     	 movs r0,#44
 2091 00dc 00FB02F2 	 mul r2,r0,r2
 2092 00e0 0A44     	 add r2,r2,r1
 2093 00e2 1279     	 ldrb r2,[r2,#4]
 2094 00e4 1046     	 mov r0,r2
 2095 00e6 9847     	 blx r3
 2096 00e8 0346     	 mov r3,r0
 801:../Dave/Generated/USBD/usbd.c ****           (USBD_STATUS_t)device.Driver->EndpointUnconfigure
 2097              	 .loc 2 801 0
 2098 00ea 002B     	 cmp r3,#0
 2099 00ec 17D1     	 bne .L142
 804:../Dave/Generated/USBD/usbd.c ****           {
 805:../Dave/Generated/USBD/usbd.c ****             device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsConfigured = (uint8_t)0;
 2100              	 .loc 2 805 0
 2101 00ee FB68     	 ldr r3,[r7,#12]
 2102 00f0 C3F10703 	 rsb r3,r3,#7
 2103 00f4 584A     	 ldr r2,.L155+4
 2104 00f6 2C21     	 movs r1,#44
 2105 00f8 01FB03F3 	 mul r3,r1,r3
 2106 00fc 1A44     	 add r2,r2,r3
 2107 00fe 137A     	 ldrb r3,[r2,#8]
 2108 0100 6FF30003 	 bfc r3,#0,#1
 2109 0104 1372     	 strb r3,[r2,#8]
 806:../Dave/Generated/USBD/usbd.c ****             device.Endpoints[((uint32_t)XMC_USBD_NUM_EPS - i)].IsEnabled = (uint8_t)0;
 2110              	 .loc 2 806 0
 2111 0106 FB68     	 ldr r3,[r7,#12]
 2112 0108 C3F10703 	 rsb r3,r3,#7
 2113 010c 524A     	 ldr r2,.L155+4
 2114 010e 2C21     	 movs r1,#44
 2115 0110 01FB03F3 	 mul r3,r1,r3
 2116 0114 1A44     	 add r2,r2,r3
 2117 0116 1389     	 ldrh r3,[r2,#8]
 2118 0118 6FF34103 	 bfc r3,#1,#1
 2119 011c 1381     	 strh r3,[r2,#8]
 2120              	.L142:
 793:../Dave/Generated/USBD/usbd.c ****       {
 2121              	 .loc 2 793 0 discriminator 2
 2122 011e FB68     	 ldr r3,[r7,#12]
 2123 0120 013B     	 subs r3,r3,#1
 2124 0122 FB60     	 str r3,[r7,#12]
 2125              	.L141:
 793:../Dave/Generated/USBD/usbd.c ****       {
 2126              	 .loc 2 793 0 is_stmt 0 discriminator 1
 2127 0124 FB68     	 ldr r3,[r7,#12]
 2128 0126 002B     	 cmp r3,#0
 2129 0128 9BD1     	 bne .L143
 807:../Dave/Generated/USBD/usbd.c ****           }
 808:../Dave/Generated/USBD/usbd.c ****         }
 809:../Dave/Generated/USBD/usbd.c ****       }
 810:../Dave/Generated/USBD/usbd.c ****       device.configuration = (uint8_t)0;
 2130              	 .loc 2 810 0 is_stmt 1
 2131 012a 4B4B     	 ldr r3,.L155+4
 2132 012c 0022     	 movs r2,#0
 2133 012e 83F83921 	 strb r2,[r3,#313]
 811:../Dave/Generated/USBD/usbd.c ****       for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 2134              	 .loc 2 811 0
 2135 0132 0123     	 movs r3,#1
 2136 0134 FB60     	 str r3,[r7,#12]
 2137 0136 0AE0     	 b .L144
 2138              	.L145:
 812:../Dave/Generated/USBD/usbd.c ****       {
 813:../Dave/Generated/USBD/usbd.c ****         device.interface_settings[((uint32_t)NUM_INTERFACES - i)] = (uint8_t)0;
 2139              	 .loc 2 813 0 discriminator 3
 2140 0138 FB68     	 ldr r3,[r7,#12]
 2141 013a C3F10103 	 rsb r3,r3,#1
 2142 013e 464A     	 ldr r2,.L155+4
 2143 0140 1344     	 add r3,r3,r2
 2144 0142 0022     	 movs r2,#0
 2145 0144 83F83821 	 strb r2,[r3,#312]
 811:../Dave/Generated/USBD/usbd.c ****       for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 2146              	 .loc 2 811 0 discriminator 3
 2147 0148 FB68     	 ldr r3,[r7,#12]
 2148 014a 013B     	 subs r3,r3,#1
 2149 014c FB60     	 str r3,[r7,#12]
 2150              	.L144:
 811:../Dave/Generated/USBD/usbd.c ****       for (i = ((uint32_t)NUM_INTERFACES); i > 0U; i--)
 2151              	 .loc 2 811 0 is_stmt 0 discriminator 1
 2152 014e FB68     	 ldr r3,[r7,#12]
 2153 0150 002B     	 cmp r3,#0
 2154 0152 F1D1     	 bne .L145
 814:../Dave/Generated/USBD/usbd.c ****       }
 815:../Dave/Generated/USBD/usbd.c ****       device.Driver->EndpointReadStart((uint8_t)device.Endpoints[0].Address,(uint32_t)USBD_EP0_3SET
 2155              	 .loc 2 815 0 is_stmt 1
 2156 0154 404B     	 ldr r3,.L155+4
 2157 0156 1B68     	 ldr r3,[r3]
 2158 0158 9B6A     	 ldr r3,[r3,#40]
 2159 015a 3F4A     	 ldr r2,.L155+4
 2160 015c 1279     	 ldrb r2,[r2,#4]
 2161 015e 1046     	 mov r0,r2
 2162 0160 1821     	 movs r1,#24
 2163 0162 9847     	 blx r3
 816:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->reset)
 2164              	 .loc 2 816 0
 2165 0164 3C4B     	 ldr r3,.L155+4
 2166 0166 D3F84031 	 ldr r3,[r3,#320]
 2167 016a 5B6A     	 ldr r3,[r3,#36]
 2168 016c 002B     	 cmp r3,#0
 2169 016e 05D0     	 beq .L146
 817:../Dave/Generated/USBD/usbd.c ****       {
 818:../Dave/Generated/USBD/usbd.c ****         device.events->reset();
 2170              	 .loc 2 818 0
 2171 0170 394B     	 ldr r3,.L155+4
 2172 0172 D3F84031 	 ldr r3,[r3,#320]
 2173 0176 5B6A     	 ldr r3,[r3,#36]
 2174 0178 9847     	 blx r3
 819:../Dave/Generated/USBD/usbd.c ****       }
 820:../Dave/Generated/USBD/usbd.c ****       break;
 2175              	 .loc 2 820 0
 2176 017a 67E0     	 b .L129
 2177              	.L146:
 2178 017c 66E0     	 b .L129
 2179              	.L140:
 821:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_SOF:
 822:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->start_of_frame)
 2180              	 .loc 2 822 0
 2181 017e 364B     	 ldr r3,.L155+4
 2182 0180 D3F84031 	 ldr r3,[r3,#320]
 2183 0184 1B6A     	 ldr r3,[r3,#32]
 2184 0186 002B     	 cmp r3,#0
 2185 0188 05D0     	 beq .L148
 823:../Dave/Generated/USBD/usbd.c ****       {
 824:../Dave/Generated/USBD/usbd.c ****         device.events->start_of_frame();
 2186              	 .loc 2 824 0
 2187 018a 334B     	 ldr r3,.L155+4
 2188 018c D3F84031 	 ldr r3,[r3,#320]
 2189 0190 1B6A     	 ldr r3,[r3,#32]
 2190 0192 9847     	 blx r3
 825:../Dave/Generated/USBD/usbd.c ****       }
 826:../Dave/Generated/USBD/usbd.c ****       break;
 2191              	 .loc 2 826 0
 2192 0194 5AE0     	 b .L129
 2193              	.L148:
 2194 0196 59E0     	 b .L129
 2195              	.L134:
 827:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_CONNECT:
 828:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->connect)
 2196              	 .loc 2 828 0
 2197 0198 2F4B     	 ldr r3,.L155+4
 2198 019a D3F84031 	 ldr r3,[r3,#320]
 2199 019e 1B68     	 ldr r3,[r3]
 2200 01a0 002B     	 cmp r3,#0
 2201 01a2 05D0     	 beq .L149
 829:../Dave/Generated/USBD/usbd.c ****       {
 830:../Dave/Generated/USBD/usbd.c ****         device.events->connect();
 2202              	 .loc 2 830 0
 2203 01a4 2C4B     	 ldr r3,.L155+4
 2204 01a6 D3F84031 	 ldr r3,[r3,#320]
 2205 01aa 1B68     	 ldr r3,[r3]
 2206 01ac 9847     	 blx r3
 831:../Dave/Generated/USBD/usbd.c ****       }
 832:../Dave/Generated/USBD/usbd.c ****       break;
 2207              	 .loc 2 832 0
 2208 01ae 4DE0     	 b .L129
 2209              	.L149:
 2210 01b0 4CE0     	 b .L129
 2211              	.L135:
 833:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_DISCONNECT:
 834:../Dave/Generated/USBD/usbd.c ****       USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 2212              	 .loc 2 834 0
 2213 01b2 284B     	 ldr r3,.L155
 2214 01b4 0122     	 movs r2,#1
 2215 01b6 1A70     	 strb r2,[r3]
 835:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->disconnect)
 2216              	 .loc 2 835 0
 2217 01b8 274B     	 ldr r3,.L155+4
 2218 01ba D3F84031 	 ldr r3,[r3,#320]
 2219 01be 5B68     	 ldr r3,[r3,#4]
 2220 01c0 002B     	 cmp r3,#0
 2221 01c2 05D0     	 beq .L150
 836:../Dave/Generated/USBD/usbd.c ****       {
 837:../Dave/Generated/USBD/usbd.c ****         device.events->disconnect();
 2222              	 .loc 2 837 0
 2223 01c4 244B     	 ldr r3,.L155+4
 2224 01c6 D3F84031 	 ldr r3,[r3,#320]
 2225 01ca 5B68     	 ldr r3,[r3,#4]
 2226 01cc 9847     	 blx r3
 838:../Dave/Generated/USBD/usbd.c ****       }
 839:../Dave/Generated/USBD/usbd.c ****       break;
 2227              	 .loc 2 839 0
 2228 01ce 3DE0     	 b .L129
 2229              	.L150:
 2230 01d0 3CE0     	 b .L129
 2231              	.L133:
 840:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_POWER_OFF:
 841:../Dave/Generated/USBD/usbd.c ****       USB_DeviceState = (uint8_t)DEVICE_STATE_Unattached;
 2232              	 .loc 2 841 0
 2233 01d2 204B     	 ldr r3,.L155
 2234 01d4 0022     	 movs r2,#0
 2235 01d6 1A70     	 strb r2,[r3]
 842:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->disconnect)
 2236              	 .loc 2 842 0
 2237 01d8 1F4B     	 ldr r3,.L155+4
 2238 01da D3F84031 	 ldr r3,[r3,#320]
 2239 01de 5B68     	 ldr r3,[r3,#4]
 2240 01e0 002B     	 cmp r3,#0
 2241 01e2 05D0     	 beq .L151
 843:../Dave/Generated/USBD/usbd.c ****       {
 844:../Dave/Generated/USBD/usbd.c ****         device.events->disconnect();
 2242              	 .loc 2 844 0
 2243 01e4 1C4B     	 ldr r3,.L155+4
 2244 01e6 D3F84031 	 ldr r3,[r3,#320]
 2245 01ea 5B68     	 ldr r3,[r3,#4]
 2246 01ec 9847     	 blx r3
 845:../Dave/Generated/USBD/usbd.c ****       }
 846:../Dave/Generated/USBD/usbd.c ****       break;
 2247              	 .loc 2 846 0
 2248 01ee 2DE0     	 b .L129
 2249              	.L151:
 2250 01f0 2CE0     	 b .L129
 2251              	.L131:
 847:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_POWER_ON:
 848:../Dave/Generated/USBD/usbd.c ****       USB_DeviceState = (uint8_t)DEVICE_STATE_Powered;
 2252              	 .loc 2 848 0
 2253 01f2 184B     	 ldr r3,.L155
 2254 01f4 0122     	 movs r2,#1
 2255 01f6 1A70     	 strb r2,[r3]
 849:../Dave/Generated/USBD/usbd.c ****       break;
 2256              	 .loc 2 849 0
 2257 01f8 28E0     	 b .L129
 2258              	.L138:
 850:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_REMOTE_WAKEUP:
 851:../Dave/Generated/USBD/usbd.c ****       break;
 852:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_RESUME:
 853:../Dave/Generated/USBD/usbd.c ****       USB_DeviceState = (uint8_t)device.pre_suspend_device_state;
 2259              	 .loc 2 853 0
 2260 01fa 174B     	 ldr r3,.L155+4
 2261 01fc 93F83A21 	 ldrb r2,[r3,#314]
 2262 0200 144B     	 ldr r3,.L155
 2263 0202 1A70     	 strb r2,[r3]
 854:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->wakeup)
 2264              	 .loc 2 854 0
 2265 0204 144B     	 ldr r3,.L155+4
 2266 0206 D3F84031 	 ldr r3,[r3,#320]
 2267 020a 9B69     	 ldr r3,[r3,#24]
 2268 020c 002B     	 cmp r3,#0
 2269 020e 05D0     	 beq .L152
 855:../Dave/Generated/USBD/usbd.c ****       {
 856:../Dave/Generated/USBD/usbd.c ****         device.events->wakeup();
 2270              	 .loc 2 856 0
 2271 0210 114B     	 ldr r3,.L155+4
 2272 0212 D3F84031 	 ldr r3,[r3,#320]
 2273 0216 9B69     	 ldr r3,[r3,#24]
 2274 0218 9847     	 blx r3
 857:../Dave/Generated/USBD/usbd.c ****       }
 858:../Dave/Generated/USBD/usbd.c ****       break;
 2275              	 .loc 2 858 0
 2276 021a 17E0     	 b .L129
 2277              	.L152:
 2278 021c 16E0     	 b .L129
 2279              	.L137:
 859:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EVENT_SUSPEND:
 860:../Dave/Generated/USBD/usbd.c ****       device.pre_suspend_device_state = USB_DeviceState;
 2280              	 .loc 2 860 0
 2281 021e 0D4B     	 ldr r3,.L155
 2282 0220 1B78     	 ldrb r3,[r3]
 2283 0222 DAB2     	 uxtb r2,r3
 2284 0224 0C4B     	 ldr r3,.L155+4
 2285 0226 83F83A21 	 strb r2,[r3,#314]
 861:../Dave/Generated/USBD/usbd.c ****       USB_DeviceState = (uint8_t)DEVICE_STATE_Suspended;
 2286              	 .loc 2 861 0
 2287 022a 0A4B     	 ldr r3,.L155
 2288 022c 0522     	 movs r2,#5
 2289 022e 1A70     	 strb r2,[r3]
 862:../Dave/Generated/USBD/usbd.c ****       if (NULL != device.events->suspend)
 2290              	 .loc 2 862 0
 2291 0230 094B     	 ldr r3,.L155+4
 2292 0232 D3F84031 	 ldr r3,[r3,#320]
 2293 0236 DB69     	 ldr r3,[r3,#28]
 2294 0238 002B     	 cmp r3,#0
 2295 023a 05D0     	 beq .L153
 863:../Dave/Generated/USBD/usbd.c ****       {
 864:../Dave/Generated/USBD/usbd.c ****         device.events->suspend();
 2296              	 .loc 2 864 0
 2297 023c 064B     	 ldr r3,.L155+4
 2298 023e D3F84031 	 ldr r3,[r3,#320]
 2299 0242 DB69     	 ldr r3,[r3,#28]
 2300 0244 9847     	 blx r3
 865:../Dave/Generated/USBD/usbd.c ****       }
 866:../Dave/Generated/USBD/usbd.c ****       break;
 2301              	 .loc 2 866 0
 2302 0246 01E0     	 b .L129
 2303              	.L153:
 2304 0248 00E0     	 b .L129
 2305              	.L154:
 867:../Dave/Generated/USBD/usbd.c ****     default:
 868:../Dave/Generated/USBD/usbd.c ****       break;
 2306              	 .loc 2 868 0
 2307 024a 00BF     	 nop
 2308              	.L129:
 869:../Dave/Generated/USBD/usbd.c ****   }
 870:../Dave/Generated/USBD/usbd.c **** }
 2309              	 .loc 2 870 0
 2310 024c 1037     	 adds r7,r7,#16
 2311              	.LCFI82:
 2312              	 .cfi_def_cfa_offset 8
 2313 024e BD46     	 mov sp,r7
 2314              	.LCFI83:
 2315              	 .cfi_def_cfa_register 13
 2316              	 
 2317 0250 80BD     	 pop {r7,pc}
 2318              	.L156:
 2319 0252 00BF     	 .align 2
 2320              	.L155:
 2321 0254 00000000 	 .word USB_DeviceState
 2322 0258 00000000 	 .word device
 2323              	 .cfi_endproc
 2324              	.LFE194:
 2326              	 .section .text.USBD_SignalEndpointEvent_Handler,"ax",%progbits
 2327              	 .align 2
 2328              	 .thumb
 2329              	 .thumb_func
 2331              	USBD_SignalEndpointEvent_Handler:
 2332              	.LFB195:
 871:../Dave/Generated/USBD/usbd.c **** 
 872:../Dave/Generated/USBD/usbd.c **** /**
 873:../Dave/Generated/USBD/usbd.c ****  * Endpoint event handler for the XMC USB driver
 874:../Dave/Generated/USBD/usbd.c ****  *
 875:../Dave/Generated/USBD/usbd.c ****  * If the driver detects an event (See XMC_USBD_EP_EVENT_t) for a specified endpoint it calls this 
 876:../Dave/Generated/USBD/usbd.c ****  * Based on the event some further action is taken, e.g. process control request or update transfer
 877:../Dave/Generated/USBD/usbd.c ****  * and read data from the driver into the core buffer.
 878:../Dave/Generated/USBD/usbd.c ****  */
 879:../Dave/Generated/USBD/usbd.c **** static void USBD_SignalEndpointEvent_Handler(uint8_t ep_addr, XMC_USBD_EP_EVENT_t ep_event)
 880:../Dave/Generated/USBD/usbd.c **** {
 2333              	 .loc 2 880 0
 2334              	 .cfi_startproc
 2335              	 
 2336              	 
 2337 0000 80B5     	 push {r7,lr}
 2338              	.LCFI84:
 2339              	 .cfi_def_cfa_offset 8
 2340              	 .cfi_offset 7,-8
 2341              	 .cfi_offset 14,-4
 2342 0002 86B0     	 sub sp,sp,#24
 2343              	.LCFI85:
 2344              	 .cfi_def_cfa_offset 32
 2345 0004 00AF     	 add r7,sp,#0
 2346              	.LCFI86:
 2347              	 .cfi_def_cfa_register 7
 2348 0006 0346     	 mov r3,r0
 2349 0008 0A46     	 mov r2,r1
 2350 000a FB71     	 strb r3,[r7,#7]
 2351 000c 1346     	 mov r3,r2
 2352 000e BB71     	 strb r3,[r7,#6]
 881:../Dave/Generated/USBD/usbd.c ****   USBD_Endpoint_t *ep;
 882:../Dave/Generated/USBD/usbd.c ****   int32_t data_count;
 883:../Dave/Generated/USBD/usbd.c ****   uint32_t temp_num;
 884:../Dave/Generated/USBD/usbd.c ****   uint32_t temp_dir;
 885:../Dave/Generated/USBD/usbd.c **** 
 886:../Dave/Generated/USBD/usbd.c ****   ep =  &device.Endpoints[(ep_addr & ENDPOINT_EPNUM_MASK)];
 2353              	 .loc 2 886 0
 2354 0010 FB79     	 ldrb r3,[r7,#7]
 2355 0012 03F00F03 	 and r3,r3,#15
 2356 0016 2C22     	 movs r2,#44
 2357 0018 02FB03F3 	 mul r3,r2,r3
 2358 001c 5E4A     	 ldr r2,.L175
 2359 001e 1344     	 add r3,r3,r2
 2360 0020 0433     	 adds r3,r3,#4
 2361 0022 7B61     	 str r3,[r7,#20]
 887:../Dave/Generated/USBD/usbd.c ****   /* store CurrentEndpoint and direction for restore after handling */
 888:../Dave/Generated/USBD/usbd.c ****   temp_num = (uint32_t)device.CurrentEndpoint;
 2362              	 .loc 2 888 0
 2363 0024 5C4B     	 ldr r3,.L175
 2364 0026 93F83C31 	 ldrb r3,[r3,#316]
 2365 002a 3B61     	 str r3,[r7,#16]
 889:../Dave/Generated/USBD/usbd.c ****   temp_dir = (uint32_t)device.CurrentDirection;
 2366              	 .loc 2 889 0
 2367 002c 5A4B     	 ldr r3,.L175
 2368 002e 93F83D31 	 ldrb r3,[r3,#317]
 2369 0032 FB60     	 str r3,[r7,#12]
 890:../Dave/Generated/USBD/usbd.c ****   /* select the given endpoint */
 891:../Dave/Generated/USBD/usbd.c ****   device.CurrentEndpoint = ep_addr & ENDPOINT_EPNUM_MASK;
 2370              	 .loc 2 891 0
 2371 0034 FB79     	 ldrb r3,[r7,#7]
 2372 0036 03F00F03 	 and r3,r3,#15
 2373 003a DAB2     	 uxtb r2,r3
 2374 003c 564B     	 ldr r3,.L175
 2375 003e 83F83C21 	 strb r2,[r3,#316]
 892:../Dave/Generated/USBD/usbd.c ****   device.CurrentDirection = ep_addr & (uint8_t)ENDPOINT_DIR_MASK;
 2376              	 .loc 2 892 0
 2377 0042 FB79     	 ldrb r3,[r7,#7]
 2378 0044 23F07F03 	 bic r3,r3,#127
 2379 0048 DAB2     	 uxtb r2,r3
 2380 004a 534B     	 ldr r3,.L175
 2381 004c 83F83D21 	 strb r2,[r3,#317]
 893:../Dave/Generated/USBD/usbd.c ****   /* choose what to do based on the event */
 894:../Dave/Generated/USBD/usbd.c ****   switch (ep_event)
 2382              	 .loc 2 894 0
 2383 0050 BB79     	 ldrb r3,[r7,#6]
 2384 0052 012B     	 cmp r3,#1
 2385 0054 13D0     	 beq .L159
 2386 0056 022B     	 cmp r3,#2
 2387 0058 3AD0     	 beq .L160
 2388 005a 002B     	 cmp r3,#0
 2389 005c 00D0     	 beq .L161
 895:../Dave/Generated/USBD/usbd.c ****   {
 896:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EP_EVENT_SETUP:
 897:../Dave/Generated/USBD/usbd.c ****       ep->OutInUse = 0U;
 898:../Dave/Generated/USBD/usbd.c ****       switch (device.CurrentEndpoint)
 899:../Dave/Generated/USBD/usbd.c ****       {
 900:../Dave/Generated/USBD/usbd.c ****         case 0:
 901:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_SETUP();
 902:../Dave/Generated/USBD/usbd.c ****           break;
 903:../Dave/Generated/USBD/usbd.c ****         default:
 904:../Dave/Generated/USBD/usbd.c ****           break;
 905:../Dave/Generated/USBD/usbd.c ****       }
 906:../Dave/Generated/USBD/usbd.c ****       break;
 907:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EP_EVENT_OUT:
 908:../Dave/Generated/USBD/usbd.c ****       ep->IsOutRecieved = 1U;
 909:../Dave/Generated/USBD/usbd.c ****       if (ep->OutBytesAvailable == 0U)
 910:../Dave/Generated/USBD/usbd.c ****       {
 911:../Dave/Generated/USBD/usbd.c ****         ep->OutOffset = 0U; /* clear offset, new data is there */
 912:../Dave/Generated/USBD/usbd.c ****         ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
 913:../Dave/Generated/USBD/usbd.c ****                                 ep->OutBuffer,ep->OutBufferLength);
 914:../Dave/Generated/USBD/usbd.c ****       }
 915:../Dave/Generated/USBD/usbd.c ****       ep->OutInUse = (uint8_t)0;
 916:../Dave/Generated/USBD/usbd.c ****       switch (device.CurrentEndpoint)
 917:../Dave/Generated/USBD/usbd.c ****       {
 918:../Dave/Generated/USBD/usbd.c ****         case 0:
 919:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_OUT();
 920:../Dave/Generated/USBD/usbd.c ****           break;
 921:../Dave/Generated/USBD/usbd.c ****         default:
 922:../Dave/Generated/USBD/usbd.c ****           break;
 923:../Dave/Generated/USBD/usbd.c ****       }
 924:../Dave/Generated/USBD/usbd.c ****       break;
 925:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EP_EVENT_IN:
 926:../Dave/Generated/USBD/usbd.c ****       /* loop write transfers */
 927:../Dave/Generated/USBD/usbd.c ****       if (ep->InDataLeft > 0U)
 928:../Dave/Generated/USBD/usbd.c ****       {
 929:../Dave/Generated/USBD/usbd.c ****         data_count = device.Driver->EndpointWrite((uint8_t)ep->Address,ep->InDataBuffer,ep->InDataL
 930:../Dave/Generated/USBD/usbd.c ****         ep->InDataLeft -= (uint32_t)data_count;
 931:../Dave/Generated/USBD/usbd.c ****         ep->InDataBuffer += (uint32_t)data_count;
 932:../Dave/Generated/USBD/usbd.c ****         break;
 933:../Dave/Generated/USBD/usbd.c ****       }
 934:../Dave/Generated/USBD/usbd.c ****       else if (((uint32_t)ep->Number == 0U) && (ep->InBytesAvailable > 0U) &&
 935:../Dave/Generated/USBD/usbd.c ****               (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 936:../Dave/Generated/USBD/usbd.c ****               ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
 937:../Dave/Generated/USBD/usbd.c ****       {
 938:../Dave/Generated/USBD/usbd.c ****         /* if the amount of data for endpoint 0 is exact the requested
 939:../Dave/Generated/USBD/usbd.c ****          * amount, then no zlp has to be send */
 940:../Dave/Generated/USBD/usbd.c ****         device.Driver->EndpointWrite((uint8_t)ep->Address,0,0U);
 941:../Dave/Generated/USBD/usbd.c ****       }
 942:../Dave/Generated/USBD/usbd.c ****       else
 943:../Dave/Generated/USBD/usbd.c ****       {
 944:../Dave/Generated/USBD/usbd.c ****       }
 945:../Dave/Generated/USBD/usbd.c ****       ep->InBytesAvailable = 0U;
 946:../Dave/Generated/USBD/usbd.c ****       ep->InInUse = (uint8_t)0;
 947:../Dave/Generated/USBD/usbd.c ****       switch (device.CurrentEndpoint)
 948:../Dave/Generated/USBD/usbd.c ****       {
 949:../Dave/Generated/USBD/usbd.c ****         case 0:
 950:../Dave/Generated/USBD/usbd.c ****           USBD_HandleEP0_IN();
 951:../Dave/Generated/USBD/usbd.c ****           break;
 952:../Dave/Generated/USBD/usbd.c ****         default:
 953:../Dave/Generated/USBD/usbd.c ****           break;
 954:../Dave/Generated/USBD/usbd.c ****       }
 955:../Dave/Generated/USBD/usbd.c ****       break;
 956:../Dave/Generated/USBD/usbd.c ****     default:
 957:../Dave/Generated/USBD/usbd.c ****       break;
 2390              	 .loc 2 957 0
 2391 005e 8EE0     	 b .L165
 2392              	.L161:
 897:../Dave/Generated/USBD/usbd.c ****       switch (device.CurrentEndpoint)
 2393              	 .loc 2 897 0
 2394 0060 7A69     	 ldr r2,[r7,#20]
 2395 0062 9388     	 ldrh r3,[r2,#4]
 2396 0064 6FF3C303 	 bfc r3,#3,#1
 2397 0068 9380     	 strh r3,[r2,#4]
 898:../Dave/Generated/USBD/usbd.c ****       {
 2398              	 .loc 2 898 0
 2399 006a 4B4B     	 ldr r3,.L175
 2400 006c 93F83C31 	 ldrb r3,[r3,#316]
 2401 0070 002B     	 cmp r3,#0
 2402 0072 00D0     	 beq .L163
 904:../Dave/Generated/USBD/usbd.c ****       }
 2403              	 .loc 2 904 0
 2404 0074 02E0     	 b .L164
 2405              	.L163:
 901:../Dave/Generated/USBD/usbd.c ****           break;
 2406              	 .loc 2 901 0
 2407 0076 FFF7FEFF 	 bl USBD_HandleEP0_SETUP
 902:../Dave/Generated/USBD/usbd.c ****         default:
 2408              	 .loc 2 902 0
 2409 007a 00BF     	 nop
 2410              	.L164:
 906:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EP_EVENT_OUT:
 2411              	 .loc 2 906 0 discriminator 1
 2412 007c 7FE0     	 b .L165
 2413              	.L159:
 908:../Dave/Generated/USBD/usbd.c ****       if (ep->OutBytesAvailable == 0U)
 2414              	 .loc 2 908 0
 2415 007e 7A69     	 ldr r2,[r7,#20]
 2416 0080 9388     	 ldrh r3,[r2,#4]
 2417 0082 43F02003 	 orr r3,r3,#32
 2418 0086 9380     	 strh r3,[r2,#4]
 909:../Dave/Generated/USBD/usbd.c ****       {
 2419              	 .loc 2 909 0
 2420 0088 7B69     	 ldr r3,[r7,#20]
 2421 008a 9B68     	 ldr r3,[r3,#8]
 2422 008c 002B     	 cmp r3,#0
 2423 008e 10D1     	 bne .L166
 911:../Dave/Generated/USBD/usbd.c ****         ep->OutBytesAvailable = (uint32_t)device.Driver->EndpointRead((uint8_t)ep->Address,
 2424              	 .loc 2 911 0
 2425 0090 7B69     	 ldr r3,[r7,#20]
 2426 0092 0022     	 movs r2,#0
 2427 0094 DA60     	 str r2,[r3,#12]
 912:../Dave/Generated/USBD/usbd.c ****                                 ep->OutBuffer,ep->OutBufferLength);
 2428              	 .loc 2 912 0
 2429 0096 404B     	 ldr r3,.L175
 2430 0098 1B68     	 ldr r3,[r3]
 2431 009a DB6A     	 ldr r3,[r3,#44]
 2432 009c 7A69     	 ldr r2,[r7,#20]
 2433 009e 1078     	 ldrb r0,[r2]
 2434 00a0 7A69     	 ldr r2,[r7,#20]
 2435 00a2 1169     	 ldr r1,[r2,#16]
 2436 00a4 7A69     	 ldr r2,[r7,#20]
 2437 00a6 5269     	 ldr r2,[r2,#20]
 2438 00a8 9847     	 blx r3
 2439 00aa 0346     	 mov r3,r0
 2440 00ac 1A46     	 mov r2,r3
 2441 00ae 7B69     	 ldr r3,[r7,#20]
 2442 00b0 9A60     	 str r2,[r3,#8]
 2443              	.L166:
 915:../Dave/Generated/USBD/usbd.c ****       switch (device.CurrentEndpoint)
 2444              	 .loc 2 915 0
 2445 00b2 7A69     	 ldr r2,[r7,#20]
 2446 00b4 9388     	 ldrh r3,[r2,#4]
 2447 00b6 6FF3C303 	 bfc r3,#3,#1
 2448 00ba 9380     	 strh r3,[r2,#4]
 916:../Dave/Generated/USBD/usbd.c ****       {
 2449              	 .loc 2 916 0
 2450 00bc 364B     	 ldr r3,.L175
 2451 00be 93F83C31 	 ldrb r3,[r3,#316]
 2452 00c2 002B     	 cmp r3,#0
 2453 00c4 00D0     	 beq .L168
 922:../Dave/Generated/USBD/usbd.c ****       }
 2454              	 .loc 2 922 0
 2455 00c6 02E0     	 b .L169
 2456              	.L168:
 919:../Dave/Generated/USBD/usbd.c ****           break;
 2457              	 .loc 2 919 0
 2458 00c8 FFF7FEFF 	 bl USBD_HandleEP0_OUT
 920:../Dave/Generated/USBD/usbd.c ****         default:
 2459              	 .loc 2 920 0
 2460 00cc 00BF     	 nop
 2461              	.L169:
 924:../Dave/Generated/USBD/usbd.c ****     case XMC_USBD_EP_EVENT_IN:
 2462              	 .loc 2 924 0 discriminator 2
 2463 00ce 56E0     	 b .L165
 2464              	.L160:
 927:../Dave/Generated/USBD/usbd.c ****       {
 2465              	 .loc 2 927 0
 2466 00d0 7B69     	 ldr r3,[r7,#20]
 2467 00d2 5B6A     	 ldr r3,[r3,#36]
 2468 00d4 002B     	 cmp r3,#0
 2469 00d6 17D0     	 beq .L170
 929:../Dave/Generated/USBD/usbd.c ****         ep->InDataLeft -= (uint32_t)data_count;
 2470              	 .loc 2 929 0
 2471 00d8 2F4B     	 ldr r3,.L175
 2472 00da 1B68     	 ldr r3,[r3]
 2473 00dc 1B6B     	 ldr r3,[r3,#48]
 2474 00de 7A69     	 ldr r2,[r7,#20]
 2475 00e0 1078     	 ldrb r0,[r2]
 2476 00e2 7A69     	 ldr r2,[r7,#20]
 2477 00e4 916A     	 ldr r1,[r2,#40]
 2478 00e6 7A69     	 ldr r2,[r7,#20]
 2479 00e8 526A     	 ldr r2,[r2,#36]
 2480 00ea 9847     	 blx r3
 2481 00ec B860     	 str r0,[r7,#8]
 930:../Dave/Generated/USBD/usbd.c ****         ep->InDataBuffer += (uint32_t)data_count;
 2482              	 .loc 2 930 0
 2483 00ee 7B69     	 ldr r3,[r7,#20]
 2484 00f0 5A6A     	 ldr r2,[r3,#36]
 2485 00f2 BB68     	 ldr r3,[r7,#8]
 2486 00f4 D21A     	 subs r2,r2,r3
 2487 00f6 7B69     	 ldr r3,[r7,#20]
 2488 00f8 5A62     	 str r2,[r3,#36]
 931:../Dave/Generated/USBD/usbd.c ****         break;
 2489              	 .loc 2 931 0
 2490 00fa 7B69     	 ldr r3,[r7,#20]
 2491 00fc 9A6A     	 ldr r2,[r3,#40]
 2492 00fe BB68     	 ldr r3,[r7,#8]
 2493 0100 1A44     	 add r2,r2,r3
 2494 0102 7B69     	 ldr r3,[r7,#20]
 2495 0104 9A62     	 str r2,[r3,#40]
 932:../Dave/Generated/USBD/usbd.c ****       }
 2496              	 .loc 2 932 0
 2497 0106 3AE0     	 b .L165
 2498              	.L170:
 934:../Dave/Generated/USBD/usbd.c ****               (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 2499              	 .loc 2 934 0
 2500 0108 7B69     	 ldr r3,[r7,#20]
 2501 010a 1B78     	 ldrb r3,[r3]
 2502 010c 03F00F03 	 and r3,r3,#15
 2503 0110 DBB2     	 uxtb r3,r3
 2504 0112 002B     	 cmp r3,#0
 2505 0114 21D1     	 bne .L171
 934:../Dave/Generated/USBD/usbd.c ****               (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 2506              	 .loc 2 934 0 is_stmt 0 discriminator 1
 2507 0116 7B69     	 ldr r3,[r7,#20]
 2508 0118 9B69     	 ldr r3,[r3,#24]
 2509 011a 002B     	 cmp r3,#0
 2510 011c 1DD0     	 beq .L171
 935:../Dave/Generated/USBD/usbd.c ****               ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
 2511              	 .loc 2 935 0 is_stmt 1 discriminator 2
 2512 011e 7B69     	 ldr r3,[r7,#20]
 2513 0120 9B69     	 ldr r3,[r3,#24]
 2514 0122 1E4A     	 ldr r2,.L175+4
 2515 0124 D288     	 ldrh r2,[r2,#6]
 2516 0126 92B2     	 uxth r2,r2
 934:../Dave/Generated/USBD/usbd.c ****               (ep->InBytesAvailable != (uint32_t)USB_ControlRequest.wLength) &&
 2517              	 .loc 2 934 0 discriminator 2
 2518 0128 9342     	 cmp r3,r2
 2519 012a 16D0     	 beq .L171
 936:../Dave/Generated/USBD/usbd.c ****       {
 2520              	 .loc 2 936 0
 2521 012c 7B69     	 ldr r3,[r7,#20]
 2522 012e 9B69     	 ldr r3,[r3,#24]
 2523 0130 7A69     	 ldr r2,[r7,#20]
 2524 0132 9288     	 ldrh r2,[r2,#4]
 2525 0134 C2F38612 	 ubfx r2,r2,#6,#7
 2526 0138 D2B2     	 uxtb r2,r2
 2527 013a B3FBF2F1 	 udiv r1,r3,r2
 2528 013e 02FB01F2 	 mul r2,r2,r1
 2529 0142 9B1A     	 subs r3,r3,r2
 935:../Dave/Generated/USBD/usbd.c ****               ((ep->InBytesAvailable % (uint32_t)ep->MaxPacketSize) == 0U))
 2530              	 .loc 2 935 0
 2531 0144 002B     	 cmp r3,#0
 2532 0146 08D1     	 bne .L171
 940:../Dave/Generated/USBD/usbd.c ****       }
 2533              	 .loc 2 940 0
 2534 0148 134B     	 ldr r3,.L175
 2535 014a 1B68     	 ldr r3,[r3]
 2536 014c 1B6B     	 ldr r3,[r3,#48]
 2537 014e 7A69     	 ldr r2,[r7,#20]
 2538 0150 1278     	 ldrb r2,[r2]
 2539 0152 1046     	 mov r0,r2
 2540 0154 0021     	 movs r1,#0
 2541 0156 0022     	 movs r2,#0
 2542 0158 9847     	 blx r3
 2543              	.L171:
 945:../Dave/Generated/USBD/usbd.c ****       ep->InInUse = (uint8_t)0;
 2544              	 .loc 2 945 0
 2545 015a 7B69     	 ldr r3,[r7,#20]
 2546 015c 0022     	 movs r2,#0
 2547 015e 9A61     	 str r2,[r3,#24]
 946:../Dave/Generated/USBD/usbd.c ****       switch (device.CurrentEndpoint)
 2548              	 .loc 2 946 0
 2549 0160 7A69     	 ldr r2,[r7,#20]
 2550 0162 9388     	 ldrh r3,[r2,#4]
 2551 0164 6FF30413 	 bfc r3,#4,#1
 2552 0168 9380     	 strh r3,[r2,#4]
 947:../Dave/Generated/USBD/usbd.c ****       {
 2553              	 .loc 2 947 0
 2554 016a 0B4B     	 ldr r3,.L175
 2555 016c 93F83C31 	 ldrb r3,[r3,#316]
 2556 0170 002B     	 cmp r3,#0
 2557 0172 00D0     	 beq .L173
 953:../Dave/Generated/USBD/usbd.c ****       }
 2558              	 .loc 2 953 0
 2559 0174 02E0     	 b .L174
 2560              	.L173:
 950:../Dave/Generated/USBD/usbd.c ****           break;
 2561              	 .loc 2 950 0
 2562 0176 FFF7FEFF 	 bl USBD_HandleEP0_IN
 951:../Dave/Generated/USBD/usbd.c ****         default:
 2563              	 .loc 2 951 0
 2564 017a 00BF     	 nop
 2565              	.L174:
 955:../Dave/Generated/USBD/usbd.c ****     default:
 2566              	 .loc 2 955 0 discriminator 3
 2567 017c 00BF     	 nop
 2568              	.L165:
 958:../Dave/Generated/USBD/usbd.c ****   }
 959:../Dave/Generated/USBD/usbd.c ****   device.CurrentEndpoint = (uint8_t)temp_num;
 2569              	 .loc 2 959 0
 2570 017e 3B69     	 ldr r3,[r7,#16]
 2571 0180 DAB2     	 uxtb r2,r3
 2572 0182 054B     	 ldr r3,.L175
 2573 0184 83F83C21 	 strb r2,[r3,#316]
 960:../Dave/Generated/USBD/usbd.c ****   device.CurrentDirection = (uint8_t)temp_dir;
 2574              	 .loc 2 960 0
 2575 0188 FB68     	 ldr r3,[r7,#12]
 2576 018a DAB2     	 uxtb r2,r3
 2577 018c 024B     	 ldr r3,.L175
 2578 018e 83F83D21 	 strb r2,[r3,#317]
 961:../Dave/Generated/USBD/usbd.c **** }
 2579              	 .loc 2 961 0
 2580 0192 1837     	 adds r7,r7,#24
 2581              	.LCFI87:
 2582              	 .cfi_def_cfa_offset 8
 2583 0194 BD46     	 mov sp,r7
 2584              	.LCFI88:
 2585              	 .cfi_def_cfa_register 13
 2586              	 
 2587 0196 80BD     	 pop {r7,pc}
 2588              	.L176:
 2589              	 .align 2
 2590              	.L175:
 2591 0198 00000000 	 .word device
 2592 019c 00000000 	 .word USB_ControlRequest
 2593              	 .cfi_endproc
 2594              	.LFE195:
 2596              	 .text
 2597              	.Letext0:
 2598              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 2599              	 .file 4 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 2600              	 .file 5 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 2601              	 .file 6 "../Dave/Generated/USBD/./usb/core/std_request_type.h"
 2602              	 .file 7 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_scu.h"
 2603              	 .file 8 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usbd_regs.h"
 2604              	 .file 9 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usbd.h"
 2605              	 .file 10 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/DAVE_Common.h"
 2606              	 .file 11 "../Dave/Generated/USBD/./usb/core/./xmc4000/../../../usbd.h"
 2607              	 .file 12 "../Dave/Generated/USBD/./usb/core/device.h"
 2608              	 .file 13 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
 2609              	 .file 14 "../Dave/Generated/USBD/./usb/core/./xmc4000/../../../usbd_extern.h"
 2610              	 .file 15 "../Dave/Generated/USBD/./usb/core/usb_task.h"
DEFINED SYMBOLS
                            *ABS*:00000000 usbd.c
    {standard input}:20     .text.NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
    {standard input}:58     .text.NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:67     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:111    .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:116    .text.NVIC_DisableIRQ:00000000 $t
    {standard input}:120    .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
    {standard input}:165    .text.NVIC_DisableIRQ:00000030 $d
    {standard input}:170    .text.NVIC_ClearPendingIRQ:00000000 $t
    {standard input}:174    .text.NVIC_ClearPendingIRQ:00000000 NVIC_ClearPendingIRQ
    {standard input}:219    .text.NVIC_ClearPendingIRQ:00000030 $d
    {standard input}:224    .text.NVIC_SetPriority:00000000 $t
    {standard input}:228    .text.NVIC_SetPriority:00000000 NVIC_SetPriority
    {standard input}:291    .text.NVIC_SetPriority:0000004c $d
    {standard input}:297    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:301    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
                            *COM*:00000144 device
                            *COM*:00000100 endpoint0_in_buffer
                            *COM*:00000100 endpoint0_out_buffer
    {standard input}:386    .text.USBD_Init:00000000 $t
    {standard input}:391    .text.USBD_Init:00000000 USBD_Init
    {standard input}:887    .text.USB_EnableUSBInterrupt:00000000 USB_EnableUSBInterrupt
    {standard input}:928    .text.USB_DisableUSBInterrupt:00000000 USB_DisableUSBInterrupt
    {standard input}:569    .text.USBD_Init:00000108 $d
    {standard input}:1977   .text.USBD_SignalDeviceEventHandler:00000000 USBD_SignalDeviceEventHandler
    {standard input}:2331   .text.USBD_SignalEndpointEvent_Handler:00000000 USBD_SignalEndpointEvent_Handler
    {standard input}:580    .text.USBD_Connect:00000000 $t
    {standard input}:585    .text.USBD_Connect:00000000 USBD_Connect
    {standard input}:611    .text.USBD_Connect:00000014 $d
    {standard input}:616    .text.USBD_Disconnect:00000000 $t
    {standard input}:621    .text.USBD_Disconnect:00000000 USBD_Disconnect
    {standard input}:647    .text.USBD_Disconnect:00000014 $d
    {standard input}:652    .text.USBD_IsEnumDone:00000000 $t
    {standard input}:657    .text.USBD_IsEnumDone:00000000 USBD_IsEnumDone
    {standard input}:683    .text.USBD_IsEnumDone:00000014 $d
    {standard input}:688    .text.USBD_SetEndpointBuffer:00000000 $t
    {standard input}:693    .text.USBD_SetEndpointBuffer:00000000 USBD_SetEndpointBuffer
    {standard input}:779    .text.USBD_SetEndpointBuffer:00000074 $d
    {standard input}:784    .text.USB0_0_IRQHandler:00000000 $t
    {standard input}:789    .text.USB0_0_IRQHandler:00000000 USB0_0_IRQHandler
    {standard input}:813    .text.USB0_0_IRQHandler:00000010 $d
    {standard input}:818    .text.USBD_GetAppVersion:00000000 $t
    {standard input}:823    .text.USBD_GetAppVersion:00000000 USBD_GetAppVersion
    {standard input}:883    .text.USB_EnableUSBInterrupt:00000000 $t
    {standard input}:924    .text.USB_DisableUSBInterrupt:00000000 $t
    {standard input}:954    .text.USBD_HandleEP0_Stall:00000000 $t
    {standard input}:958    .text.USBD_HandleEP0_Stall:00000000 USBD_HandleEP0_Stall
    {standard input}:999    .text.USBD_HandleEP0_Stall:0000002c $d
    {standard input}:1004   .text.USBD_Handle_DeviceRequest:00000000 $t
    {standard input}:1008   .text.USBD_Handle_DeviceRequest:00000000 USBD_Handle_DeviceRequest
    {standard input}:1071   .text.USBD_Handle_DeviceRequest:0000005c $d
    {standard input}:1084   .text.USBD_Handle_DeviceRequest:00000090 $t
    {standard input}:1366   .text.USBD_Handle_DeviceRequest:00000268 $d
    {standard input}:1372   .text.USBD_Handle_DeviceRequest:00000278 $t
    {standard input}:1722   .text.USBD_Handle_DeviceRequest:000004ac $d
    {standard input}:1729   .text.USBD_HandleEP0_IN:00000000 $t
    {standard input}:1733   .text.USBD_HandleEP0_IN:00000000 USBD_HandleEP0_IN
    {standard input}:1789   .text.USBD_HandleEP0_IN:00000048 $d
    {standard input}:1794   .text.USBD_HandleEP0_OUT:00000000 $t
    {standard input}:1798   .text.USBD_HandleEP0_OUT:00000000 USBD_HandleEP0_OUT
    {standard input}:1857   .text.USBD_HandleEP0_OUT:00000050 $d
    {standard input}:1862   .text.USBD_HandleEP0_SETUP:00000000 $t
    {standard input}:1866   .text.USBD_HandleEP0_SETUP:00000000 USBD_HandleEP0_SETUP
    {standard input}:1967   .text.USBD_HandleEP0_SETUP:00000090 $d
    {standard input}:1973   .text.USBD_SignalDeviceEventHandler:00000000 $t
    {standard input}:2004   .text.USBD_SignalDeviceEventHandler:00000018 $d
    {standard input}:2014   .text.USBD_SignalDeviceEventHandler:00000040 $t
    {standard input}:2321   .text.USBD_SignalDeviceEventHandler:00000254 $d
    {standard input}:2327   .text.USBD_SignalEndpointEvent_Handler:00000000 $t
    {standard input}:2591   .text.USBD_SignalEndpointEvent_Handler:00000198 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_USBD_Disable
memset
XMC_SCU_CLOCK_EnableClock
USB_DeviceState
Driver_USBD0
XMC_USBD_IRQHandler
USBD_handle
USB_ControlRequest
