#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 11 06:53:23 2025
# Process ID: 2970421
# Current directory: /mnt/vault1/mfaroo19/quantum-net-final/area-opt
# Command line: vivado -mode batch -source run.tcl -log vivado.log
# Log file: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/vivado.log
# Journal file: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source run.tcl
# create_project area-opt-classifier ./area-opt-classifer -part xczu7ev-ffvc1156-2-e -force
# add_files -fileset sources_1 -norecurse ./readout_ip.sv ./sum_signed.sv
# add_files -fileset sources_1 -norecurse "./logicnets"
# set_property include_dirs "logicnets/" [current_fileset]
# read_xdc ./constraints.xdc
# set_property top nn_classifier_wrapper [current_fileset]
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov 11 06:53:31 2025] Launched synth_1...
Run output will be captured here: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Nov 11 06:53:31 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log nn_classifier_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nn_classifier_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source nn_classifier_wrapper.tcl -notrace
Command: synth_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2970639
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3038.414 ; gain = 240.801 ; free physical = 57071 ; free virtual = 204411
Synthesis current peak Physical Memory [PSS] (MB): peak = 2291.243; parent = 2142.893; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4014.465; parent = 3041.387; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nn_classifier_wrapper' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nn_accelerator' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:237]
	Parameter WINDOW_SIZE bound to: 400 - type: integer 
	Parameter NUM_WINDOWS bound to: 1 - type: integer 
	Parameter IQ_WIDTH_OUT bound to: 5 - type: integer 
	Parameter PRED_BITS bound to: 2 - type: integer 
	Parameter SHIFT_N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/sum_signed.sv:7]
	Parameter M bound to: 400 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/sum_signed.sv:7]
INFO: [Synth 8-6157] synthesizing module 'logicnet' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/logicnet.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N4' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N5' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N6' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N7' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N8' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N9' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N10' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N11' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N12' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N13' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N14' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N15' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N16' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N17' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N18' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N19' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N19.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N20' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N20' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N20.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N21' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N21' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N21.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N22' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N22' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N22.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N23' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N23' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N23.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer0_N24' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0_N24' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0_N24.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer0.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg__parameterized0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg__parameterized0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N4' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N4.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N5' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N5.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N5' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N5.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N6' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N6' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N6.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N7' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N7.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N7' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N7.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N8' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N8' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N8.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N9' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N9.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N9' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N9.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N10' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N10.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N10' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N10.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N11' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N11.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N11' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N11.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N12' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N12.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N12' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N12.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N13' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N13.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N13' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N13.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N14' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N14.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N14' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N14.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N15' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N15.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N15' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N15.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N16' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N16' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N16.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N17' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N17.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N17' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N17.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N18' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N18.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N18' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N18.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer1_N19' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1_N19' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1_N19.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer1.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg__parameterized1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg__parameterized1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N0.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N1' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N1' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N1.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N2.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer2_N4' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2_N4' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2_N4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer2.v:1]
INFO: [Synth 8-6157] synthesizing module 'myreg__parameterized2' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
	Parameter DataWidth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myreg__parameterized2' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/myreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer3' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3.v:1]
INFO: [Synth 8-6157] synthesizing module 'layer3_N0' [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer3_N0' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3_N0.v:1]
INFO: [Synth 8-6155] done synthesizing module 'layer3' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/layer3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'logicnet' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/logicnets/logicnet.v:1]
INFO: [Synth 8-6155] done synthesizing module 'nn_accelerator' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:237]
INFO: [Synth 8-6155] done synthesizing module 'nn_classifier_wrapper' (0#1) [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:1]
WARNING: [Synth 8-7137] Register i_memory_reg[0] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[1] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[2] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[3] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[4] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[5] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[6] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[7] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[8] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[9] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[10] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[11] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[12] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[13] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[14] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[15] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[16] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[17] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[18] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[19] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[20] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[21] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[22] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[23] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[24] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[25] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[26] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[27] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[28] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[29] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[30] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[31] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[32] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[33] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[34] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[35] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[36] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[37] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[38] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[39] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[40] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[41] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[42] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[43] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[44] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[45] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[46] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[47] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[48] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[49] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[50] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[51] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[52] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[53] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[54] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[55] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[56] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[57] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[58] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[59] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[60] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[61] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[62] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[63] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[64] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[65] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[66] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[67] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[68] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[69] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[70] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[71] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[72] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[73] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[74] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[75] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[76] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[77] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[78] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[79] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[80] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[81] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[82] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[83] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[84] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[85] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[86] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[87] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[88] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[89] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[90] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[91] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[92] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[93] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[94] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[95] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[96] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[97] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[98] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
WARNING: [Synth 8-7137] Register i_memory_reg[99] in module nn_classifier_wrapper has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/readout_ip.sv:139]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
WARNING: [Synth 8-7129] Port M0[17] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[16] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[14] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[13] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[11] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M0[4] in module layer2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[3] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[2] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[1] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[0] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWVALID in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[26] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[25] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[24] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[23] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[22] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[21] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[20] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[19] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[18] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[12] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[11] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[10] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[9] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[8] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[7] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[6] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[5] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[4] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[3] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[2] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[1] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[0] in module nn_classifier_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3206.352 ; gain = 408.738 ; free physical = 56944 ; free virtual = 204287
Synthesis current peak Physical Memory [PSS] (MB): peak = 2295.450; parent = 2147.100; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4179.434; parent = 3206.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3224.164 ; gain = 426.551 ; free physical = 56948 ; free virtual = 204290
Synthesis current peak Physical Memory [PSS] (MB): peak = 2296.126; parent = 2147.775; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4197.246; parent = 3224.168; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3224.164 ; gain = 426.551 ; free physical = 56949 ; free virtual = 204291
Synthesis current peak Physical Memory [PSS] (MB): peak = 2296.126; parent = 2147.775; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4197.246; parent = 3224.168; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3224.164 ; gain = 0.000 ; free physical = 56960 ; free virtual = 204302
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.883 ; gain = 0.000 ; free physical = 56988 ; free virtual = 204331
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3383.883 ; gain = 0.000 ; free physical = 56984 ; free virtual = 204327
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.883 ; gain = 586.270 ; free physical = 57055 ; free virtual = 204398
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.521; parent = 2252.170; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4356.965; parent = 3383.887; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.883 ; gain = 586.270 ; free physical = 57055 ; free virtual = 204398
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.521; parent = 2252.170; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4356.965; parent = 3383.887; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3383.883 ; gain = 586.270 ; free physical = 57055 ; free virtual = 204398
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.521; parent = 2252.170; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4356.965; parent = 3383.887; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
                  S_LOAD |                               01 |                              001
               S_COMPUTE |                               10 |                              010
                 S_STORE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'nn_classifier_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3383.883 ; gain = 586.270 ; free physical = 57133 ; free virtual = 204478
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.521; parent = 2252.170; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4356.965; parent = 3383.887; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 25    
	   2 Input    9 Bit       Adders := 50    
	   2 Input    8 Bit       Adders := 100   
	   2 Input    7 Bit       Adders := 200   
	   2 Input    6 Bit       Adders := 400   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 56    
	                8 Bit    Registers := 100   
	                7 Bit    Registers := 200   
	                6 Bit    Registers := 400   
	                5 Bit    Registers := 801   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 402   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design nn_classifier_wrapper has port config_AWREADY driven by constant 0
WARNING: [Synth 8-7129] Port config_AWADDR[3] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[2] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[1] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWADDR[0] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_AWVALID in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[26] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[25] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[24] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[23] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[22] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[21] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[20] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[19] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[18] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[12] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[11] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[10] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[9] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[8] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[7] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[6] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[5] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[4] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[3] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[2] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[1] in module nn_classifier_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_TDATA[0] in module nn_classifier_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 3383.883 ; gain = 586.270 ; free physical = 57212 ; free virtual = 204572
Synthesis current peak Physical Memory [PSS] (MB): peak = 2400.521; parent = 2252.170; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4356.965; parent = 3383.887; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+--------------------------------------------+---------------+----------------+
|Module Name    | RTL Object                                 | Depth x Width | Implemented As | 
+---------------+--------------------------------------------+---------------+----------------+
|layer0_N0      | M1r                                        | 64x1          | LUT            | 
|layer0_N1      | M1r                                        | 64x1          | LUT            | 
|layer0_N2      | M1r                                        | 64x1          | LUT            | 
|layer0_N3      | M1r                                        | 64x1          | LUT            | 
|layer0_N4      | M1r                                        | 64x1          | LUT            | 
|layer0_N5      | M1r                                        | 64x1          | LUT            | 
|layer0_N6      | M1r                                        | 64x1          | LUT            | 
|layer0_N7      | M1r                                        | 64x1          | LUT            | 
|layer0_N8      | M1r                                        | 64x1          | LUT            | 
|layer0_N9      | M1r                                        | 64x1          | LUT            | 
|layer0_N10     | M1r                                        | 64x1          | LUT            | 
|layer0_N11     | M1r                                        | 64x1          | LUT            | 
|layer0_N12     | M1r                                        | 64x1          | LUT            | 
|layer0_N13     | M1r                                        | 64x1          | LUT            | 
|layer0_N14     | M1r                                        | 64x1          | LUT            | 
|layer0_N15     | M1r                                        | 64x1          | LUT            | 
|layer0_N16     | M1r                                        | 64x1          | LUT            | 
|layer0_N17     | M1r                                        | 64x1          | LUT            | 
|layer0_N18     | M1r                                        | 64x1          | LUT            | 
|layer0_N19     | M1r                                        | 64x1          | LUT            | 
|layer0_N20     | M1r                                        | 64x1          | LUT            | 
|layer0_N21     | M1r                                        | 64x1          | LUT            | 
|layer0_N22     | M1r                                        | 64x1          | LUT            | 
|layer0_N23     | M1r                                        | 64x1          | LUT            | 
|layer0_N24     | M1r                                        | 64x1          | LUT            | 
|layer1_N0      | M1r                                        | 64x1          | LUT            | 
|layer1_N1      | M1r                                        | 64x1          | LUT            | 
|layer1_N2      | M1r                                        | 64x1          | LUT            | 
|layer1_N3      | M1r                                        | 64x1          | LUT            | 
|layer1_N4      | M1r                                        | 64x1          | LUT            | 
|layer1_N5      | M1r                                        | 64x1          | LUT            | 
|layer1_N6      | M1r                                        | 64x1          | LUT            | 
|layer1_N7      | M1r                                        | 64x1          | LUT            | 
|layer1_N8      | M1r                                        | 64x1          | LUT            | 
|layer1_N9      | M1r                                        | 64x1          | LUT            | 
|layer1_N10     | M1r                                        | 64x1          | LUT            | 
|layer1_N11     | M1r                                        | 64x1          | LUT            | 
|layer1_N12     | M1r                                        | 64x1          | LUT            | 
|layer1_N13     | M1r                                        | 64x1          | LUT            | 
|layer1_N14     | M1r                                        | 64x1          | LUT            | 
|layer1_N15     | M1r                                        | 64x1          | LUT            | 
|layer1_N16     | M1r                                        | 64x1          | LUT            | 
|layer1_N17     | M1r                                        | 64x1          | LUT            | 
|layer1_N18     | M1r                                        | 64x1          | LUT            | 
|layer1_N19     | M1r                                        | 64x1          | LUT            | 
|layer2_N0      | M1r                                        | 64x1          | LUT            | 
|layer2_N1      | M1r                                        | 64x1          | LUT            | 
|layer2_N2      | M1r                                        | 64x1          | LUT            | 
|layer2_N3      | M1r                                        | 64x1          | LUT            | 
|layer2_N4      | M1r                                        | 64x1          | LUT            | 
|layer3_N0      | M1r                                        | 32x2          | LUT            | 
|nn_accelerator | u_logicnet/layer0_inst/layer0_N3_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N0_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N1_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N2_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N3_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N4_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N5_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N6_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N7_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N8_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N9_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N10_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N11_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N12_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N13_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N14_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N15_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N16_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N17_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N18_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer1_inst/layer1_N19_inst/M1r | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer2_inst/layer2_N0_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer2_inst/layer2_N1_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer2_inst/layer2_N2_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer2_inst/layer2_N3_inst/M1r  | 64x1          | LUT            | 
|nn_accelerator | u_logicnet/layer2_inst/layer2_N4_inst/M1r  | 64x1          | LUT            | 
+---------------+--------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 3723.289 ; gain = 925.676 ; free physical = 56687 ; free virtual = 204046
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.875; parent = 2763.526; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.371; parent = 3723.293; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3750.289 ; gain = 952.676 ; free physical = 56674 ; free virtual = 204033
Synthesis current peak Physical Memory [PSS] (MB): peak = 2938.730; parent = 2790.382; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4723.371; parent = 3750.293; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 3823.344 ; gain = 1025.730 ; free physical = 56592 ; free virtual = 203950
Synthesis current peak Physical Memory [PSS] (MB): peak = 2947.934; parent = 2799.585; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4796.426; parent = 3823.348; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56595 ; free virtual = 203954
Synthesis current peak Physical Memory [PSS] (MB): peak = 2948.434; parent = 2800.085; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56595 ; free virtual = 203955
Synthesis current peak Physical Memory [PSS] (MB): peak = 2948.449; parent = 2800.101; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56598 ; free virtual = 203958
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.129; parent = 2801.780; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56606 ; free virtual = 203965
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.189; parent = 2801.843; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56612 ; free virtual = 203972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.189; parent = 2801.843; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56612 ; free virtual = 203972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.189; parent = 2801.843; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_i0/reduce_layer73_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|nn_classifier_wrapper | u_nn_accelerator/u_sum_signed_q0/reduce_layer73_reg[8] | 4      | 9     | YES          | NO                 | YES               | 9      | 0       | 
+----------------------+--------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   498|
|3     |LUT1   |   400|
|4     |LUT2   |  3201|
|5     |LUT3   |   406|
|6     |LUT4   |   699|
|7     |LUT5   |   821|
|8     |LUT6   |   995|
|9     |SRL16E |    18|
|10    |FDCE   |    31|
|11    |FDRE   |  9667|
|12    |IBUF   |    14|
|13    |OBUF   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3836.219 ; gain = 1038.605 ; free physical = 56613 ; free virtual = 203973
Synthesis current peak Physical Memory [PSS] (MB): peak = 2950.189; parent = 2801.843; children = 148.351
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4809.301; parent = 3836.223; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 3836.219 ; gain = 878.887 ; free physical = 56642 ; free virtual = 204002
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 3836.227 ; gain = 1038.605 ; free physical = 56642 ; free virtual = 204002
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3848.188 ; gain = 0.000 ; free physical = 56764 ; free virtual = 204123
INFO: [Netlist 29-17] Analyzing 513 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3879.137 ; gain = 0.000 ; free physical = 56794 ; free virtual = 204153
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances

Synth Design complete, checksum: aa42d6b1
INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 163 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:24 . Memory (MB): peak = 3879.137 ; gain = 2175.711 ; free physical = 56973 ; free virtual = 204332
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/synth_1/nn_classifier_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nn_classifier_wrapper_utilization_synth.rpt -pb nn_classifier_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 06:55:04 2025...
[Tue Nov 11 06:55:08 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:11 ; elapsed = 00:01:37 . Memory (MB): peak = 1728.500 ; gain = 0.000 ; free physical = 59479 ; free virtual = 206818
# launch_runs impl_1 -jobs 4
[Tue Nov 11 06:55:08 2025] Launched impl_1...
Run output will be captured here: /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Nov 11 06:55:08 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log nn_classifier_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nn_classifier_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source nn_classifier_wrapper.tcl -notrace
Command: link_design -top nn_classifier_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2800.121 ; gain = 0.000 ; free physical = 57588 ; free virtual = 204927
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/quantum-net-final/area-opt/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.023 ; gain = 0.000 ; free physical = 57482 ; free virtual = 204820
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2868.023 ; gain = 1159.566 ; free physical = 57482 ; free virtual = 204820
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2959.805 ; gain = 91.781 ; free physical = 57470 ; free virtual = 204809

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15366858a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3282.617 ; gain = 322.812 ; free physical = 57266 ; free virtual = 204605

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5675 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e6ada269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3557.508 ; gain = 0.000 ; free physical = 57020 ; free virtual = 204358
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e6ada269

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3557.508 ; gain = 0.000 ; free physical = 57020 ; free virtual = 204358
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11e1e3b3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3557.508 ; gain = 0.000 ; free physical = 57020 ; free virtual = 204358
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 11e1e3b3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3589.523 ; gain = 32.016 ; free physical = 57020 ; free virtual = 204358
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11e1e3b3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3589.523 ; gain = 32.016 ; free physical = 57020 ; free virtual = 204358
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11e1e3b3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3589.523 ; gain = 32.016 ; free physical = 57020 ; free virtual = 204358
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.523 ; gain = 0.000 ; free physical = 57022 ; free virtual = 204360
Ending Logic Optimization Task | Checksum: 16ac876a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3589.523 ; gain = 32.016 ; free physical = 57022 ; free virtual = 204360

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16ac876a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.523 ; gain = 0.000 ; free physical = 57022 ; free virtual = 204360

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16ac876a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.523 ; gain = 0.000 ; free physical = 57022 ; free virtual = 204360

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.523 ; gain = 0.000 ; free physical = 57022 ; free virtual = 204360
Ending Netlist Obfuscation Task | Checksum: 16ac876a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.523 ; gain = 0.000 ; free physical = 57022 ; free virtual = 204360
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.523 ; gain = 721.500 ; free physical = 57022 ; free virtual = 204360
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_classifier_wrapper_drc_opted.rpt -pb nn_classifier_wrapper_drc_opted.pb -rpx nn_classifier_wrapper_drc_opted.rpx
Command: report_drc -file nn_classifier_wrapper_drc_opted.rpt -pb nn_classifier_wrapper_drc_opted.pb -rpx nn_classifier_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3684.242 ; gain = 0.000 ; free physical = 56747 ; free virtual = 204088
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fa9248cd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3684.242 ; gain = 0.000 ; free physical = 56747 ; free virtual = 204088
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3684.242 ; gain = 0.000 ; free physical = 56747 ; free virtual = 204088

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 102b0893e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 4707.281 ; gain = 1023.039 ; free physical = 55997 ; free virtual = 203338

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19f76afc4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4746.324 ; gain = 1062.082 ; free physical = 55849 ; free virtual = 203189

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19f76afc4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4746.324 ; gain = 1062.082 ; free physical = 55849 ; free virtual = 203189
Phase 1 Placer Initialization | Checksum: 19f76afc4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 4746.324 ; gain = 1062.082 ; free physical = 55857 ; free virtual = 203197

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1e189fb13

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 4746.324 ; gain = 1062.082 ; free physical = 56051 ; free virtual = 203391

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1e189fb13

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 4746.324 ; gain = 1062.082 ; free physical = 56024 ; free virtual = 203364

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1e189fb13

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4799.688 ; gain = 1115.445 ; free physical = 55792 ; free virtual = 203132

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 177af4ce0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4829.703 ; gain = 1145.461 ; free physical = 55794 ; free virtual = 203134

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 177af4ce0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4829.703 ; gain = 1145.461 ; free physical = 55794 ; free virtual = 203134
Phase 2.1.1 Partition Driven Placement | Checksum: 177af4ce0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4829.703 ; gain = 1145.461 ; free physical = 55794 ; free virtual = 203134
Phase 2.1 Floorplanning | Checksum: 14ab7da71

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4829.703 ; gain = 1145.461 ; free physical = 55794 ; free virtual = 203134

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14ab7da71

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4829.703 ; gain = 1145.461 ; free physical = 55794 ; free virtual = 203134

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b0e28efb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4829.703 ; gain = 1145.461 ; free physical = 55794 ; free virtual = 203134

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c434ce95

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55884 ; free virtual = 203228

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4939.734 ; gain = 0.000 ; free physical = 55878 ; free virtual = 203222
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4939.734 ; gain = 0.000 ; free physical = 55864 ; free virtual = 203208

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     3  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1cf0667e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55873 ; free virtual = 203217
Phase 2.4 Global Placement Core | Checksum: 20ab36eab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55682 ; free virtual = 203025
Phase 2 Global Placement | Checksum: 20ab36eab

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55682 ; free virtual = 203025

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 255c84e46

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55696 ; free virtual = 203039

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bc949c99

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55689 ; free virtual = 203032

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1130df981

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55669 ; free virtual = 203013

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1ed30606c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55669 ; free virtual = 203013

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 10137b149

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55664 ; free virtual = 203005
Phase 3.3.3 Slice Area Swap | Checksum: 10137b149

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55654 ; free virtual = 202995
Phase 3.3 Small Shape DP | Checksum: 25332ce7b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55650 ; free virtual = 202990

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 27a88dfce

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55648 ; free virtual = 202988

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2aaf5e0ac

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55648 ; free virtual = 202989

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bd228443

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55721 ; free virtual = 203061
Phase 3 Detail Placement | Checksum: 1bd228443

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 4939.734 ; gain = 1255.492 ; free physical = 55721 ; free virtual = 203061

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22c3ec4e0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.887 | TNS=-2203.355 |
Phase 1 Physical Synthesis Initialization | Checksum: 2bd62b881

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4960.730 ; gain = 0.000 ; free physical = 55555 ; free virtual = 202899
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21d5ff5ee

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4960.730 ; gain = 0.000 ; free physical = 55555 ; free virtual = 202899
Phase 4.1.1.1 BUFG Insertion | Checksum: 22c3ec4e0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 4960.730 ; gain = 1276.488 ; free physical = 55555 ; free virtual = 202899

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.824. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ef69104f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 4960.730 ; gain = 1276.488 ; free physical = 56022 ; free virtual = 203363

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 4960.730 ; gain = 1276.488 ; free physical = 56025 ; free virtual = 203366
Phase 4.1 Post Commit Optimization | Checksum: 1ef69104f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:14 . Memory (MB): peak = 4960.730 ; gain = 1276.488 ; free physical = 56025 ; free virtual = 203366
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55872 ; free virtual = 203213

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 281c6d334

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.730 ; gain = 1353.488 ; free physical = 55882 ; free virtual = 203223

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 281c6d334

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.730 ; gain = 1353.488 ; free physical = 55882 ; free virtual = 203223
Phase 4.3 Placer Reporting | Checksum: 281c6d334

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.730 ; gain = 1353.488 ; free physical = 55882 ; free virtual = 203223

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55882 ; free virtual = 203223

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.730 ; gain = 1353.488 ; free physical = 55882 ; free virtual = 203223
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cb25a465

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.730 ; gain = 1353.488 ; free physical = 55882 ; free virtual = 203223
Ending Placer Task | Checksum: e5f5f269

Time (s): cpu = 00:01:40 ; elapsed = 00:01:19 . Memory (MB): peak = 5037.730 ; gain = 1353.488 ; free physical = 55882 ; free virtual = 203223
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:20 . Memory (MB): peak = 5037.730 ; gain = 1362.395 ; free physical = 56034 ; free virtual = 203375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 56027 ; free virtual = 203384
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nn_classifier_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 56006 ; free virtual = 203351
INFO: [runtcl-4] Executing : report_utilization -file nn_classifier_wrapper_utilization_placed.rpt -pb nn_classifier_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nn_classifier_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.22 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55999 ; free virtual = 203344
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 56013 ; free virtual = 203358
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.73s |  WALL: 0.81s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 56013 ; free virtual = 203358

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-2037.813 |
Phase 1 Physical Synthesis Initialization | Checksum: 193dfdc9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55820 ; free virtual = 203165
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-2037.813 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 193dfdc9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55822 ; free virtual = 203168

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-2037.813 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[222][3].  Re-placed instance q_memory_reg[222][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[222][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-2037.763 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[222][4].  Re-placed instance q_memory_reg[222][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[222][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-2037.713 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[94][3].  Re-placed instance q_memory_reg[94][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[94][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.770 | TNS=-2037.672 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[94][4].  Re-placed instance q_memory_reg[94][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[94][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.767 | TNS=-2037.631 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[211][3].  Re-placed instance q_memory_reg[211][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[211][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.767 | TNS=-2037.618 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[211][4].  Re-placed instance q_memory_reg[211][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[211][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.766 | TNS=-2037.605 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[210][2].  Re-placed instance i_memory_reg[210][2]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[210][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.766 | TNS=-2037.558 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[210][0].  Re-placed instance q_memory_reg[210][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[210][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.761 | TNS=-2037.511 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[208][1].  Re-placed instance q_memory_reg[208][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[208][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.761 | TNS=-2037.481 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[208][2].  Re-placed instance q_memory_reg[208][2]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[208][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.757 | TNS=-2037.451 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[221][1].  Re-placed instance i_memory_reg[221][1]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[221][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.757 | TNS=-2037.429 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[221][3].  Re-placed instance i_memory_reg[221][3]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[221][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.757 | TNS=-2037.407 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[221][0].  Re-placed instance q_memory_reg[221][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[221][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.757 | TNS=-2037.404 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[221][4].  Re-placed instance q_memory_reg[221][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[221][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-2037.401 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[211][0].  Re-placed instance i_memory_reg[211][0]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[211][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-2037.398 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[211][1].  Re-placed instance i_memory_reg[211][1]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[211][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-2037.395 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[211][2].  Re-placed instance i_memory_reg[211][2]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[211][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.756 | TNS=-2037.392 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[211][0].  Re-placed instance q_memory_reg[211][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[211][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.755 | TNS=-2037.389 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[221][0].  Re-placed instance i_memory_reg[221][0]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[221][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.755 | TNS=-2037.388 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[221][2].  Re-placed instance i_memory_reg[221][2]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[221][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.755 | TNS=-2037.387 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[221][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net load_count[9].  Re-placed instance load_count_reg[9]
INFO: [Physopt 32-735] Processed net load_count[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.754 | TNS=-1988.132 |
INFO: [Physopt 32-702] Processed net q_memory_reg_n_0_[211][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net load_count[2].  Re-placed instance load_count_reg[2]
INFO: [Physopt 32-735] Processed net load_count[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.716 | TNS=-1972.079 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[269][3].  Re-placed instance q_memory_reg[269][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[269][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.716 | TNS=-1972.042 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[269][4].  Re-placed instance q_memory_reg[269][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[269][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-1972.005 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[274][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_count[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 60 pins.
INFO: [Physopt 32-735] Processed net i_memory[0][4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.705 | TNS=-1959.353 |
INFO: [Physopt 32-663] Processed net load_count[7].  Re-placed instance load_count_reg[7]
INFO: [Physopt 32-735] Processed net load_count[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.700 | TNS=-1958.067 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 62 pins.
INFO: [Physopt 32-735] Processed net i_memory[128][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1946.335 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[290][0].  Re-placed instance q_memory_reg[290][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[290][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1946.291 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[290][2].  Re-placed instance q_memory_reg[290][2]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[290][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1946.247 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[290][4].  Re-placed instance q_memory_reg[290][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[290][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1946.203 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[95][0].  Re-placed instance i_memory_reg[95][0]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[95][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1946.080 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[95][0].  Re-placed instance q_memory_reg[95][0]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[95][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1945.957 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1945.957 |
Phase 3 Critical Path Optimization | Checksum: 23912ab62

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55868 ; free virtual = 203213

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1945.957 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[95][1].  Re-placed instance q_memory_reg[95][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[95][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.698 | TNS=-1945.940 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[95][2].  Re-placed instance q_memory_reg[95][2]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[95][2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.697 | TNS=-1945.923 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[221][4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_count[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net i_memory[221][4]_i_1_n_0. Critical path length was reduced through logic transformation on cell i_memory[221][4]_i_1_comp.
INFO: [Physopt 32-735] Processed net i_memory[92][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-1946.408 |
INFO: [Physopt 32-663] Processed net i_memory_reg_n_0_[290][4].  Re-placed instance i_memory_reg[290][4]
INFO: [Physopt 32-735] Processed net i_memory_reg_n_0_[290][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-1946.366 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[290][1].  Re-placed instance q_memory_reg[290][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[290][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-1946.334 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[290][3].  Re-placed instance q_memory_reg[290][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[290][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.691 | TNS=-1946.302 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[269][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net i_memory[269][4]_i_1_n_0. Critical path length was reduced through logic transformation on cell i_memory[269][4]_i_1_comp.
INFO: [Physopt 32-735] Processed net i_memory[268][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.690 | TNS=-1944.853 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[62][4].  Re-placed instance q_memory_reg[62][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[62][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-1944.707 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[217][3].  Re-placed instance q_memory_reg[217][3]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[217][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-1944.657 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[217][4].  Re-placed instance q_memory_reg[217][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[217][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.683 | TNS=-1944.607 |
INFO: [Physopt 32-702] Processed net i_memory_reg_n_0_[274][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net current_state_reg[1].  Re-placed instance FSM_sequential_current_state_reg[1]
INFO: [Physopt 32-735] Processed net current_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.678 | TNS=-1938.172 |
INFO: [Physopt 32-702] Processed net q_memory_reg_n_0_[95][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_count[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 42 pins.
INFO: [Physopt 32-735] Processed net i_memory[92][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.675 | TNS=-1935.572 |
INFO: [Physopt 32-702] Processed net q_memory_reg_n_0_[211][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net load_count[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 62 pins.
INFO: [Physopt 32-735] Processed net i_memory[80][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.670 | TNS=-1932.633 |
INFO: [Physopt 32-702] Processed net load_count[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_memory[0][4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net i_memory[274][4]_i_1_n_0.  Re-placed instance i_memory[274][4]_i_1
INFO: [Physopt 32-735] Processed net i_memory[274][4]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.667 | TNS=-1932.223 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[92][1].  Re-placed instance q_memory_reg[92][1]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[92][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.667 | TNS=-1932.220 |
INFO: [Physopt 32-663] Processed net q_memory_reg_n_0_[92][4].  Re-placed instance q_memory_reg[92][4]
INFO: [Physopt 32-735] Processed net q_memory_reg_n_0_[92][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-1932.216 |
INFO: [Physopt 32-702] Processed net q_memory_reg_n_0_[290][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 46 pins.
INFO: [Physopt 32-735] Processed net i_memory[288][4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-1929.417 |
INFO: [Physopt 32-702] Processed net q_memory_reg_n_0_[92][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net i_memory[92][4]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ap_clk_IBUF_inst/OUT. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ap_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.664 | TNS=-1929.417 |
Phase 4 Critical Path Optimization | Checksum: 189088120

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55992 ; free virtual = 203337
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55992 ; free virtual = 203337
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55968 ; free virtual = 203314
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.664 | TNS=-1929.417 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.119  |        108.396  |            0  |              0  |                    49  |           0  |           2  |  00:00:09  |
|  Total          |          0.119  |        108.396  |            0  |              0  |                    49  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55978 ; free virtual = 203323
Ending Physical Synthesis Task | Checksum: 18b5107f0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55978 ; free virtual = 203323
INFO: [Common 17-83] Releasing license: Implementation
254 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 56026 ; free virtual = 203372
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55998 ; free virtual = 203358
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e98b96df ConstDB: 0 ShapeSum: 7d1e59b8 RouteDB: 160affd4
Nodegraph reading from file.  Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.76 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55779 ; free virtual = 203127
Post Restoration Checksum: NetGraph: 2832baaf NumContArr: c112b07c Constraints: 7675560b Timing: 0
Phase 1 Build RT Design | Checksum: 15fbac136

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55812 ; free virtual = 203161

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15fbac136

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55754 ; free virtual = 203104

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15fbac136

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 5037.730 ; gain = 0.000 ; free physical = 55755 ; free virtual = 203104

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: fafa0719

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5134.898 ; gain = 97.168 ; free physical = 55646 ; free virtual = 202995

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b5c88487

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 5134.898 ; gain = 97.168 ; free physical = 55652 ; free virtual = 203002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.522 | TNS=-1273.476| WHS=-0.032 | THS=-0.385 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10705
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9878
  Number of Partially Routed Nets     = 827
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a1ab3194

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 5146.727 ; gain = 108.996 ; free physical = 55600 ; free virtual = 202949

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a1ab3194

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5146.727 ; gain = 108.996 ; free physical = 55600 ; free virtual = 202950
Phase 3 Initial Routing | Checksum: 29917f2a4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 5146.727 ; gain = 108.996 ; free physical = 55571 ; free virtual = 202920
INFO: [Route 35-580] Design has 8 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                        |
+====================+===================+============================================================+
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_i0/reduce_layer115_reg[5]/D  |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_i0/reduce_layer115_reg[3]/D  |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_i0/reduce_layer115_reg[4]/D  |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer1162_reg[5]/D |
| ap_clk             | ap_clk            | u_nn_accelerator/u_sum_signed_q0/reduce_layer13_reg[3]/D   |
+--------------------+-------------------+------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1174
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.799 | TNS=-2128.855| WHS=-0.004 | THS=-0.004 |

Phase 4.1 Global Iteration 0 | Checksum: 2639ecf74

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55692 ; free virtual = 203041

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.720 | TNS=-2049.007| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 261902220

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55713 ; free virtual = 203063

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.736 | TNS=-2028.196| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f651f591

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55748 ; free virtual = 203097
Phase 4 Rip-up And Reroute | Checksum: 1f651f591

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55748 ; free virtual = 203097

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b98e145d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55757 ; free virtual = 203106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.720 | TNS=-2049.007| WHS=0.013  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1f5f2b58c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55762 ; free virtual = 203112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.720 | TNS=-2049.007| WHS=0.013  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e0d47441

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55749 ; free virtual = 203099

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0d47441

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55751 ; free virtual = 203101
Phase 5 Delay and Skew Optimization | Checksum: 1e0d47441

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55752 ; free virtual = 203101

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1978d1d5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55757 ; free virtual = 203106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.719 | TNS=-2051.942| WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1978d1d5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55757 ; free virtual = 203106
Phase 6 Post Hold Fix | Checksum: 1978d1d5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55757 ; free virtual = 203106

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.504875 %
  Global Horizontal Routing Utilization  = 0.518823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.0516%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.6066%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.8846%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 53.8462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e88c6815

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55757 ; free virtual = 203106

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e88c6815

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55757 ; free virtual = 203106

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e88c6815

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55766 ; free virtual = 203115

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1e88c6815

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55776 ; free virtual = 203125

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.719 | TNS=-2051.942| WHS=0.013  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1e88c6815

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55778 ; free virtual = 203127
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.719 | TNS=-2047.532 | WHS=0.013 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1e88c6815

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55817 ; free virtual = 203167
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.719 | TNS=-2047.532 | WHS=0.013 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -0.718. Path group: ap_clk. Processed net: q_memory_reg_n_0_[280][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.718. Path group: ap_clk. Processed net: q_memory_reg_n_0_[309][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.717. Path group: ap_clk. Processed net: q_memory_reg_n_0_[31][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.714. Path group: ap_clk. Processed net: i_memory_reg_n_0_[336][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.714. Path group: ap_clk. Processed net: q_memory_reg_n_0_[306][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.713. Path group: ap_clk. Processed net: q_memory_reg_n_0_[392][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.702. Path group: ap_clk. Processed net: i_memory_reg_n_0_[392][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.699. Path group: ap_clk. Processed net: q_memory_reg_n_0_[23][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.698. Path group: ap_clk. Processed net: i_memory_reg_n_0_[70][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.691. Path group: ap_clk. Processed net: q_memory_reg_n_0_[305][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.687. Path group: ap_clk. Processed net: i_memory_reg_n_0_[337][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.686. Path group: ap_clk. Processed net: q_memory_reg_n_0_[280][2].
INFO: [Physopt 32-952] Improved path group WNS = -0.684. Path group: ap_clk. Processed net: i_memory_reg_n_0_[336][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.684. Path group: ap_clk. Processed net: q_memory_reg_n_0_[97][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.683. Path group: ap_clk. Processed net: q_memory_reg_n_0_[303][1].
INFO: [Physopt 32-952] Improved path group WNS = -0.683. Path group: ap_clk. Processed net: i_memory_reg_n_0_[70][0].
INFO: [Physopt 32-952] Improved path group WNS = -0.682. Path group: ap_clk. Processed net: q_memory_reg_n_0_[31][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.682. Path group: ap_clk. Processed net: i_memory_reg_n_0_[336][0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.682 | TNS=-2043.298 | WHS=0.013 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 14db9d7dd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55814 ; free virtual = 203163
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5162.734 ; gain = 0.000 ; free physical = 55818 ; free virtual = 203167
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.682 | TNS=-2043.298 | WHS=0.013 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1983fd7c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55823 ; free virtual = 203172
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55924 ; free virtual = 203273
INFO: [Common 17-83] Releasing license: Implementation
297 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:28 . Memory (MB): peak = 5162.734 ; gain = 125.004 ; free physical = 55924 ; free virtual = 203274
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 5162.941 ; gain = 0.207 ; free physical = 55890 ; free virtual = 203256
INFO: [Common 17-1381] The checkpoint '/mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nn_classifier_wrapper_drc_routed.rpt -pb nn_classifier_wrapper_drc_routed.pb -rpx nn_classifier_wrapper_drc_routed.rpx
Command: report_drc -file nn_classifier_wrapper_drc_routed.rpt -pb nn_classifier_wrapper_drc_routed.pb -rpx nn_classifier_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nn_classifier_wrapper_methodology_drc_routed.rpt -pb nn_classifier_wrapper_methodology_drc_routed.pb -rpx nn_classifier_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nn_classifier_wrapper_methodology_drc_routed.rpt -pb nn_classifier_wrapper_methodology_drc_routed.pb -rpx nn_classifier_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /mnt/vault1/mfaroo19/quantum-net-final/area-opt/area-opt-classifer/area-opt-classifier.runs/impl_1/nn_classifier_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nn_classifier_wrapper_power_routed.rpt -pb nn_classifier_wrapper_power_summary_routed.pb -rpx nn_classifier_wrapper_power_routed.rpx
Command: report_power -file nn_classifier_wrapper_power_routed.rpt -pb nn_classifier_wrapper_power_summary_routed.pb -rpx nn_classifier_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
309 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nn_classifier_wrapper_route_status.rpt -pb nn_classifier_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file nn_classifier_wrapper_timing_summary_routed.rpt -pb nn_classifier_wrapper_timing_summary_routed.pb -rpx nn_classifier_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nn_classifier_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nn_classifier_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nn_classifier_wrapper_bus_skew_routed.rpt -pb nn_classifier_wrapper_bus_skew_routed.pb -rpx nn_classifier_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 06:57:47 2025...
[Tue Nov 11 06:57:53 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.78 ; elapsed = 00:02:45 . Memory (MB): peak = 1728.500 ; gain = 0.000 ; free physical = 59463 ; free virtual = 206821
# open_run impl_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2800.414 ; gain = 0.000 ; free physical = 58331 ; free virtual = 205690
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3251.875 ; gain = 26.812 ; free physical = 57943 ; free virtual = 205301
Restored from archive | CPU: 0.540000 secs | Memory: 13.459991 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3251.875 ; gain = 26.812 ; free physical = 57943 ; free virtual = 205301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3631.453 ; gain = 0.000 ; free physical = 57661 ; free virtual = 205019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3631.453 ; gain = 1902.953 ; free physical = 57661 ; free virtual = 205019
# report_utilization -file ./util_project.rpt
# report_timing_summary -file ./timing_project.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# save_project
ERROR: [Common 17-163] Missing value for option 'name', please type 'save_project_as -help' for usage info.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 11 06:58:15 2025...
