<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3487" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3487{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3487{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3487{left:275px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3487{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_3487{left:152px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_3487{left:70px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3487{left:70px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3487{left:70px;bottom:1027px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t9_3487{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3487{left:70px;bottom:993px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_3487{left:70px;bottom:970px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tc_3487{left:70px;bottom:953px;letter-spacing:-0.16px;word-spacing:-1.3px;}
#td_3487{left:70px;bottom:936px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_3487{left:70px;bottom:920px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tf_3487{left:70px;bottom:903px;letter-spacing:-0.17px;word-spacing:-1.21px;}
#tg_3487{left:70px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_3487{left:70px;bottom:869px;letter-spacing:-0.26px;}
#ti_3487{left:70px;bottom:843px;}
#tj_3487{left:96px;bottom:846px;letter-spacing:-0.17px;word-spacing:-1.31px;}
#tk_3487{left:96px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3487{left:70px;bottom:803px;}
#tm_3487{left:96px;bottom:807px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tn_3487{left:96px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3487{left:96px;bottom:773px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3487{left:96px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#tq_3487{left:70px;bottom:698px;letter-spacing:0.13px;}
#tr_3487{left:152px;bottom:698px;letter-spacing:0.15px;word-spacing:0.01px;}
#ts_3487{left:70px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3487{left:70px;bottom:658px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#tu_3487{left:70px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tv_3487{left:70px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tw_3487{left:70px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3487{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ty_3487{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3487{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3487{left:70px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3487{left:70px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3487{left:70px;bottom:459px;letter-spacing:0.14px;}
#t13_3487{left:152px;bottom:459px;letter-spacing:0.15px;}
#t14_3487{left:70px;bottom:437px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t15_3487{left:70px;bottom:420px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t16_3487{left:70px;bottom:403px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t17_3487{left:70px;bottom:335px;letter-spacing:0.16px;}
#t18_3487{left:151px;bottom:335px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t19_3487{left:70px;bottom:310px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_3487{left:70px;bottom:293px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1b_3487{left:70px;bottom:276px;letter-spacing:-0.17px;word-spacing:-1.08px;}
#t1c_3487{left:70px;bottom:260px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#t1d_3487{left:70px;bottom:243px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1e_3487{left:70px;bottom:226px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_3487{left:70px;bottom:209px;letter-spacing:-0.17px;word-spacing:-1.17px;}
#t1g_3487{left:651px;bottom:216px;}
#t1h_3487{left:665px;bottom:209px;letter-spacing:-0.12px;word-spacing:-1.23px;}
#t1i_3487{left:70px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1j_3487{left:70px;bottom:168px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#t1k_3487{left:70px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3487{left:70px;bottom:134px;letter-spacing:-0.19px;word-spacing:-0.38px;}

.s1_3487{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3487{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3487{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3487{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3487{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3487{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3487{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3487" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3487Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3487" style="-webkit-user-select: none;"><object width="935" height="1210" data="3487/3487.svg" type="image/svg+xml" id="pdf3487" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3487" class="t s1_3487">Vol. 3A </span><span id="t2_3487" class="t s1_3487">14-9 </span>
<span id="t3_3487" class="t s2_3487">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_3487" class="t s3_3487">14.5.3 </span><span id="t5_3487" class="t s3_3487">Enable the Use Of XSAVE Feature Set And XSAVE State Components </span>
<span id="t6_3487" class="t s4_3487">Operating systems need to enable the use of XSAVE feature set by writing to CR4.OSXSAVE[bit 18] to enable </span>
<span id="t7_3487" class="t s4_3487">XSETBV/XGETBV instructions to access XCR0 and to support processor extended state management using </span>
<span id="t8_3487" class="t s4_3487">XSAVE/XRSTOR. When the XSAVE feature set is enabled, all enumerated XSAVE sub features such as optimized </span>
<span id="t9_3487" class="t s4_3487">save, compaction, and supervisor state support are also enabled. Operating systems also need to enable the </span>
<span id="ta_3487" class="t s4_3487">XSAVE state components in XCR0 using the XSETBV instruction. </span>
<span id="tb_3487" class="t s4_3487">XSAVE state components can subsequently be disabled in XCR0. However, disabling state components of AVX or </span>
<span id="tc_3487" class="t s4_3487">AVX-512 that are not in initial configuration may incur power and performance penalty on SSE and AVX instructions </span>
<span id="td_3487" class="t s4_3487">respectively. If AVX state is disabled when it is not in its initial configuration, subsequent SSE instructions may </span>
<span id="te_3487" class="t s4_3487">incur a penalty. If AVX-512 state is disabled when it is not in its initial configuration, subsequent SSE and AVX </span>
<span id="tf_3487" class="t s4_3487">instructions may incur a penalty. It is recommended that the operating systems and VMM set AVX or AVX-512 state </span>
<span id="tg_3487" class="t s4_3487">components to their initial configuration before disabling them. This can be achieved by one of the two methods </span>
<span id="th_3487" class="t s4_3487">below. </span>
<span id="ti_3487" class="t s5_3487">• </span><span id="tj_3487" class="t s4_3487">Using XRSTOR: Operating system or VMM can set the state of AVX or AVX-512 state components using XRSTOR </span>
<span id="tk_3487" class="t s4_3487">instruction before disabling them in XCR0. </span>
<span id="tl_3487" class="t s5_3487">• </span><span id="tm_3487" class="t s4_3487">Using VZEROUPPER: Operating system or VMM can set AVX and AVX-512 state components to their initial </span>
<span id="tn_3487" class="t s4_3487">configuration using VZEROUPPER instruction before disabling them in XCR0. Note that this will set both AVX </span>
<span id="to_3487" class="t s4_3487">and AVX-512 state components to their initial configuration. If the intent is to only disable AVX-512 state, </span>
<span id="tp_3487" class="t s4_3487">Operating system or VMM will need to save AVX state before executing VZEROUPPER and restore it afterwards. </span>
<span id="tq_3487" class="t s3_3487">14.5.4 </span><span id="tr_3487" class="t s3_3487">Provide an Initialization for the XSAVE State Components </span>
<span id="ts_3487" class="t s4_3487">The XSAVE header of a newly allocated XSAVE area should be initialized to all zeroes before saving context. An </span>
<span id="tt_3487" class="t s4_3487">operating system may choose to establish beginning state-component values for a task by executing XRSTOR from </span>
<span id="tu_3487" class="t s4_3487">an XSAVE area that the OS has configured. If it is desired to begin state component i in its initial configuration, the </span>
<span id="tv_3487" class="t s4_3487">OS should clear bit i in the XSTATE_BV field in the XSAVE header; otherwise, it should set that bit and place the </span>
<span id="tw_3487" class="t s4_3487">desired beginning value in the appropriate location in the XSAVE area. </span>
<span id="tx_3487" class="t s4_3487">When a buffer is allocated for compacted size, software must ensure that the XCOMP_BV field is setup correctly </span>
<span id="ty_3487" class="t s4_3487">before restoring from the buffer. Bit 63 of the XCOMP_BV field indicates that the save area is in the compacted </span>
<span id="tz_3487" class="t s4_3487">format and the remaining bits indicate the states that have space allocated in the save area. If the buffer is first </span>
<span id="t10_3487" class="t s4_3487">used to save the state in compacted format, then the save instructions will setup the XCOMP_BV field appropri- </span>
<span id="t11_3487" class="t s4_3487">ately. If the buffer is first used to restore the state, then software must set up the XCOMP_BV field. </span>
<span id="t12_3487" class="t s3_3487">14.5.5 </span><span id="t13_3487" class="t s3_3487">Providing the Required Exception Handlers </span>
<span id="t14_3487" class="t s4_3487">Instructions part of each XSAVE managed features may generate exceptions and operating system may need to </span>
<span id="t15_3487" class="t s4_3487">enable such exceptions and provide handlers for them. Section 14.8 describes feature specific OS requirements for </span>
<span id="t16_3487" class="t s4_3487">each XSAVE managed features. </span>
<span id="t17_3487" class="t s6_3487">14.6 </span><span id="t18_3487" class="t s6_3487">INTEROPERABILITY OF THE XSAVE FEATURE SET AND FXSAVE/FXRSTOR </span>
<span id="t19_3487" class="t s4_3487">The FXSAVE instruction writes x87 FPU and SSE state information to a 512-byte FXSAVE save area. FXRSTOR </span>
<span id="t1a_3487" class="t s4_3487">restores the processor’s x87 FPU and SSE states from an FXSAVE area. The XSAVE features set supports x87 FPU </span>
<span id="t1b_3487" class="t s4_3487">and SSE states using the same layout as the FXSAVE area to provide interoperability of FXSAVE versus XSAVE, and </span>
<span id="t1c_3487" class="t s4_3487">FXRSTOR versus XRSTOR. The XSAVE feature set allows system software to manage SSE state independent of x87 </span>
<span id="t1d_3487" class="t s4_3487">FPU states. Thus system software that had been using FXSAVE and FXRSTOR to manage x87 FPU and SSE states </span>
<span id="t1e_3487" class="t s4_3487">can transition to using the XSAVE feature set to manage x87 FPU, SSE, and other processor extended states in a </span>
<span id="t1f_3487" class="t s4_3487">systematic and forward-looking manner. See Section 10.5 and Chapter 13 of the Intel </span>
<span id="t1g_3487" class="t s7_3487">® </span>
<span id="t1h_3487" class="t s4_3487">64 and IA-32 Architectures </span>
<span id="t1i_3487" class="t s4_3487">Software Developer’s Manual, Volume 1, for more details. </span>
<span id="t1j_3487" class="t s4_3487">System software can implement forward-looking processor extended state management using the XSAVE feature </span>
<span id="t1k_3487" class="t s4_3487">set. In this case, system software must specify the bit vector mask in EDX:EAX appropriately when executing </span>
<span id="t1l_3487" class="t s4_3487">XSAVE/XRSTOR instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
