// Seed: 13960896
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri0 id_2,
    output tri id_3,
    input wire id_4,
    output wor id_5,
    output wire id_6
);
  id_8 :
  assert property (@(posedge 1 or posedge id_0 ==? ~id_1) 1)
  else;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6,
    input wand id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10
    , id_15,
    input supply1 id_11,
    input wand id_12,
    input tri id_13
);
  assign id_2 = id_9;
  assign id_2 = id_4;
  module_0(
      id_8, id_11, id_2, id_6, id_9, id_2, id_2
  );
  assign id_15 = "";
endmodule
