{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Building a Bitstream\n",
    "\n",
    "In this step we will be creating a FPGA Bitstream with your HLS core from **[Creating a Vivado HLS Core](2-Creating-A-Vivado-HLS-Core.ipynb)**. We will be using Vivado to create a block diagram, export it as a `.tcl` file, and compiling it into a `.bit` file.\n",
    "\n",
    "PYNQ uses this `.tcl` file to match FPGA cores to existing drivers. \n",
    "\n",
    "To skip this notebook, copy the contents of the `~/PYNQ-HLS/pynqhls/stream/` directory to `~/PYNQ-HLS/tutorial/pynqhls/stream` by running the following command on your host computer:\n",
    "\n",
    "``` bash\n",
    "    cp ~/PYNQ-HLS/pynqhls/stream/* ~/PYNQ-HLS/tutorial/pynqhls/stream/\n",
    "```\n",
    "\n",
    "This command command can be run in Cygwin, or in a Bash shell in Linux."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Adding Vivado to your Executable Path\n",
    "\n",
    "If you have not already, add Vivado to your executable path. In Cygwin, you can do this by running:\n",
    "\n",
    "``` bash\n",
    "source C:/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```\n",
    "\n",
    "Or on Linux: \n",
    "\n",
    "``` bash\n",
    "source /opt/Xilinx/Vivado/2017.1/settings64.sh\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Creating a Vivado Project\n",
    "\n",
    "We will begin by creating a Vivado project. On your host computer, navigate to the `tutorial/pynqhls/stream` folder of the PYNQ-HLS repository using your terminal:\n",
    "\n",
    "```bash\n",
    "cd ~/PYNQ-HLS/tutorial/pynqhls/stream\n",
    "```\n",
    "\n",
    "\n",
    "\n",
    "In this directory we have provided a makefile that will: \n",
    "\n",
    "1. Create a Vivado project for the PYNQ board\n",
    "2. Add the `filt1d` IP path to the Vivado project\n",
    "3. Create a block diagram using `stream.tcl`\n",
    "4. Instantiate a correctly-configured ZYNQ ARM Processing System \n",
    "5. Compile the project into a FPGA bitstream\n",
    "\n",
    "To run the makefile, run the following command from from the directory above.\n",
    "\n",
    "``` bash\n",
    "make\n",
    "```\n",
    "\n",
    "This will perform the steps above. When this is complete run the following command: \n",
    "\n",
    "```bash\n",
    "vivado stream/stream.xpr\n",
    "```\n",
    "\n",
    "You should now see the following window: \n",
    "\n",
    "\n",
    "<img src=\"pictures/vivado_stream_splash.png\" alt=\"Stream Project in Vivado\" style=\"width: 768px;\"/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Adding IP to the Block Diagram\n",
    "\n",
    "Once the project has been created, we must add the HLS core, a DMA engine, and communication cores. \n",
    "\n",
    "Open the block diagram by expanding the top level and double clicking on `stream_i`. You will see the window shown below: \n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd.png\" alt=\"Initial Block Diagram in Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "Click on the `+` icon to add cores to your block design. In the search box that appears, type `filt1d`. You should see the following window:\n",
    "\n",
    "<img src=\"pictures/vivado_stream_core.png\" alt=\"The filt1d HLS core in Vivado\" style=\"width: 256px;\"/>\n",
    "\n",
    "Double click on \"Simple 1-D Filter\" to add the core to the block diagram. **Change the name to `filt1d` using the properties sidebar.** You should see a block diagram similar to the following: \n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_2.png\" alt=\"The filt1d HLS core in the Stream Block Diagram Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "We will perform wiring later. Add the following cores to the block diagram, and name them accordingly using the process described above: \n",
    "\n",
    "- AXI DMA Engine (`hlsDmaEngine`)\n",
    "    - This is the DMA Engine for transferring data between the ARM and cores in the FPGA fabric\n",
    "- AXI Interconnect (`mmioInterconnect`)\n",
    "    - This routes addressed configuration register writes that originate in the ARM Processing system\n",
    "- AXI Interconnect (`dmaInterconnect`)\n",
    "    - This routes data transfers between the DMA Engine and the DDR Memory of the ARM Processing System.  \n",
    "- Processor System Reset (`porReset`)\n",
    "    - This handles the sequencing of power-on-reset (POR)\n",
    "- Processor System Reset (`userReset`)\n",
    "    - This handle the sequencing of User-Driven Resets (From PYNQ)\n",
    "- Concat (`irqConcat`)\n",
    "    - This concatenates all IRQ Signals into a single bus.\n",
    "- AXI Interrupt Controller (`plInterruptController`)\n",
    "    - This is the endpoint for the concatenated bus described above. \n",
    "\n",
    "## Configuration\n",
    "\n",
    "You will need to configure four IP Blocks: \n",
    "\n",
    "### AXI DMA Engine (`hlsDmaEngine`)\n",
    "\n",
    "First, configure the DMA Engine. Double click to bring up the window below.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "- Enable Single AXI4 Data Interface\n",
    "- Disable the Scatter Gather Engine\n",
    "- Change Width of Buffer Length Register to 23\n",
    "\n",
    "<img src=\"pictures/vivado_stream_dma_engine.png\" alt=\"Configuring the DMA Engine in Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "### AXI Interconnect (`mmioInterconnect`)\n",
    "\n",
    "Next, configure the first AXI Interconnect, named `mmioInterconnect`. \n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "- Number of Slave Interfaces : 1\n",
    "- Number of Master Interfaces : 3\n",
    "\n",
    "<img src=\"pictures/vivado_stream_mmio_interconnect.png\" alt=\"Configuring the MMIO Interconnect AXI Switch Engine in Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "\n",
    "### AXI Interconnect (`dmaInterconnect`)\n",
    "\n",
    "Next, configure the first AXI Interconnect, named `dmaInterconnect`. \n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "- Number of Slave Interfaces : 1\n",
    "- Number of Master Interfaces : 1\n",
    "\n",
    "<img src=\"pictures/vivado_stream_dma_interconnect.png\" alt=\"Configuring the DMA Interconnect AXI Switch Engine in Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "### Concat (irqConcat)\n",
    "\n",
    "Finally, configure the Concat block, named `irqConcat`.\n",
    "\n",
    "You should match the settings shown in the picture below:\n",
    "\n",
    "- Number of Ports: 3\n",
    "\n",
    "<img src=\"pictures/vivado_stream_irq_concat.png\" alt=\"Configuring the IRQ Concat Block in Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "\n",
    "## Wiring: \n",
    "\n",
    "For wiring, follow the directions below. You can change the visible layers (clocks, GPIO, interfaces, etc) by clicking the cog button in the right hand corner. \n",
    "\n",
    "### Clocks \n",
    "\n",
    "Connect all clocks to the `FCLK_CLK0` output of the ARM Processing System Block (processing_system_7_0) as shown below:\n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_clocks.png\" alt=\"Clocks in the Stream Block Diagram Vivado\" style=\"width: 768px;\"/>\n",
    "    \n",
    "### Resets\n",
    "\n",
    "Using the block diagram editor, we will connect the available resets from the Reset Controllers. The Reset Controllers improve timing and ensure AXI-Standard resets. In general `interconnect_aresetn` connects to any `ARESETN` port on an AXI Interconnect, and `peripheral_aresetn` connects to any peripheral (like a DMA Engine, or HLS core). `peripheral_aresetn` must drive the reset port of the peripheral **AND** the corresponding reset port of AXI interconnect. This is shown in the list below:\n",
    "\n",
    "The porReset controller is reset on Power-On-Reset from `FCLK0_RESET_N`. This controller drives anything that must be available after the bitstream is loaded. \n",
    "\n",
    "- **porReset**\n",
    "    - Connect the `FCLK0_RESET_N` of processing_system_7_0 to ext_reset of porReset \n",
    "    - Connect `interconnect_aresetn` of porReset to:\n",
    "        - `ARESETN` of `dmaInterconnect`\n",
    "        - `ARESETN` of `mmioInterconnect`\n",
    "    - Connect peripheral_aresetn of porReset to:\n",
    "        - `SOO_ARESETN` of `dmaInterconnect`\n",
    "        - `MO1_ARESETN` of `mmioInterconnect`\n",
    "        - `axi_aresetn` of `hlsDmaEngine`\n",
    "        - `MO2_ARESETN` of `mmioInterconnect`\n",
    "        - `s_axi_aresetn` of `plInterruptController`\n",
    "        \n",
    "The userReset controller is driven by a GPIO output from the ARM Processing System. This allows the user to reset the HLS core. \n",
    "- **userReset**\n",
    "    - Connect the `FCLK0_RESET_N` of `processing_system_7_0` to `aux_reset` of `userReset`\n",
    "    - Expand `GPIO_0` (as in the number zero) of `processing_system_7_0` and connect `GPIO_O` (as in the alphabetical letter O) to `ext_reset` of `userReset`\n",
    "        - This is shown in the IRQ & Other figure\n",
    "    - Connect `peripheral_aresetn` of `userReset` to: \n",
    "        - `ap_rst_n` of `filt1d`\n",
    "        - `M00_ARESETN` of `mmioInterconnect`\n",
    "    \n",
    "<img src=\"pictures/vivado_stream_bd_resets.png\" alt=\"Resets in the Stream Block Diagram Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "### Interrupts & Other: \n",
    "\n",
    "We use interrupts to notify the ARM Processing System about events in the programmable logic. Wire the Interrupt Outputs as shown in the following picture. \n",
    "\n",
    "- Connect `mm2s_introut` to `in0` of `irqConcat`\n",
    "- Connect `s2mm_introut` to `in1` of `irqConcat`\n",
    "- Connect `interrupt` of `filt1d` to `in2` of `irqConcat `\n",
    "- Connect `dout` of `irqConcat` to `intr` of `plInterruptController`\n",
    "- Connect `irq` of `plInterruptController` to `IRQ_F2P`\n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_other.png\" alt=\"IRQs and Other wires in the Stream Block Diagram Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "### AXI Memory Mapped Interfaces\n",
    "\n",
    "AXI Memory Mapped interfaces are an addressed bus standard. Connect the AXI interfaces as shown in the picture below: \n",
    "\n",
    "- Connect `M_AXI_GP0` of `processing_system_7_0` to `S00_AXI` of `mmioInterconnect`\n",
    "    - Connect `M00_AXI` of `mmioInterconnect` to `s_axi_CTRL` of `filt1d`\n",
    "    - Connect `M01_AXI` of `mmioInterconnect` to `S_AXI_LITE` of `hlsDmaEngine`\n",
    "    - Connect `M02_AXI` of `mmioInterconnect` to `s_axi` of `plInterruptController`\n",
    "- Connect `M_AXI` of `hlsDmaEngine` to `S00_AXI` of `dmaInterconnect`\n",
    "- Connect `M00_AXI` of `dmaInterconnect` to `S_AXI_HP0` of `processing_system_7_0`\n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_axim.png\" alt=\"AXI Memory-Mapped Interfaces in the Stream Block Diagram Vivado \" style=\"width: 768px;\"/>\n",
    "\n",
    "Once these are connected, you will need to assign the address map. Click on the Address Editor tab and copy the settings from below: \n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_addresses.png\" alt=\"AXI Memory-Mapped Interfaces in the Stream Block Diagram Vivado\" style=\"width: 768px;\"/>\n",
    "\n",
    "The address shown above are significant. On ZYNQ, the AXI port M_AXI_GP0 from the ARM Processing System to the FPGA Programmable Logic is mapped to the physical address range `0x4000_0000` to `0x8000_0000`. The `filt1d`, `hlsDmaEngine`, and `plInterruptContoller` are all mapped into this address space in contiguous 4K blocks.\n",
    "\n",
    "You can find more information about the ZYNQ address map [here](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)\n",
    "\n",
    "On the AXI Slave interface for the ARM Processing System, the kernel provides memory for the Contiguous Memory Allocator in a 512 MB chunk starting at Address `0x0000_0000`. Thus, the DMA engine must have an address space from `0x0000_0000` to `0x1FFF_FFFF` (512 MB).\n",
    "\n",
    "Once these addresses have been assigned, they will automagically be discovered in PYNQ from the `.tcl` file. \n",
    "\n",
    "### AXI Streaming Interfaces\n",
    "\n",
    "AXI Streaming interfaces are a non-addressed bus standard. Connect the AXI interfaces as shown in the picture below: \n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_axis.png\" alt=\"AXI Streaming Interfaces in the Stream Block Diagram Vivado \" style=\"width: 768px;\"/>\n",
    "\n",
    "## Checking your Progress\n",
    "Once you have completed the wiring, you can validate your block design by selecting **Tools** -> **Validate Design** from the dropdown menu. \n",
    "\n",
    "If your design passes, then you can proceed! \n",
    "\n",
    "Save before proceeding to the next step."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "## Exporting your Block Design\n",
    "\n",
    "As the final step of this tutorial, we will export and compile your block design. \n",
    "\n",
    "Export your block design by clicking **File ** -> **Export...** -> **Export Block Design**. You will be presented with the following window: \n",
    "\n",
    "<img src=\"pictures/vivado_stream_bd_export.png\" alt=\"Exporting the Stream Block Diagram Vivado 2017.1 \" style=\"width: 512px;\"/>\n",
    "\n",
    "Remove the highlighted text and **OVERWRITE** the existing `~/PYNQ-HLS/tutorial/pynqhls/stream/stream.tcl` file.\n",
    "\n",
    "When finished, close Vivado\n",
    "\n",
    "\n",
    "## Compiling your Block Design\n",
    "\n",
    "When Vivado has closed, use the makefile to rebuild the `stream.bit` bitstream using the following commands: \n",
    "\n",
    "```bash\n",
    "cd ~/PYNQ-HLS/tutorial/pynqhls/stream/\n",
    "make\n",
    "```\n",
    "\n",
    "This process can take up to 15 minutes. If your compilation completes without errors, proceeed to the next notebook, **[Using an HLS core in PYNQ](4-Using an HLS Core in PYNQ.ipynb)**.\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
