// Seed: 2696744527
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_4;
  always @(posedge id_1, posedge 1 == 1)
    if ('b0)
      if (1) id_4 <= id_2;
      else begin
        id_3 = #1 1;
      end
    else begin
      id_4 <= 1;
      deassign id_3;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_3, id_1, id_1
  );
  always @(posedge {1,
    id_3
  } or 1)
  begin
    if (1) id_2 <= id_1;
  end
  wire id_4, id_5;
endmodule
