
///////////////////////////////////
// Efinity Synthesis Started 
// Feb 06, 2023 23:23:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_sync_gen.sv:24)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] unpacked member 'status' is not allowed in a packed struct/union (VERI-1336) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:49)
[EFX-0010 VERI-ERROR] unpacked member 'frame' is not allowed in a packed struct/union (VERI-1336) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:50)
[EFX-0010 VERI-ERROR] unpacked member 'buffer' is not allowed in a packed struct/union (VERI-1336) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:51)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:139)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 06, 2023 23:25:13
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_sync_gen.sv:24)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (VERI-1245) (D:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:23)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:53)
[EFX-0010 VERI-ERROR] syntax error near 'transSizeInBytes' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:58)
[EFX-0010 VERI-ERROR] syntax error near 'burstLenFloor' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:59)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:60)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:62)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src\axi_pkg.sv:62)
[EFX-0010 VERI-ERROR] 'AxiResp_t' is not a valid package or class type prefix for '::' (VERI-1677) (D:\Work\adv7393_axi\src\axi_pkg.sv:71)
[EFX-0010 VERI-ERROR] 'transSizeInBytes' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:58)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:59)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:61)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:63)
[EFX-0010 VERI-ERROR] package 'axi_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\axi_pkg.sv:74)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 07:54:58
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_frame_ctrl.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_interface.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_line_buffer.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_pkg.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_sync_gen.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_top.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\adv7393_top_tb.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\axi_master_rd.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\axi_pkg.sv' (SORT-1002) 
[EFX-0010 VERI-ERROR] cannot open Verilog file 'C:\Users\Admin\Documents\Virtual Machines\Windows 10 x64\data\Martynov\adv7393_axi\src\fifo_rd_dconv.sv' (SORT-1002) 
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 07:57:54
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\adv7393_sync_gen.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (VERI-1245) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 07:58:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\adv7393_sync_gen.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (d:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (VERI-1245) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (d:\Work\adv7393_axi\src\adv7393_pkg.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:05:49
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_sync_gen.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (VERI-1245) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:17:26
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_sync_gen.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (VERI-1245) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:20:37
///////////////////////////////////

[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\adv7393_sync_gen.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\axi_pkg.sv:3)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (SORT-1015) (D:\Work\adv7393_axi\src\fifo_rd_dconv.sv:23)
[EFX-0010 VERI-ERROR] cannot open include file 'macro.svh' (VERI-1245) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:3)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] syntax error near '=' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:160)
[EFX-0010 VERI-ERROR] 'value' is not a type (VERI-1281) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:160)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:23:18
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (D:\Work\adv7393_axi\src/../src/import/macro.svh:22)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'end' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src/../src/import/macro.svh:22)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] syntax error near '\' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:156)
[EFX-0010 VERI-ERROR] previous syntax error may be caused by expansion of macro 'REVERSE_VECTOR_FUNC' (VERI-2526) (D:\Work\adv7393_axi\src/../src/import/macro.svh:17)
[EFX-0010 VERI-ERROR] syntax error near 'pixel' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:158)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:159)
[EFX-0010 VERI-ERROR] syntax error near 'endfunction' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:163)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'endfunction' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:163)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:23:39
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'end' (VERI-1137) (D:\Work\adv7393_axi\src/../src/import/macro.svh:22)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'end' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src/../src/import/macro.svh:22)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:153)
[EFX-0010 VERI-ERROR] syntax error near '\' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:156)
[EFX-0010 VERI-ERROR] previous syntax error may be caused by expansion of macro 'REVERSE_VECTOR_FUNC' (VERI-2526) (D:\Work\adv7393_axi\src/../src/import/macro.svh:17)
[EFX-0010 VERI-ERROR] syntax error near 'pixel' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:158)
[EFX-0010 VERI-ERROR] syntax error near '[' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:159)
[EFX-0010 VERI-ERROR] syntax error near 'endfunction' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:163)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'endfunction' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:163)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:31:20
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:156)
[EFX-0010 VERI-ERROR] package 'adv7393_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\adv7393_pkg.sv:174)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:33:25
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near '}' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:21)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:51)
[EFX-0010 VERI-ERROR] syntax error near 'transSizeInBytes' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:56)
[EFX-0010 VERI-ERROR] syntax error near 'burstLenFloor' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:57)
[EFX-0010 VERI-ERROR] syntax error near ',' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:58)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:60)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src\axi_pkg.sv:60)
[EFX-0010 VERI-ERROR] 'transSizeInBytes' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:56)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:57)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:59)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:61)
[EFX-0010 VERI-ERROR] package 'axi_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\axi_pkg.sv:72)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 08:59:29
///////////////////////////////////

[EFX-0010 VERI-ERROR] syntax error near 'transSizeInBytes' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:56)
[EFX-0010 VERI-ERROR] syntax error near 'burstLenFloor' (VERI-1137) (D:\Work\adv7393_axi\src\axi_pkg.sv:57)
[EFX-0010 VERI-ERROR] 'address_aligned' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:51)
[EFX-0010 VERI-ERROR] 'transSizeInBytes' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:56)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:57)
[EFX-0010 VERI-ERROR] 'address' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:58)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:59)
[EFX-0010 VERI-ERROR] 'burstLenFloor' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:61)
[EFX-0010 VERI-ERROR] package 'axi_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\axi_pkg.sv:72)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 09:00:35
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'address_aligned' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:51)
[EFX-0010 VERI-ERROR] 'address' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:58)
[EFX-0010 VERI-ERROR] package 'axi_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\axi_pkg.sv:72)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 09:01:19
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'address_aligned' is not declared (VERI-1128) (D:\Work\adv7393_axi\src\axi_pkg.sv:51)
[EFX-0010 VERI-ERROR] package 'axi_pkg' is ignored due to previous errors (VERI-1072) (D:\Work\adv7393_axi\src\axi_pkg.sv:72)

///////////////////////////////////
// Efinity Synthesis Started 
// Feb 11, 2023 09:01:36
///////////////////////////////////

[EFX-0010 VERI-ERROR] 'line_offset' is not declared under prefix 'axi_pkg' (VERI-1187) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:66)
[EFX-0010 VERI-ERROR] 'frame_base' is not declared under prefix 'axi_pkg' (VERI-1187) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:67)
[EFX-0010 VERI-ERROR] 'frame_align_center' is not declared under prefix 'axi_pkg' (VERI-1187) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:68)
[EFX-0010 VERI-ERROR] 'blank_line' is not declared under prefix 'axi_pkg' (VERI-1187) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:69)
[EFX-0010 VERI-ERROR] syntax error near 'default' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:108)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'default' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:108)
[EFX-0010 VERI-ERROR] syntax error near 'endcase' (VERI-1137) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:111)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'endcase' used in incorrect context (VERI-2344) (D:\Work\adv7393_axi\src\adv7393_frame_ctrl.sv:111)
