
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (open-tool-forge build) (git sha1 86a6ac76, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Running command `ghdl --std=08  top; synth_ice40 -json top.json' --

1. Executing GHDL.
pll.vhdl:110:5:warning: instance "dut1" of component "sb_pll40_core" is not bound [-Wbinding]
    dut1 : SB_PLL40_CORE port map (
    ^
pll.vhdl:13:14:warning: (in default configuration of pll(synth))
nes.vhdl:39:5:warning: instance "hsosc_c" of component "sb_hfosc" is not bound [-Wbinding]
    HSOSC_C : SB_HFOSC port map(CLKHFPU => '1', CLKHFEN => '1', CLKHF => clk_d);
    ^
nes.vhdl:16:14:warning: (in default configuration of nes(sim))
top.vhdl:69:15:warning: signal "ram_block" is never assigned
        SIGNAL ram_block : ram_brick := (0 => (others => '1'), others => (others => '0'));
              ^
top.vhdl:69:15:note: found ROM "ram_block", width: 32 bits, depth: 32
        SIGNAL ram_block : ram_brick := (0 => (others => '1'), others => (others => '0'));
              ^
Importing module top.
Importing module pll.
Importing module vga.
Importing module display.
Importing module cannon.
Importing module SB_PLL40_CORE.
Importing module nes.
Importing module SB_HFOSC.
Importing module counter_17.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Replacing existing blackbox module `\SB_PLL40_CORE' at /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2357.1-2385.10.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Replacing existing blackbox module `\SB_HFOSC' at /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:2596.1-2613.10.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: counter_17          
root of   1 design levels: nes                 
root of   2 design levels: cannon              
root of   0 design levels: display             
root of   0 design levels: vga                 
root of   1 design levels: pll                 
root of   3 design levels: top                 
Automatically selected top as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \cannon
Used module:         \nes
Used module:             \counter_17
Used module:     \display
Used module:     \vga
Used module:     \pll

2.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \cannon
Used module:         \nes
Used module:             \counter_17
Used module:     \display
Used module:     \vga
Used module:     \pll
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$333 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$326 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$322 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$315 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$312 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$309 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$306 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$303 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$295 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$288 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$284 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$277 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$274 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$271 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$268 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$265 in module SB_DFFSR.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 22 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$336'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$332'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$325'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$321'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$314'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$311'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$308'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$305'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$302'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$300'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$298'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$294'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$287'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$283'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$276'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$273'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$270'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$267'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$264'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$262'.
  Set init value: \Q = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$333'.
Found async reset \R in `\SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$322'.
Found async reset \S in `\SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$312'.
Found async reset \R in `\SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$306'.
Found async reset \S in `\SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$295'.
Found async reset \R in `\SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$284'.
Found async reset \S in `\SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$274'.
Found async reset \R in `\SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$268'.

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$336'.
Creating decoders for process `\SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$333'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$332'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$326'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$325'.
Creating decoders for process `\SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$322'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$321'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$315'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$314'.
Creating decoders for process `\SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$312'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$311'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$309'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$308'.
Creating decoders for process `\SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$306'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$305'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$303'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$302'.
Creating decoders for process `\SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$301'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$300'.
Creating decoders for process `\SB_DFFN.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$299'.
Creating decoders for process `\SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$298'.
Creating decoders for process `\SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$295'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$294'.
Creating decoders for process `\SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$288'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$287'.
Creating decoders for process `\SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$284'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$283'.
Creating decoders for process `\SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$277'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$276'.
Creating decoders for process `\SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$274'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$273'.
Creating decoders for process `\SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$271'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$270'.
Creating decoders for process `\SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$268'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$267'.
Creating decoders for process `\SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$265'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$264'.
Creating decoders for process `\SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$263'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$262'.
Creating decoders for process `\SB_DFF.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$261'.

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$333'.
  created $adff cell `$procdff$517' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$326'.
  created $dff cell `$procdff$518' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$322'.
  created $adff cell `$procdff$519' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$315'.
  created $dff cell `$procdff$520' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$312'.
  created $adff cell `$procdff$521' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$309'.
  created $dff cell `$procdff$522' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$306'.
  created $adff cell `$procdff$523' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$303'.
  created $dff cell `$procdff$524' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$301'.
  created $dff cell `$procdff$525' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$299'.
  created $dff cell `$procdff$526' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$295'.
  created $adff cell `$procdff$527' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$288'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$284'.
  created $adff cell `$procdff$529' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$277'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$274'.
  created $adff cell `$procdff$531' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$271'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$268'.
  created $adff cell `$procdff$533' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$265'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$263'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$261'.
  created $dff cell `$procdff$536' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$336'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$333'.
Removing empty process `SB_DFFNES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1346$333'.
Removing empty process `SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$332'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$326'.
Removing empty process `SB_DFFNESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1290$326'.
Removing empty process `SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$325'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$322'.
Removing empty process `SB_DFFNER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1215$322'.
Removing empty process `SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$321'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$315'.
Removing empty process `SB_DFFNESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1159$315'.
Removing empty process `SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$314'.
Removing empty process `SB_DFFNS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1090$312'.
Removing empty process `SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$311'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$309'.
Removing empty process `SB_DFFNSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1042$309'.
Removing empty process `SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$308'.
Removing empty process `SB_DFFNR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:973$306'.
Removing empty process `SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$305'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$303'.
Removing empty process `SB_DFFNSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:925$303'.
Removing empty process `SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$302'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$301'.
Removing empty process `SB_DFFNE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:882$301'.
Removing empty process `SB_DFFN.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$300'.
Removing empty process `SB_DFFN.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:846$299'.
Removing empty process `SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$298'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$295'.
Removing empty process `SB_DFFES.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:769$295'.
Removing empty process `SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$294'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$288'.
Removing empty process `SB_DFFESS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:713$288'.
Removing empty process `SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$287'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$284'.
Removing empty process `SB_DFFER.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:638$284'.
Removing empty process `SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$283'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$277'.
Removing empty process `SB_DFFESR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:582$277'.
Removing empty process `SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$276'.
Removing empty process `SB_DFFS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:513$274'.
Removing empty process `SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$273'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$271'.
Removing empty process `SB_DFFSS.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:465$271'.
Removing empty process `SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$270'.
Removing empty process `SB_DFFR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:396$268'.
Removing empty process `SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$267'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$265'.
Removing empty process `SB_DFFSR.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:348$265'.
Removing empty process `SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$264'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$263'.
Removing empty process `SB_DFFE.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:305$263'.
Removing empty process `SB_DFF.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$262'.
Removing empty process `SB_DFF.$proc$/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:269$261'.
Cleaned up 18 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module counter_17.
Deleting now unused module nes.
Deleting now unused module cannon.
Deleting now unused module display.
Deleting now unused module vga.
Deleting now unused module pll.
<suppressed ~6 debug messages>

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 18 unused cells and 37 unused wires.
<suppressed ~28 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active ARST on cannon1.cannon_controller.counter_c.279 ($adff) from module top.

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on vga1.136 ($dff) from module top (D = $flatten\vga1.$auto$ghdl.cc:762:import_module$28, Q = \display1.column, rval = 10'0000000000).
Adding EN signal on vga1.135 ($dff) from module top (D = $flatten\vga1.$auto$ghdl.cc:762:import_module$31, Q = \display1.row).
Adding SRST signal on $auto$opt_dff.cc:764:run$538 ($dffe) from module top (D = $flatten\vga1.$auto$ghdl.cc:762:import_module$30, Q = \display1.row, rval = 10'0000000000).
Adding EN signal on cannon1.cannon_controller.267 ($dff) from module top (D = { \cannon1.cannon_controller.temp [6:0] \controller_data }, Q = \cannon1.cannon_controller.temp).
Adding EN signal on cannon1.225 ($dff) from module top (D = $flatten\cannon1.$auto$ghdl.cc:762:import_module$76, Q = \display1.cannonpos).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.12.16. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 10) from port B of cell top.\59 ($gt).
Removed top 1 bits (of 10) from port B of cell top.vga1.141 ($lt).
Removed top 1 bits (of 8) from FF cell top.$auto$opt_dff.cc:764:run$540 ($dffe).
Removed top 1 bits (of 10) from port B of cell top.vga1.123 ($lt).
Removed top 1 bits (of 10) from port B of cell top.vga1.121 ($gt).
Removed top 9 bits (of 10) from port B of cell top.vga1.106 ($add).
Removed top 9 bits (of 10) from port B of cell top.vga1.101 ($add).
Removed top 1 bits (of 10) from port A of cell top.display1.177 ($gt).
Removed top 4 bits (of 10) from port B of cell top.display1.170 ($add).
Removed top 16 bits (of 17) from port B of cell top.cannon1.cannon_controller.counter_c.274 ($add).
Removed top 7 bits (of 8) from port B of cell top.cannon1.cannon_controller.257 ($ge).
Removed top 4 bits (of 8) from port B of cell top.cannon1.cannon_controller.259 ($lt).
Removed cell top.cannon1.221 ($mux).
Removed top 9 bits (of 10) from port B of cell top.cannon1.220 ($sub).
Removed top 9 bits (of 10) from port B of cell top.cannon1.214 ($add).
Removed top 1 bits (of 7) from FF cell top.$auto$opt_dff.cc:764:run$540 ($dffe).
Removed top 1 bits (of 6) from FF cell top.$auto$opt_dff.cc:764:run$540 ($dffe).
Removed top 1 bits (of 5) from FF cell top.$auto$opt_dff.cc:764:run$540 ($dffe).
Removed top 1 bits (of 4) from FF cell top.$auto$opt_dff.cc:764:run$540 ($dffe).
Removed top 1 bits (of 3) from FF cell top.$auto$opt_dff.cc:764:run$540 ($dffe).

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~400 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for cannon1.214 ($add).
  creating $macc model for cannon1.220 ($sub).
  creating $macc model for cannon1.cannon_controller.counter_c.274 ($add).
  creating $macc model for display1.170 ($add).
  creating $macc model for vga1.101 ($add).
  creating $macc model for vga1.106 ($add).
  creating $alu model for $macc vga1.106.
  creating $alu model for $macc vga1.101.
  creating $alu model for $macc display1.170.
  creating $alu model for $macc cannon1.cannon_controller.counter_c.274.
  creating $alu model for $macc cannon1.220.
  creating $alu model for $macc cannon1.214.
  creating $alu model for \59 ($gt): new $alu
  creating $alu model for cannon1.cannon_controller.257 ($ge): new $alu
  creating $alu model for cannon1.cannon_controller.259 ($lt): new $alu
  creating $alu model for display1.168 ($le): new $alu
  creating $alu model for display1.171 ($gt): new $alu
  creating $alu model for display1.174 ($le): new $alu
  creating $alu model for display1.177 ($gt): new $alu
  creating $alu model for vga1.103 ($lt): new $alu
  creating $alu model for vga1.113 ($gt): new $alu
  creating $alu model for vga1.115 ($lt): new $alu
  creating $alu model for vga1.121 ($gt): new $alu
  creating $alu model for vga1.123 ($lt): new $alu
  creating $alu model for vga1.139 ($lt): new $alu
  creating $alu model for vga1.141 ($lt): new $alu
  creating $alu model for vga1.98 ($lt): new $alu
  creating $alu cell for vga1.98: $auto$alumacc.cc:485:replace_alu$560
  creating $alu cell for vga1.141: $auto$alumacc.cc:485:replace_alu$571
  creating $alu cell for vga1.139: $auto$alumacc.cc:485:replace_alu$582
  creating $alu cell for vga1.123: $auto$alumacc.cc:485:replace_alu$593
  creating $alu cell for vga1.121: $auto$alumacc.cc:485:replace_alu$604
  creating $alu cell for vga1.115: $auto$alumacc.cc:485:replace_alu$609
  creating $alu cell for vga1.113: $auto$alumacc.cc:485:replace_alu$614
  creating $alu cell for vga1.103: $auto$alumacc.cc:485:replace_alu$619
  creating $alu cell for display1.177: $auto$alumacc.cc:485:replace_alu$624
  creating $alu cell for display1.174: $auto$alumacc.cc:485:replace_alu$635
  creating $alu cell for display1.171: $auto$alumacc.cc:485:replace_alu$648
  creating $alu cell for display1.168: $auto$alumacc.cc:485:replace_alu$659
  creating $alu cell for cannon1.cannon_controller.259: $auto$alumacc.cc:485:replace_alu$668
  creating $alu cell for cannon1.cannon_controller.257: $auto$alumacc.cc:485:replace_alu$679
  creating $alu cell for \59: $auto$alumacc.cc:485:replace_alu$688
  creating $alu cell for cannon1.214: $auto$alumacc.cc:485:replace_alu$693
  creating $alu cell for cannon1.220: $auto$alumacc.cc:485:replace_alu$696
  creating $alu cell for cannon1.cannon_controller.counter_c.274: $auto$alumacc.cc:485:replace_alu$699
  creating $alu cell for display1.170: $auto$alumacc.cc:485:replace_alu$702
  creating $alu cell for vga1.101: $auto$alumacc.cc:485:replace_alu$705
  creating $alu cell for vga1.106: $auto$alumacc.cc:485:replace_alu$708
  created 21 $alu and 0 $macc cells.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux \60.
    dead port 2/2 on $mux \60.
Removed 2 multiplexer ports.
<suppressed ~5 debug messages>

2.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.6. Executing OPT_DFF pass (perform DFF optimizations).

2.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 20 unused wires.
<suppressed ~6 debug messages>

2.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.9. Rerunning OPT passes. (Maybe there is more to do..)

2.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

2.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.13. Executing OPT_DFF pass (perform DFF optimizations).

2.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.16. Finished OPT passes. (There is nothing left to do.)

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~16 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

2.27.3. Executing OPT_DFF pass (perform DFF optimizations).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 33 unused wires.
<suppressed ~10 debug messages>

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.6. Executing OPT_DFF pass (perform DFF optimizations).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.29.9. Finished OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_ice40_alu for cells of type $alu.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_80_ice40_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ice40_alu for cells of type $alu.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_80_ice40_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ice40_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_ice40_alu for cells of type $alu.
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~548 debug messages>

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~404 debug messages>

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~471 debug messages>
Removed a total of 157 cells.

2.32.3. Executing OPT_DFF pass (perform DFF optimizations).

2.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 407 unused wires.
<suppressed ~10 debug messages>

2.32.5. Finished fast OPT passes.

2.33. Executing ICE40_OPT pass (performing simple optimizations).

2.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$560.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$560.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$571.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$571.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$582.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$560.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$593.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$593.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$604.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$593.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$609.slice[0].carry: CO=\display1.column [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$614.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$614.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$619.slice[0].carry: CO=\display1.row [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$624.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$593.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$635.slice[0].carry: CO=\display1.row [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$668.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$668.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$679.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$668.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$688.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$593.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$693.slice[0].carry: CO=\display1.cannonpos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$696.slice[0].carry: CO=\display1.cannonpos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$699.slice[0].carry: CO=\cannon1.cannon_controller.counter_c.i [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$702.slice[0].carry: CO=\display1.cannonpos [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$705.slice[0].carry: CO=\display1.column [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$708.slice[0].carry: CO=\display1.row [0]

2.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.33.4. Executing OPT_DFF pass (perform DFF optimizations).

2.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 10 unused cells and 0 unused wires.
<suppressed ~10 debug messages>

2.33.6. Rerunning OPT passes. (Removed registers in this run.)

2.33.7. Running ICE40 specific optimizations.

2.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.33.10. Executing OPT_DFF pass (perform DFF optimizations).

2.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.33.12. Finished OPT passes. (There is nothing left to do.)

2.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.35. Executing TECHMAP pass (map to technology primitives).

2.35.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.35.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_NP_ for cells of type $_DFFE_NP_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~74 debug messages>

2.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$693.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$696.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$699.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$702.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$705.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$708.slice[0].carry ($lut).

2.38. Executing ICE40_OPT pass (performing simple optimizations).

2.38.1. Running ICE40 specific optimizations.

2.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~83 debug messages>

2.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

2.38.4. Executing OPT_DFF pass (perform DFF optimizations).

2.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 275 unused wires.
<suppressed ~1 debug messages>

2.38.6. Rerunning OPT passes. (Removed registers in this run.)

2.38.7. Running ICE40 specific optimizations.

2.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.38.10. Executing OPT_DFF pass (perform DFF optimizations).

2.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.38.12. Rerunning OPT passes. (Removed registers in this run.)

2.38.13. Running ICE40 specific optimizations.

2.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.38.16. Executing OPT_DFF pass (perform DFF optimizations).

2.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.38.18. Finished OPT passes. (There is nothing left to do.)

2.39. Executing TECHMAP pass (map to technology primitives).

2.39.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.40. Executing ABC pass (technology mapping using ABC).

2.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 198 gates and 274 wires to a netlist network with 76 inputs and 46 outputs.

2.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      59.
ABC: Participating nodes from both networks       =     119.
ABC: Participating nodes from the first network   =      58. (  67.44 % of nodes)
ABC: Participating nodes from the second network  =      61. (  70.93 % of nodes)
ABC: Node pairs (any polarity)                    =      58. (  67.44 % of names can be moved)
ABC: Node pairs (same polarity)                   =      56. (  65.12 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       85
ABC RESULTS:        internal signals:      152
ABC RESULTS:           input signals:       76
ABC RESULTS:          output signals:       46
Removing temp directory.

2.41. Executing ICE40_WRAPCARRY pass (wrap carries).

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 108 unused cells and 226 unused wires.

2.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      141
  1-LUT               31
  2-LUT               63
  3-LUT               15
  4-LUT               32

Eliminating LUTs.
Number of LUTs:      141
  1-LUT               31
  2-LUT               63
  3-LUT               15
  4-LUT               32

Combining LUTs.
Number of LUTs:      123
  1-LUT               31
  2-LUT               45
  3-LUT                7
  4-LUT               40

Eliminated 0 LUTs.
Combined 18 LUTs.
<suppressed ~1001 debug messages>

2.44. Executing TECHMAP pass (map to technology primitives).

2.44.1. Executing Verilog-2005 frontend: /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$df9855fa7e798ac48f8ba40c6b704dfcd2d4bfb3\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$9daee386039d07b0aa344545d30dda7d98529f57\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~477 debug messages>
Removed 0 unused cells and 265 unused wires.

2.45. Executing AUTONAME pass.
Renamed 5592 objects in module top (40 iterations).
<suppressed ~411 debug messages>

2.46. Executing HIERARCHY pass (managing design hierarchy).

2.46.1. Analyzing design hierarchy..
Top module:  \top

2.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.47. Printing statistics.

=== top ===

   Number of wires:                129
   Number of wire bits:            700
   Number of public wires:         129
   Number of public wire bits:     700
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                329
     SB_CARRY                      152
     SB_DFF                         20
     SB_DFFE                         2
     SB_DFFESR                      10
     SB_DFFNE                       10
     SB_DFFSR                       10
     SB_HFOSC                        1
     SB_LUT4                       123
     SB_PLL40_CORE                   1

2.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.49. Executing JSON backend.

End of script. Logfile hash: 345fcc1b7d, CPU: user 0.78s system 0.02s, MEM: 59.22 MB peak
Yosys 0.9+4052 (open-tool-forge build) (git sha1 86a6ac76, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 16% 21x opt_clean (0 sec), 14% 21x opt_expr (0 sec), ...
Info: constrained 'CLK_12M' to bel 'X19/Y0/io1'
Info: constrained 'rgb_out' to bel 'X13/Y0/io1'
Info: constrained 'Hsync' to bel 'X6/Y0/io0'
Info: constrained 'Vsync' to bel 'X5/Y0/io0'
Info: constrained 'ground' to bel 'X8/Y0/io0'
Info: constrained 'out_0' to bel 'X8/Y31/io1'
Info: constrained 'test' to bel 'X17/Y31/io0'
Info: constrained 'controller_data' to bel 'X9/Y31/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       75 LCs used as LUT4 only
Info:       48 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        4 LCs used as DFF only
Info: Packing carries..
Info:      121 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.dut1' to X12/Y31/pll_3
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'cannon1.cannon_controller.hsosc_c_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 48.0 MHz for net cannon1.cannon_controller.clk_d
Info: Packing PLLs..
Info:   PLL 'pll1.dut1' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.dut1_PLL$nextpnr_LOCK_lut_through' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting display1.cannonpos_SB_DFFNE_Q_C[9] (fanout 10)
Info: promoting cannon1.cannon_controller.counter_c:236[8] (fanout 2)
Info: Constraining chains...
Info:       43 LCs used to legalise carry chains.
Info: Checksum: 0x35d71752

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x9be92df5

Info: Device utilisation:
Info: 	         ICESTORM_LC:   294/ 5280     5%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     4/    8    50%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 13 cells based on constraints.
Info: Creating initial analytic placement for 110 cells, random placement wirelen = 3917.
Info:     at initial placer iter 0, wirelen = 269
Info:     at initial placer iter 1, wirelen = 258
Info:     at initial placer iter 2, wirelen = 258
Info:     at initial placer iter 3, wirelen = 258
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 258, spread = 719, legal = 791; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 268, spread = 800, legal = 836; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 265, spread = 757, legal = 846; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 329, spread = 819, legal = 935; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 310, spread = 822, legal = 909; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 296, spread = 814, legal = 898; time = 0.00s
Info: HeAP Placer Time: 0.05s
Info:   of which solving equations: 0.03s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 747, wirelen = 791
Info:   at iteration #5: temp = 0.000000, timing cost = 698, wirelen = 690
Info:   at iteration #10: temp = 0.000000, timing cost = 690, wirelen = 652
Info:   at iteration #15: temp = 0.000000, timing cost = 681, wirelen = 627
Info:   at iteration #15: temp = 0.000000, timing cost = 678, wirelen = 628 
Info: SA placement time 0.06s

Info: Max frequency for clock                     'cannon1.cannon_controller.clk_d': 97.18 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock                                     'out_0$SB_IO_OUT': 36.44 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock         'display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk': 58.18 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'cannon1.cannon_controller.counter_c:236[8]_$glb_clk': 185.05 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                                                     -> posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk: 6.89 ns
Info: Max delay posedge cannon1.cannon_controller.clk_d                     -> posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk: 15.50 ns
Info: Max delay posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk -> negedge display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk        : 9.67 ns
Info: Max delay negedge display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk         -> posedge out_0$SB_IO_OUT                                    : 26.00 ns
Info: Max delay posedge out_0$SB_IO_OUT                                     -> <async>                                                    : 4.69 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 10543,  14025) |********** 
Info: [ 14025,  17507) |************************ 
Info: [ 17507,  20989) | 
Info: [ 20989,  24471) | 
Info: [ 24471,  27953) |** 
Info: [ 27953,  31435) | 
Info: [ 31435,  34917) |******************* 
Info: [ 34917,  38399) | 
Info: [ 38399,  41881) | 
Info: [ 41881,  45363) | 
Info: [ 45363,  48845) | 
Info: [ 48845,  52327) | 
Info: [ 52327,  55809) | 
Info: [ 55809,  59291) |* 
Info: [ 59291,  62773) | 
Info: [ 62773,  66255) |* 
Info: [ 66255,  69737) |*********************** 
Info: [ 69737,  73219) |************************ 
Info: [ 73219,  76701) |*************************************** 
Info: [ 76701,  80183) |***************************************** 
Info: Checksum: 0x1902b4f4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 751 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        795 |       38        616 |   38   616 |         0|       0.14       0.14|
Info: Routing complete.
Info: Router1 time 0.14s
Info: Checksum: 0x20d4ee7a

Info: Critical path report for clock 'cannon1.cannon_controller.clk_d' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_15_LC.O
Info:  1.8  3.2    Net cannon1.cannon_controller.counter_c:236[0] budget 12.554000 ns (8,5) -> (7,5)
Info:                Sink $nextpnr_ICESTORM_LC_2.I1
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.7  3.8  Source $nextpnr_ICESTORM_LC_2.COUT
Info:  0.0  3.8    Net $nextpnr_ICESTORM_LC_2$O budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.3  4.1  Source cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  4.1    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[2] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.4  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_6_LC.COUT
Info:  0.0  4.4    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[3] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.7  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_5_LC.COUT
Info:  0.0  4.7    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[4] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  4.9  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_4_LC.COUT
Info:  0.0  4.9    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[5] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.2  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_3_LC.COUT
Info:  0.0  5.2    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[6] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.5  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_2_LC.COUT
Info:  0.0  5.5    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[7] budget 0.000000 ns (7,5) -> (7,5)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  5.8  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_1_LC.COUT
Info:  0.6  6.3    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[8] budget 0.560000 ns (7,5) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.6  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_LC.COUT
Info:  0.0  6.6    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[9] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  6.9  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_LC.COUT
Info:  0.0  6.9    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[10] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.2  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_14_LC.COUT
Info:  0.0  7.2    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[11] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.4  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_13_LC.COUT
Info:  0.0  7.4    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[12] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.7  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_12_LC.COUT
Info:  0.0  7.7    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[13] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.0  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_11_LC.COUT
Info:  0.0  8.0    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[14] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.3  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_10_LC.COUT
Info:  0.0  8.3    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[15] budget 0.000000 ns (7,6) -> (7,6)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.6  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_9_LC.COUT
Info:  1.2  9.8    Net cannon1.cannon_controller.nesclk_SB_CARRY_I1_CO[16] budget 1.220000 ns (7,6) -> (7,7)
Info:                Sink cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_8_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.8 10.6  Setup cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_8_LC.I3
Info: 7.1 ns logic, 3.5 ns routing

Info: Critical path report for clock 'out_0$SB_IO_OUT' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source display1.column_SB_DFFSR_Q_9_DFFLC.O
Info:  1.8  3.2    Net vga1:21[0] budget 0.000000 ns (4,6) -> (5,6)
Info:                Sink display1.column_SB_DFFSR_Q_9_D_SB_LUT4_O_3_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.9  4.0  Source display1.column_SB_DFFSR_Q_9_D_SB_LUT4_O_3_LC.O
Info:  3.6  7.6    Net display1.column_SB_DFFSR_Q_9_D[0] budget 0.000000 ns (5,6) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:33.26-33.27
Info:  0.6  8.2  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  8.2    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[1] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  8.5  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  8.5    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[2] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  8.8  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  8.8    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  9.1  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  9.1    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  9.3  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1$CARRY.COUT
Info:  0.0  9.3    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  9.6  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  9.6    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  9.9  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  9.9    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (7,1) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 10.2  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.COUT
Info:  0.6 10.7    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (7,1) -> (7,2)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 11.0  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.COUT
Info:  0.0 11.0    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (7,2) -> (7,2)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3 11.3  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7 12.0    Net $nextpnr_ICESTORM_LC_19$I3 budget 0.660000 ns (7,2) -> (7,2)
Info:                Sink $nextpnr_ICESTORM_LC_19.I3
Info:  0.9 12.8  Source $nextpnr_ICESTORM_LC_19.O
Info:  3.6 16.4    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[9] budget 8.030000 ns (7,2) -> (2,3)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.2 17.6  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  3.0 20.6    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] budget 8.029000 ns (2,3) -> (5,5)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 21.5  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  2.4 23.9    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3] budget 8.029000 ns (5,5) -> (5,3)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 24.7  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 27.7    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0[2] budget 8.029000 ns (5,3) -> (8,2)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 28.8  Setup rgb_out_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info: 10.4 ns logic, 18.5 ns routing

Info: Critical path report for clock 'display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk' (negedge -> negedge):
Info: curr total
Info:  1.4  1.4  Source display1.cannonpos_SB_DFFNE_Q_8_D_SB_LUT4_O_LC.O
Info:  3.0  4.3    Net cannon1:36[1] budget 15.440000 ns (10,2) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23
Info:  1.3  5.6  Source cannon1.cannon_controller.temp_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  7.4    Net cannon1.cannon_controller.temp_SB_LUT4_I3_I2_SB_LUT4_O_I0[1] budget 15.439000 ns (8,4) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_LUT4_I3_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  8.6  Source cannon1.cannon_controller.temp_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  1.8 10.4    Net cannon1.cannon_controller.temp_SB_LUT4_I3_I2[0] budget 15.439000 ns (8,4) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.6  Source cannon1.cannon_controller.temp_SB_LUT4_I3_LC.O
Info:  1.8 13.3    Net cannon1.cannon_controller.temp_SB_LUT4_I2_I0[3] budget 12.809000 ns (8,4) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.2  Source cannon1.cannon_controller.temp_SB_LUT4_I2_LC.O
Info:  3.1 17.3    Net cannon1.cannon_controller.temp_SB_LUT4_I2_O budget 12.809000 ns (8,4) -> (8,3)
Info:                Sink display1.cannonpos_SB_DFFNE_Q_3_D_SB_LUT4_O_LC.CEN
Info:  0.1 17.4  Setup display1.cannonpos_SB_DFFNE_Q_3_D_SB_LUT4_O_LC.CEN
Info: 6.1 ns logic, 11.3 ns routing

Info: Critical path report for clock 'cannon1.cannon_controller.counter_c:236[8]_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cannon1.cannon_controller.temp_SB_DFFE_Q_1_DFFLC.O
Info:  2.4  3.8    Net cannon1.cannon_controller:190[0] budget 80.709000 ns (8,7) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_DFFLC.I0
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  5.0  Setup cannon1.cannon_controller.temp_SB_DFFE_Q_DFFLC.I0
Info: 2.6 ns logic, 2.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source controller_data$sb_io.D_IN_0
Info:  5.1  5.1    Net controller_data$SB_IO_IN budget 82.098999 ns (9,31) -> (8,7)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_1_DFFLC.I0
Info:  1.2  6.3  Setup cannon1.cannon_controller.temp_SB_DFFE_Q_1_DFFLC.I0
Info: 1.2 ns logic, 5.1 ns routing

Info: Critical path report for cross-domain path 'posedge cannon1.cannon_controller.clk_d' -> 'posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source cannon1.cannon_controller.nesclk_SB_LUT4_I2_O_SB_LUT4_O_11_LC.O
Info:  1.8  3.2    Net cannon1.cannon_controller.counter_c:236[13] budget 0.000000 ns (7,6) -> (7,7)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  4.0  Source cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_3_LC.O
Info:  3.0  7.0    Net cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1[4] budget 0.000000 ns (7,7) -> (9,6)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.6  7.6  Source cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0  7.6    Net cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0[4] budget 0.000000 ns (9,6) -> (9,6)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.9  Source cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  7.9    Net cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0[5] budget 0.000000 ns (9,6) -> (9,6)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.1  Source cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  8.1    Net cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0[6] budget 0.000000 ns (9,6) -> (9,6)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  8.4  Source cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_CARRY_CO$CARRY.COUT
Info:  1.2  9.6    Net $nextpnr_ICESTORM_LC_23$I3 budget 1.220000 ns (9,6) -> (9,7)
Info:                Sink $nextpnr_ICESTORM_LC_23.I3
Info:  0.9 10.5  Source $nextpnr_ICESTORM_LC_23.O
Info:  1.8 12.3    Net cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_I0[7] budget 60.952000 ns (9,7) -> (8,7)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 13.6  Source cannon1.cannon_controller.temp_SB_DFFE_Q_E_SB_LUT4_O_LC.O
Info:  3.0 16.5    Net cannon1.cannon_controller.temp_SB_DFFE_Q_E budget 15.238000 ns (8,7) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 16.6  Setup cannon1.cannon_controller.temp_SB_DFFE_Q_DFFLC.CEN
Info: 6.0 ns logic, 10.7 ns routing

Info: Critical path report for cross-domain path 'posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk' -> 'negedge display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source cannon1.cannon_controller.temp_SB_DFFE_Q_DFFLC.O
Info:  1.8  3.2    Net cannon1.cannon_controller:190[1] budget 12.810000 ns (8,4) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  4.0  Source cannon1.cannon_controller.temp_SB_LUT4_I3_LC.O
Info:  1.8  5.8    Net cannon1.cannon_controller.temp_SB_LUT4_I2_I0[3] budget 12.809000 ns (8,4) -> (8,4)
Info:                Sink cannon1.cannon_controller.temp_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  6.7  Source cannon1.cannon_controller.temp_SB_LUT4_I2_LC.O
Info:  3.1  9.8    Net cannon1.cannon_controller.temp_SB_LUT4_I2_O budget 12.809000 ns (8,4) -> (8,3)
Info:                Sink display1.cannonpos_SB_DFFNE_Q_3_D_SB_LUT4_O_LC.CEN
Info:  0.1  9.9  Setup display1.cannonpos_SB_DFFNE_Q_3_D_SB_LUT4_O_LC.CEN
Info: 3.2 ns logic, 6.6 ns routing

Info: Critical path report for cross-domain path 'negedge display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk' -> 'posedge out_0$SB_IO_OUT':
Info: curr total
Info:  1.4  1.4  Source display1.cannonpos_SB_DFFNE_Q_4_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net cannon1:36[5] budget 0.000000 ns (8,3) -> (8,3)
Info:                Sink $nextpnr_ICESTORM_LC_14.I1
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.7  3.8  Source $nextpnr_ICESTORM_LC_14.COUT
Info:  0.0  3.8    Net $nextpnr_ICESTORM_LC_14$O budget 0.000000 ns (8,3) -> (8,3)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.CIN
Info:  0.3  4.1  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.7  4.8    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O_I3[2] budget 0.660000 ns (8,3) -> (8,3)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O_2_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.9  5.6  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O_2_LC.O
Info:  2.4  8.0    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[7] budget 0.000000 ns (8,3) -> (7,1)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.I1
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:29.22-29.23
Info:  0.7  8.7  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO_1$CARRY.COUT
Info:  0.6  9.3    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (7,1) -> (7,2)
Info:                Sink Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  9.6  Source Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO_SB_CARRY_CO$CARRY.COUT
Info:  0.0  9.6    Net Hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_CI_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (7,2) -> (7,2)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.3  9.8  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7 10.5    Net $nextpnr_ICESTORM_LC_19$I3 budget 0.660000 ns (7,2) -> (7,2)
Info:                Sink $nextpnr_ICESTORM_LC_19.I3
Info:  0.9 11.4  Source $nextpnr_ICESTORM_LC_19.O
Info:  3.6 15.0    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[9] budget 8.030000 ns (7,2) -> (2,3)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  1.2 16.2  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_LC.O
Info:  3.0 19.1    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3] budget 8.029000 ns (2,3) -> (5,5)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 20.0  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  2.4 22.4    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3] budget 8.029000 ns (5,5) -> (5,3)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 23.3  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.0 26.2    Net rgb_out_SB_DFF_Q_D_SB_LUT4_O_I0[2] budget 8.029000 ns (5,3) -> (8,2)
Info:                Sink rgb_out_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/willy/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 27.4  Setup rgb_out_SB_DFF_Q_D_SB_LUT4_O_LC.I2
Info: 9.4 ns logic, 18.0 ns routing

Info: Critical path report for cross-domain path 'posedge out_0$SB_IO_OUT' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source rgb_out_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  3.6  5.0    Net rgb_out$SB_IO_OUT budget 81.943001 ns (8,2) -> (13,0)
Info:                Sink rgb_out$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.6 ns routing

Info: Max frequency for clock                     'cannon1.cannon_controller.clk_d': 94.38 MHz (PASS at 48.00 MHz)
Info: Max frequency for clock                                     'out_0$SB_IO_OUT': 34.66 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock         'display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk': 57.42 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'cannon1.cannon_controller.counter_c:236[8]_$glb_clk': 198.69 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                                                     -> posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk: 6.30 ns
Info: Max delay posedge cannon1.cannon_controller.clk_d                     -> posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk: 16.65 ns
Info: Max delay posedge cannon1.cannon_controller.counter_c:236[8]_$glb_clk -> negedge display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk        : 9.86 ns
Info: Max delay negedge display1.cannonpos_SB_DFFNE_Q_C[9]_$glb_clk         -> posedge out_0$SB_IO_OUT                                    : 27.39 ns
Info: Max delay posedge out_0$SB_IO_OUT                                     -> <async>                                                    : 4.99 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 10237,  13735) |********* 
Info: [ 13735,  17233) |************************* 
Info: [ 17233,  20731) | 
Info: [ 20731,  24229) | 
Info: [ 24229,  27727) |** 
Info: [ 27727,  31225) | 
Info: [ 31225,  34723) |******************* 
Info: [ 34723,  38221) | 
Info: [ 38221,  41719) | 
Info: [ 41719,  45217) | 
Info: [ 45217,  48715) | 
Info: [ 48715,  52213) | 
Info: [ 52213,  55711) |* 
Info: [ 55711,  59209) | 
Info: [ 59209,  62707) | 
Info: [ 62707,  66205) |******* 
Info: [ 66205,  69703) |****************** 
Info: [ 69703,  73201) |********************************** 
Info: [ 73201,  76699) |************************** 
Info: [ 76699,  80197) |******************************************* 

Info: Program finished normally.
