<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
        Stepping CDATA #IMPLIED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Mar 24 12:54:14 2018" Device="XC2C64A-7VQ100" Module="CPLD" Stepping="0" Version="3"><Net IoT="none" NNm="FB1_16_I" SNm="FPGA_INITB_II/UIM"/><Net IoT="out" Loc="FB2_1" NNm="usb_rst" SNm="usb_rst"/><Net IoT="out" Loc="FB2_10" NNm="FPGA_cclk" SNm="FPGA_cclk"/><Net IoT="none" NNm="FB1_PT10" SNm="fpga_timing&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT11" SNm="FB1_PT11"/><Net IoT="none" NNm="FB1_PT20" SNm="FB1_PT20"/><Net IoT="none" NNm="FB2_PT10" SNm="usb_rst_MC.D"/><Net IoT="none" NNm="FB1_PT12" SNm="FB1_PT12"/><Net IoT="none" NNm="FB1_PT21" SNm="FB1_PT21"/><Net IoT="none" NNm="FB1_PT30" SNm="FB1_PT30"/><Net IoT="none" NNm="FB2_PT11" SNm="FB2_PT11"/><Net IoT="none" NNm="FB1_PT13" SNm="fpga_timing&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT22" SNm="FB1_PT22"/><Net IoT="none" NNm="FB1_PT31" SNm="FB1_PT31"/><Net IoT="none" NNm="FB2_PT12" SNm="FB2_PT12"/><Net IoT="none" NNm="FB4_PT10" SNm="FPGA_D&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT14" SNm="FB1_PT14"/><Net IoT="none" NNm="FB1_PT23" SNm="FB1_PT23"/><Net IoT="none" NNm="FB1_PT32" SNm="FB1_PT32"/><Net IoT="none" NNm="FB2_PT13" SNm="fpga_timing&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT22" SNm="previous_MC.D"/><Net IoT="none" NNm="FB2_PT31" SNm="usb_timing&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT40" SNm="usb_timing&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT15" SNm="FB1_PT15"/><Net IoT="none" NNm="FB1_PT24" SNm="FB1_PT24"/><Net IoT="none" NNm="FB1_PT33" SNm="FB1_PT33"/><Net IoT="none" NNm="FB2_PT14" SNm="FB2_PT14"/><Net IoT="none" NNm="FB3_PT22" SNm="FPGA_D&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT16" SNm="FB1_PT16"/><Net IoT="none" NNm="FB1_PT25" SNm="FB1_PT25"/><Net IoT="none" NNm="FB1_PT34" SNm="FB1_PT34"/><Net IoT="none" NNm="FB2_PT15" SNm="FB2_PT15"/><Net IoT="none" NNm="FB4_PT22" SNm="FPGA_D&lt;1&gt;_MC.D"/><Net IoT="in" Loc="FB2_11" NNm="FPGA_done" SNm="FPGA_done"/><Net IoT="none" NNm="FB1_PT17" SNm="FB1_PT17"/><Net IoT="none" NNm="FB1_PT26" SNm="FB1_PT26"/><Net IoT="none" NNm="FB1_PT35" SNm="FB1_PT35"/><Net IoT="none" NNm="FB2_PT16" SNm="usb_dry_MC.D"/><Net IoT="none" NNm="FB2_PT25" SNm="usb_timing&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT34" SNm="usb_timing&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT18" SNm="FB1_PT18"/><Net IoT="none" NNm="FB1_PT27" SNm="FB1_PT27"/><Net IoT="none" NNm="FB1_PT36" SNm="FB1_PT36"/><Net IoT="none" NNm="FB3_PT16" SNm="FPGA_D&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT25" SNm="FPGA_D&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT19" SNm="FB1_PT19"/><Net IoT="none" NNm="FB1_PT28" SNm="FB1_PT28"/><Net IoT="none" NNm="FB4_PT25" SNm="FPGA_D&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT29" SNm="FB1_PT29"/><Net IoT="none" NNm="FB2_PT19" SNm="previous_usb_dry_MC.D"/><Net IoT="none" NNm="FB2_PT28" SNm="usb_timing&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT46" SNm="usb_timing&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT19" SNm="FPGA_D&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT28" SNm="FPGA_D&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT55" SNm="fpga_timing&lt;8&gt;_MC.D"/><Net IoT="out" Loc="FB4_2" NNm="Mode&lt;0&gt;" SNm="Mode&lt;0&gt;"/><Net IoT="out" Loc="FB4_4" NNm="Mode&lt;1&gt;" SNm="Mode&lt;1&gt;"/><Net IoT="none" NNm="FB2_11_I" SNm="FPGA_done_II/UIM"/><Net IoT="out" Loc="FB4_7" NNm="Mode&lt;2&gt;" SNm="Mode&lt;2&gt;"/><Net IoT="none" NNm="FB1_4_Q" SNm="fpga_timing&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB1_3_Q" SNm="fpga_timing&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB1_14_Q" SNm="fpga_timing&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB1_16_Q" SNm="fpga_timing&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_15_Q" SNm="fpga_timing&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB1_2_Q" SNm="fpga_timing&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB1_1_Q" SNm="fpga_timing&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB2_2_Q" SNm="fpga_timing&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB3_16_Q" SNm="fpga_timing&lt;8&gt;_MC.Q"/><Net IoT="in" Loc="FB3_15" NNm="data&lt;0&gt;" SNm="data&lt;0&gt;"/><Net IoT="in" Loc="FB4_15" NNm="data&lt;1&gt;" SNm="data&lt;1&gt;"/><Net IoT="in" Loc="FB4_16" NNm="data&lt;2&gt;" SNm="data&lt;2&gt;"/><Net IoT="in" Loc="FB4_11" NNm="data&lt;3&gt;" SNm="data&lt;3&gt;"/><Net IoT="none" NNm="FB1_13_Q" SNm="FPGA_prog_B_MC.UIM"/><Net IoT="in" Loc="FB3_16" NNm="data&lt;4&gt;" SNm="data&lt;4&gt;"/><Net IoT="in" Loc="FB4_13" NNm="data&lt;5&gt;" SNm="data&lt;5&gt;"/><Net IoT="in" Loc="FB4_12" NNm="data&lt;6&gt;" SNm="data&lt;6&gt;"/><Net IoT="in" Loc="FB4_14" NNm="data&lt;7&gt;" SNm="data&lt;7&gt;"/><Net IoT="none" NNm="FB1_3_OR" SNm="fpga_timing&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB1_4_OR" SNm="fpga_timing&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB1_5_OR" SNm="LEDs&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB1_6_OR" SNm="LEDs&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB1_7_OR" SNm="LEDs&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_8_OR" SNm="LEDs&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB3_15_I" SNm="data&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB1_9_OR" SNm="LEDs&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB4_15_I" SNm="data&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB4_16_I" SNm="data&lt;2&gt;_II/UIM"/><Net IoT="in" Loc="FB3_11" NNm="SW&lt;0&gt;" SNm="SW&lt;0&gt;"/><Net IoT="none" NNm="FB4_11_I" SNm="data&lt;3&gt;_II/UIM"/><Net IoT="in" Loc="FB3_10" NNm="SW&lt;1&gt;" SNm="SW&lt;1&gt;"/><Net IoT="none" NNm="FB3_16_I" SNm="data&lt;4&gt;_II/UIM"/><Net IoT="in" Loc="FB3_9" NNm="SW&lt;2&gt;" SNm="SW&lt;2&gt;"/><Net IoT="none" NNm="FB4_13_I" SNm="data&lt;5&gt;_II/UIM"/><Net IoT="none" NNm="FB4_12_I" SNm="data&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB4_14_I" SNm="data&lt;7&gt;_II/UIM"/><Net IoT="none" NNm="FB3_11_I" SNm="SW&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB3_10_Q" SNm="SW_1_hi_MC.Q"/><Net IoT="bidi" Loc="FB4_1" NNm="FPGA_D&lt;0&gt;" SNm="FPGA_D&lt;0&gt;"/><Net IoT="none" NNm="FB3_9_Q" SNm="SW_2_hi_MC.Q"/><Net IoT="bidi" Loc="FB4_5" NNm="FPGA_D&lt;1&gt;" SNm="FPGA_D&lt;1&gt;"/><Net IoT="bidi" Loc="FB4_6" NNm="FPGA_D&lt;2&gt;" SNm="FPGA_D&lt;2&gt;"/><Net IoT="bidi" Loc="FB3_7" NNm="FPGA_D&lt;3&gt;" SNm="FPGA_D&lt;3&gt;"/><Net IoT="bidi" Loc="FB3_6" NNm="FPGA_D&lt;4&gt;" SNm="FPGA_D&lt;4&gt;"/><Net IoT="bidi" Loc="FB3_5" NNm="FPGA_D&lt;5&gt;" SNm="FPGA_D&lt;5&gt;"/><Net IoT="bidi" Loc="FB3_4" NNm="FPGA_D&lt;6&gt;" SNm="FPGA_D&lt;6&gt;"/><Net IoT="bidi" Loc="FB3_3" NNm="FPGA_D&lt;7&gt;" SNm="FPGA_D&lt;7&gt;"/><Net IoT="none" NNm="FB2_1_Q" SNm="usb_rst_MC.UIM"/><Net IoT="none" NNm="FB1_1_MC_CLK" SNm="FB1_1_MC_CLK"/><Net IoT="none" NNm="FB1_2_MC_CLK" SNm="FB1_2_MC_CLK"/><Net IoT="none" NNm="FB2_1_MC_CLK" SNm="FB2_1_MC_CLK"/><Net IoT="none" NNm="FB1_3_MC_CLK" SNm="FB1_3_MC_CLK"/><Net IoT="none" NNm="FB2_2_MC_CLK" SNm="FB2_2_MC_CLK"/><Net IoT="none" NNm="FB1_4_MC_CLK" SNm="FB1_4_MC_CLK"/><Net IoT="none" NNm="FB2_3_MC_CLK" SNm="FB2_3_MC_CLK"/><Net IoT="none" NNm="FB4_1_MC_CLK" SNm="FB4_1_MC_CLK"/><Net IoT="none" NNm="FB2_4_MC_CLK" SNm="FB2_4_MC_CLK"/><Net IoT="none" NNm="FB3_3_MC_CLK" SNm="FB3_3_MC_CLK"/><Net IoT="none" NNm="FB2_5_MC_CLK" SNm="FB2_5_MC_CLK"/><Net IoT="none" NNm="FB3_4_MC_CLK" SNm="FB3_4_MC_CLK"/><Net IoT="none" NNm="FB4_1_I" SNm="FPGA_D&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB2_6_MC_CLK" SNm="FB2_6_MC_CLK"/><Net IoT="none" NNm="FB3_5_MC_CLK" SNm="FB3_5_MC_CLK"/><Net IoT="none" NNm="FB4_5_I" SNm="FPGA_D&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB1_10_OR" SNm="LEDs&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB2_7_MC_CLK" SNm="FB2_7_MC_CLK"/><Net IoT="none" NNm="FB3_6_MC_CLK" SNm="FB3_6_MC_CLK"/><Net IoT="none" NNm="FB4_5_MC_CLK" SNm="FB4_5_MC_CLK"/><Net IoT="none" NNm="FB4_6_I" SNm="FPGA_D&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB1_11_OR" SNm="LEDs&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB2_8_MC_CLK" SNm="FB2_8_MC_CLK"/><Net IoT="none" NNm="FB2_10_OR" SNm="FPGA_cclk_MC.D"/><Net IoT="none" NNm="FB3_7_MC_CLK" SNm="FB3_7_MC_CLK"/><Net IoT="none" NNm="FB4_6_MC_CLK" SNm="FB4_6_MC_CLK"/><Net IoT="none" NNm="FB3_7_I" SNm="FPGA_D&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB1_12_OR" SNm="LEDs&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB2_9_MC_CLK" SNm="FB2_9_MC_CLK"/><Net IoT="none" NNm="FB3_6_I" SNm="FPGA_D&lt;4&gt;_II/UIM"/><Net IoT="none" NNm="FB1_13_OR" SNm="FPGA_prog_B_MC.D"/><Net IoT="none" NNm="FB3_9_MC_CLK" SNm="FB3_9_MC_CLK"/><Net IoT="none" NNm="FB4_10_OR" SNm="usb_rd_MC.D"/><Net IoT="none" NNm="FB3_5_I" SNm="FPGA_D&lt;5&gt;_II/UIM"/><Net IoT="none" NNm="FB1_14_OR" SNm="fpga_timing&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB2_5_Q" SNm="previous_MC.Q"/><Net IoT="none" NNm="FB3_4_I" SNm="FPGA_D&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB1_15_OR" SNm="fpga_timing&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB2_14_OR" SNm="usb_timing&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB3_3_I" SNm="FPGA_D&lt;7&gt;_II/UIM"/><Net IoT="out" Loc="FB4_10" NNm="usb_rd" SNm="usb_rd"/><Net IoT="none" NNm="FB1_16_OR" SNm="fpga_timing&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_15_OR" SNm="usb_timing&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB2_16_OR" SNm="usb_timing&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB2_10_Q" SNm="FPGA_cclk_MC.UIM"/><Net IoT="in" Loc="FB3_13" NNm="usb_rx" SNm="usb_rx"/><Net IoT="none" NNm="FB3_10_I" SNm="SW_1_hi_MC.D"/><Net IoT="none" NNm="FB3_9_I" SNm="SW_2_hi_MC.D"/><Net IoT="none" NNm="FB3_13_I" SNm="usb_rx_II/UIM"/><Net IoT="none" NNm="FB2_10_MC_CLK" SNm="FB2_10_MC_CLK"/><Net IoT="none" NNm="FB2_11_MC_CLK" SNm="FB2_11_MC_CLK"/><Net IoT="none" NNm="FB3_10_MC_CLK" SNm="FB3_10_MC_CLK"/><Net IoT="none" NNm="FB1_13_MC_CLK" SNm="FB1_13_MC_CLK"/><Net IoT="none" NNm="FB4_10_MC_CLK" SNm="FB4_10_MC_CLK"/><Net ClkT="G" IoT="in" Loc="FB2_7" NNm="mclk" SNm="mclk"/><Net IoT="none" NNm="FB1_14_MC_CLK" SNm="FB1_14_MC_CLK"/><Net IoT="none" NNm="FB2_13_MC_CLK" SNm="FB2_13_MC_CLK"/><Net IoT="none" NNm="FB1_15_MC_CLK" SNm="FB1_15_MC_CLK"/><Net IoT="none" NNm="FB2_14_MC_CLK" SNm="FB2_14_MC_CLK"/><Net IoT="none" NNm="FB1_16_MC_CLK" SNm="FB1_16_MC_CLK"/><Net IoT="none" NNm="FB2_15_MC_CLK" SNm="FB2_15_MC_CLK"/><Net IoT="none" NNm="FB2_16_MC_CLK" SNm="FB2_16_MC_CLK"/><Net IoT="none" NNm="FB3_16_MC_CLK" SNm="FB3_16_MC_CLK"/><Net IoT="bidi" Loc="FB2_12" NNm="N24" SNm="N24"/><Net IoT="out" Loc="FB3_2" NNm="FPGA_MOSI" SNm="FPGA_MOSI"/><Net IoT="none" NNm="FB2_12_I" SNm="N24_II/UIM"/><Net IoT="out" Loc="FB3_12" NNm="mclk_ce" SNm="mclk_ce"/><Net IoT="out" Loc="FB1_13" NNm="FPGA_prog_B" SNm="FPGA_prog_B"/><Net IoT="none" NNm="FB2_4_Q" SNm="previous_usb_dry_MC.Q"/><Net IoT="none" NNm="FB4_1_Q" SNm="FPGA_D&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB4_5_Q" SNm="FPGA_D&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="PT_GND" SNm="N24_MC.Q"/><Net IoT="none" NNm="FB4_6_Q" SNm="FPGA_D&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB3_7_Q" SNm="FPGA_D&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB2_14_Q" SNm="usb_timing&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB3_6_Q" SNm="FPGA_D&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB2_16_Q" SNm="usb_timing&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB3_5_Q" SNm="FPGA_D&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB2_15_Q" SNm="usb_timing&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB3_4_Q" SNm="FPGA_D&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB2_13_Q" SNm="usb_timing&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB3_3_Q" SNm="FPGA_D&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB2_11_Q" SNm="usb_timing&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB2_9_Q" SNm="usb_timing&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB2_8_Q" SNm="usb_timing&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB2_7_Q" SNm="usb_timing&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB2_6_Q" SNm="usb_timing&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB2_7_I" SNm="mclk_II/FCLK"/><Net IoT="none" NNm="FB1_PT0" SNm="FB1_PT0"/><Net IoT="none" NNm="FB1_PT1" SNm="FB1_PT1"/><Net IoT="none" NNm="FB2_PT0" SNm="FB2_PT0"/><Net IoT="none" NNm="FB1_PT2" SNm="FB1_PT2"/><Net IoT="none" NNm="FB2_PT1" SNm="FB2_PT1"/><Net IoT="none" NNm="FB4_10_Q" SNm="usb_rd_MC.UIM"/><Net IoT="none" NNm="FB1_PT3" SNm="FB1_PT3"/><Net IoT="none" NNm="FB2_PT2" SNm="FB2_PT2"/><Net IoT="none" NNm="FB4_PT0" SNm="FB4_PT0"/><Net IoT="none" NNm="FB1_PT4" SNm="FB1_PT4"/><Net IoT="none" NNm="FB2_PT3" SNm="FB2_PT3"/><Net IoT="none" NNm="FB4_PT1" SNm="FB4_PT1"/><Net IoT="none" NNm="FB1_PT5" SNm="FB1_PT5"/><Net IoT="none" NNm="FB2_PT4" SNm="FB2_PT4"/><Net IoT="none" NNm="FB1_PT6" SNm="FB1_PT6"/><Net IoT="none" NNm="FB2_PT5" SNm="FB2_PT5"/><Net IoT="out" Loc="FB1_12" NNm="LEDs&lt;1&gt;" SNm="LEDs&lt;1&gt;"/><Net IoT="none" NNm="FB1_PT7" SNm="FB1_PT7"/><Net IoT="none" NNm="FB2_PT6" SNm="FB2_PT6"/><Net IoT="in" Loc="FB1_16" NNm="FPGA_INITB" SNm="FPGA_INITB"/><Net IoT="out" Loc="FB1_11" NNm="LEDs&lt;2&gt;" SNm="LEDs&lt;2&gt;"/><Net IoT="none" NNm="FB2_PT7" SNm="FOOBAR2__ctinst/7"/><Net IoT="none" NNm="FB1_PT8" SNm="FB1_PT8"/><Net IoT="none" NNm="FB3_PT7" SNm="FOOBAR3__ctinst/7"/><Net IoT="out" Loc="FB1_10" NNm="LEDs&lt;3&gt;" SNm="LEDs&lt;3&gt;"/><Net IoT="none" NNm="FB1_PT9" SNm="FB1_PT9"/><Net IoT="none" NNm="FB2_PT8" SNm="FB2_PT8"/><Net IoT="none" NNm="FB4_PT7" SNm="FOOBAR4__ctinst/7"/><Net IoT="out" Loc="FB1_9" NNm="LEDs&lt;4&gt;" SNm="LEDs&lt;4&gt;"/><Net IoT="none" NNm="FB2_PT9" SNm="FB2_PT9"/><Net IoT="out" Loc="FB1_8" NNm="LEDs&lt;5&gt;" SNm="LEDs&lt;5&gt;"/><Net IoT="out" Loc="FB1_7" NNm="LEDs&lt;6&gt;" SNm="LEDs&lt;6&gt;"/><Net IoT="none" NNm="FB2_3_Q" SNm="usb_dry_MC.Q"/><Net IoT="out" Loc="FB1_6" NNm="LEDs&lt;7&gt;" SNm="LEDs&lt;7&gt;"/><Net IoT="out" Loc="FB1_5" NNm="LEDs&lt;8&gt;" SNm="LEDs&lt;8&gt;"/><Globals><GlblBuf GType="GCK" Nm="GCK0"><IPort NNm="FB2_7_I"/></GlblBuf></Globals><Lb Nm="FB1"><LbT Nm="FB1_PT0" PtT="XBR_CT_X"><OPort NNm="FB1_PT0"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT1" PtT="XBR_CT_X"><OPort NNm="FB1_PT1"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT2" PtT="XBR_CT_X"><OPort NNm="FB1_PT2"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT3" PtT="XBR_CT_X"><OPort NNm="FB1_PT3"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT4" PtT="XBR_CT"><OPort NNm="FB1_PT4"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT5" PtT="XBR_CT"><OPort NNm="FB1_PT5"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT6" PtT="XBR_CT"><OPort NNm="FB1_PT6"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_13_Q"/></LbT><LbT Nm="FB1_PT7" PtT="XBR_CT"><OPort NNm="FB1_PT7"/><IPort NNm="FB2_11_I"/><IPort NNm="FB2_1_Q"/></LbT><LbT Nm="FB1_PT8" PtT="XBR_A"><OPort NNm="FB1_PT8"/><IPort NNm="FB2_11_I"/><IPort NNm="FB4_1_I"/></LbT><LbT Nm="FB1_PT9" PtT="XBR_B"><OPort NNm="FB1_PT9"/><IPort NNm="FB2_11_I"/><IPort NNm="FB4_5_I"/></LbT><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_1_Q"/></LbT><LbT Nm="FB1_PT11" PtT="XBR_A"><OPort NNm="FB1_PT11"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT12" PtT="XBR_B"><OPort NNm="FB1_PT12"/><IPort NNm="FB2_11_I"/><IPort NNm="FB4_6_I"/></LbT><LbT Nm="FB1_PT13" PtT="XBR_C"><OPort NNm="FB1_PT13"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_2_Q"/></LbT><LbT Nm="FB1_PT14" PtT="XBR_A"><OPort NNm="FB1_PT14"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB1_PT15" PtT="XBR_B"><OPort NNm="FB1_PT15"/><IPort NNm="FB2_11_I"/><IPort NNm="FB1_16_I"/></LbT><LbT Nm="FB1_PT16" PtT="XBR_C"><OPort NNm="FB1_PT16"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_7_I"/></LbT><LbT Nm="FB1_PT17" PtT="XBR_A"><OPort NNm="FB1_PT17"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_6_I"/></LbT><LbT Nm="FB1_PT18" PtT="XBR_B"><OPort NNm="FB1_PT18"/><IPort NNm="FB2_11_I"/><IPort NNm="FB2_12_I"/></LbT><LbT Nm="FB1_PT19" PtT="XBR_C"><OPort NNm="FB1_PT19"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_5_I"/></LbT><LbT Nm="FB1_PT20" PtT="XBR_A"><OPort NNm="FB1_PT20"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_4_I"/></LbT><LbT Nm="FB1_PT21" PtT="XBR_B"><OPort NNm="FB1_PT21"/><IPort NNm="FB2_11_I"/><IPort NNm="FB3_3_I"/></LbT><LbT Nm="FB1_PT22" PtT="XBR_C"><OPort NNm="FB1_PT22"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_16_Q"/></LbT><LbT Nm="FB1_PT23" PtT="XBR_A"><OPort NNm="FB1_PT23"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT24" PtT="XBR_B"><OPort NNm="FB1_PT24"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT25" PtT="XBR_C"><OPort NNm="FB1_PT25"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB1_PT26" PtT="XBR_A"><OPort NNm="FB1_PT26"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT27" PtT="XBR_B"><OPort NNm="FB1_PT27"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB1_PT28" PtT="XBR_C"><OPort NNm="FB1_PT28"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT29" PtT="XBR_A"><OPort NNm="FB1_PT29"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB1_PT30" PtT="XBR_B"><OPort NNm="FB1_PT30"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB1_PT31" PtT="XBR_C"><OPort NNm="FB1_PT31"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB1_PT32" PtT="XBR_A"><OPort NNm="FB1_PT32"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT33" PtT="XBR_B"><OPort NNm="FB1_PT33"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT34" PtT="XBR_C"><OPort NNm="FB1_PT34"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_3_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB1_PT35" PtT="XBR_A"><OPort NNm="FB1_PT35"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB1_PT36" PtT="XBR_B"><OPort NNm="FB1_PT36"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB1_2_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_2_Q"/><IPort NNm="FB3_16_Q"/><IPort NNm="FB1_15_Q"/></LbT><Mc Nm="FB1_1"><ClkMux Nm="FB1_1_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_1_MC_CLK"/></ClkMux><XorMux Nm="FB1_1_AND"><IPort NNm="FB1_PT10"/></XorMux><FbMux Nm="FB1_1_N"><IPort NNm="FB1_1_Q"/></FbMux><DFlop Nm="FB1_1_FF"><FlopPort NNm="FB1_PT10" Port="D"/><FlopPort NNm="FB1_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_2"><ClkMux Nm="FB1_2_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_2_MC_CLK"/></ClkMux><XorMux Nm="FB1_2_AND"><IPort NNm="FB1_PT13"/></XorMux><FbMux Nm="FB1_2_N"><IPort NNm="FB1_2_Q"/></FbMux><DFlop Nm="FB1_2_FF"><FlopPort NNm="FB1_PT13" Port="D"/><FlopPort NNm="FB1_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_3"><ClkMux Nm="FB1_3_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_3_MC_CLK"/></ClkMux><FbMux Nm="FB1_3_N"><IPort NNm="FB1_3_Q"/></FbMux><DFlop Nm="FB1_3_FF"><FlopPort NNm="FB1_3_OR" Port="D"/><FlopPort NNm="FB1_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_3_OR"><OPort NNm="FB1_3_OR"/><IPort NNm="FB1_PT33"/><IPort NNm="FB1_PT36"/><IPort NNm="FB1_PT34"/><IPort NNm="FB1_PT35"/></Or></Mc><Mc Nm="FB1_4"><ClkMux Nm="FB1_4_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_4_MC_CLK"/></ClkMux><FbMux Nm="FB1_4_N"><IPort NNm="FB1_4_Q"/></FbMux><DFlop Nm="FB1_4_FF"><FlopPort NNm="FB1_4_OR" Port="D"/><FlopPort NNm="FB1_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_4_OR"><OPort NNm="FB1_4_OR"/><IPort NNm="FB1_PT29"/><IPort NNm="FB1_PT32"/><IPort NNm="FB1_PT30"/><IPort NNm="FB1_PT31"/></Or></Mc><Mc Nm="FB1_5"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_5_I"><IPort NNm="LEDs&lt;8&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_5_O"><IPort NNm="FB1_5_OR"/><OPort NNm="LEDs&lt;8&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_5_OR"><OPort NNm="FB1_5_OR"/><IPort NNm="FB1_PT21"/><IPort NNm="FB1_PT18"/></Or></Mc><Mc Nm="FB1_6"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_6_I"><IPort NNm="LEDs&lt;7&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_6_O"><IPort NNm="FB1_6_OR"/><OPort NNm="LEDs&lt;7&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_6_OR"><OPort NNm="FB1_6_OR"/><IPort NNm="FB1_PT20"/><IPort NNm="FB1_PT18"/></Or></Mc><Mc Nm="FB1_7"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_7_I"><IPort NNm="LEDs&lt;6&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_7_O"><IPort NNm="FB1_7_OR"/><OPort NNm="LEDs&lt;6&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_7_OR"><OPort NNm="FB1_7_OR"/><IPort NNm="FB1_PT19"/><IPort NNm="FB1_PT18"/></Or></Mc><Mc Nm="FB1_8"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_8_I"><IPort NNm="LEDs&lt;5&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_8_O"><IPort NNm="FB1_8_OR"/><OPort NNm="LEDs&lt;5&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_8_OR"><OPort NNm="FB1_8_OR"/><IPort NNm="FB1_PT17"/><IPort NNm="FB1_PT7"/></Or></Mc><Mc Nm="FB1_9"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_9_I"><IPort NNm="LEDs&lt;4&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_9_O"><IPort NNm="FB1_9_OR"/><OPort NNm="LEDs&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_9_OR"><OPort NNm="FB1_9_OR"/><IPort NNm="FB1_PT16"/><IPort NNm="FB1_PT15"/></Or></Mc><Mc Nm="FB1_10"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_10_I"><IPort NNm="LEDs&lt;3&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_10_O"><IPort NNm="FB1_10_OR"/><OPort NNm="LEDs&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_10_OR"><OPort NNm="FB1_10_OR"/><IPort NNm="FB1_PT12"/><IPort NNm="FB1_PT14"/></Or></Mc><Mc Nm="FB1_11"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_11_I"><IPort NNm="LEDs&lt;2&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_11_O"><IPort NNm="FB1_11_OR"/><OPort NNm="LEDs&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_11_OR"><OPort NNm="FB1_11_OR"/><IPort NNm="FB1_PT9"/><IPort NNm="FB1_PT11"/></Or></Mc><Mc Nm="FB1_12"><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_12_I"><IPort NNm="LEDs&lt;1&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_12_O"><IPort NNm="FB1_12_OR"/><OPort NNm="LEDs&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_12_OR"><OPort NNm="FB1_12_OR"/><IPort NNm="FB1_PT8"/><IPort NNm="FB1_PT7"/></Or></Mc><Mc Nm="FB1_13"><ClkMux Nm="FB1_13_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_13_MC_CLK"/></ClkMux><FbMux Nm="FB1_13_N"><IPort NNm="FB1_13_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_13_I"><IPort NNm="FPGA_prog_B"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_13_O"><IPort NNm="FB1_13_Q"/><OPort NNm="FPGA_prog_B"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB1_13_FF"><FlopPort NNm="FB1_13_OR" Port="D"/><FlopPort NNm="FB1_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_13_OR"><OPort NNm="FB1_13_OR"/><IPort NNm="FB1_PT4"/><IPort NNm="FB1_PT3"/><IPort NNm="FB1_PT0"/><IPort NNm="FB1_PT1"/><IPort NNm="FB1_PT2"/><IPort NNm="FB1_PT5"/><IPort NNm="FB1_PT6"/></Or></Mc><Mc Nm="FB1_14"><ClkMux Nm="FB1_14_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_14_MC_CLK"/></ClkMux><FbMux Nm="FB1_14_N"><IPort NNm="FB1_14_Q"/></FbMux><DFlop Nm="FB1_14_FF"><FlopPort NNm="FB1_14_OR" Port="D"/><FlopPort NNm="FB1_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_14_OR"><OPort NNm="FB1_14_OR"/><IPort NNm="FB1_PT26"/><IPort NNm="FB1_PT28"/><IPort NNm="FB1_PT27"/></Or></Mc><Mc Nm="FB1_15"><ClkMux Nm="FB1_15_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_15_MC_CLK"/></ClkMux><FbMux Nm="FB1_15_N"><IPort NNm="FB1_15_Q"/></FbMux><DFlop Nm="FB1_15_FF"><FlopPort NNm="FB1_15_OR" Port="D"/><FlopPort NNm="FB1_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_15_OR"><OPort NNm="FB1_15_OR"/><IPort NNm="FB1_PT24"/><IPort NNm="FB1_PT25"/></Or></Mc><Mc Nm="FB1_16"><ClkMux Nm="FB1_16_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB1_16_MC_CLK"/></ClkMux><FbMux Nm="FB1_16_N"><IPort NNm="FB1_16_Q"/></FbMux><FbMux Nm="FB1_16_P"><IPort NNm="FB1_16_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_16_I"><IPort NNm="FPGA_INITB"/><OPort NNm="FB1_16_I"/></InBuf><DFlop Nm="FB1_16_FF"><FlopPort NNm="FB1_16_OR" Port="D"/><FlopPort NNm="FB1_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_16_OR"><OPort NNm="FB1_16_OR"/><IPort NNm="FB1_PT22"/><IPort NNm="FB1_PT23"/></Or></Mc></Lb><Lb Nm="FB2"><LbT Nm="FB2_PT0" PtT="XBR_CT_X"><OPort NNm="FB2_PT0"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT1" PtT="XBR_CT_X"><OPort NNm="FB2_PT1"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT2" PtT="XBR_CT_X"><OPort NNm="FB2_PT2"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT3" PtT="XBR_CT_X"><OPort NNm="FB2_PT3"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT4" PtT="XBR_CT"><OPort NNm="FB2_PT4"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/></LbT><LbT Nm="FB2_PT5" PtT="XBR_CT"><OPort NNm="FB2_PT5"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT6" PtT="XBR_CT"><OPort NNm="FB2_PT6"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT7" PtT="XBR_CT"><OPort NNm="FB2_PT7"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB2_PT8" PtT="XBR_A"><OPort NNm="FB2_PT8"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/></LbT><LbT Nm="FB2_PT9" PtT="XBR_B"><OPort NNm="FB2_PT9"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT10" PtT="XBR_C"><OPort NNm="FB2_PT10"/><IPort NNm="FB3_11_I"/></LbT><LbT Nm="FB2_PT11" PtT="XBR_A"><OPort NNm="FB2_PT11"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT12" PtT="XBR_B"><OPort NNm="FB2_PT12"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT13" PtT="XBR_C"><OPort NNm="FB2_PT13"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB2_2_Q"/></LbT><LbT Nm="FB2_PT14" PtT="XBR_A"><OPort NNm="FB2_PT14"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT15" PtT="XBR_B"><OPort NNm="FB2_PT15"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/></LbT><LbT Nm="FB2_PT16" PtT="XBR_C"><OPort NNm="FB2_PT16"/><IPort NNm="FB3_13_I"/></LbT><LbT Nm="FB2_PT19" PtT="XBR_C"><OPort NNm="FB2_PT19"/><IPort NNm="FB2_5_Q"/></LbT><LbT Nm="FB2_PT22" PtT="XBR_C"><OPort NNm="FB2_PT22"/><IPort NNm="FB2_3_Q"/></LbT><LbT Nm="FB2_PT25" PtT="XBR_C"><OPort NNm="FB2_PT25"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_6_Q"/></LbT><LbT Nm="FB2_PT28" PtT="XBR_C"><OPort NNm="FB2_PT28"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT31" PtT="XBR_C"><OPort NNm="FB2_PT31"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT34" PtT="XBR_C"><OPort NNm="FB2_PT34"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT40" PtT="XBR_C"><OPort NNm="FB2_PT40"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT46" PtT="XBR_C"><OPort NNm="FB2_PT46"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_3_Q"/><IPort NNm="FB2_4_Q"/></LbT><Mc Nm="FB2_1"><ClkMux Nm="FB2_1_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_1_MC_CLK"/></ClkMux><XorMux Nm="FB2_1_AND"><IPort NNm="FB2_PT10"/></XorMux><FbMux Nm="FB2_1_N"><IPort NNm="FB2_1_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_1_I"><IPort NNm="usb_rst"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_1_O"><IPort NNm="FB2_1_Q"/><OPort NNm="usb_rst"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_1_FF"><FlopPort NNm="FB2_PT10" Port="D"/><FlopPort NNm="FB2_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_2"><ClkMux Nm="FB2_2_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_2_MC_CLK"/></ClkMux><XorMux Nm="FB2_2_AND"><IPort NNm="FB2_PT13"/></XorMux><FbMux Nm="FB2_2_N"><IPort NNm="FB2_2_Q"/></FbMux><DFlop Nm="FB2_2_FF"><FlopPort NNm="FB2_PT13" Port="D"/><FlopPort NNm="FB2_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_3"><ClkMux Nm="FB2_3_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_3_MC_CLK"/></ClkMux><XorMux Nm="FB2_3_AND"><IPort NNm="FB2_PT16"/></XorMux><FbMux Nm="FB2_3_N"><IPort NNm="FB2_3_Q"/></FbMux><DFlop Nm="FB2_3_FF"><FlopPort NNm="FB2_PT16" Port="D"/><FlopPort NNm="FB2_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_4"><ClkMux Nm="FB2_4_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_4_MC_CLK"/></ClkMux><XorMux Nm="FB2_4_AND"><IPort NNm="FB2_PT19"/></XorMux><FbMux Nm="FB2_4_N"><IPort NNm="FB2_4_Q"/></FbMux><DFlop Nm="FB2_4_FF"><FlopPort NNm="FB2_PT19" Port="D"/><FlopPort NNm="FB2_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_5"><ClkMux Nm="FB2_5_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_5_MC_CLK"/></ClkMux><XorMux Nm="FB2_5_AND"><IPort NNm="FB2_PT22"/></XorMux><FbMux Nm="FB2_5_N"><IPort NNm="FB2_5_Q"/></FbMux><DFlop Nm="FB2_5_FF"><FlopPort NNm="FB2_PT22" Port="D"/><FlopPort NNm="FB2_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_6"><ClkMux Nm="FB2_6_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_6_MC_CLK"/></ClkMux><XorMux Nm="FB2_6_AND"><IPort NNm="FB2_PT25"/></XorMux><FbMux Nm="FB2_6_N"><IPort NNm="FB2_6_Q"/></FbMux><DFlop Nm="FB2_6_FF"><FlopPort NNm="FB2_PT25" Port="D"/><FlopPort NNm="FB2_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_7"><ClkMux Nm="FB2_7_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_7_MC_CLK"/></ClkMux><XorMux Nm="FB2_7_AND"><IPort NNm="FB2_PT28"/></XorMux><FbMux Nm="FB2_7_N"><IPort NNm="FB2_7_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_7_I"><IPort NNm="mclk"/><OPort NNm="FB2_7_I"/></InBuf><DFlop Nm="FB2_7_FF"><FlopPort NNm="FB2_PT28" Port="D"/><FlopPort NNm="FB2_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_8"><ClkMux Nm="FB2_8_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_8_MC_CLK"/></ClkMux><XorMux Nm="FB2_8_AND"><IPort NNm="FB2_PT31"/></XorMux><FbMux Nm="FB2_8_N"><IPort NNm="FB2_8_Q"/></FbMux><DFlop Nm="FB2_8_FF"><FlopPort NNm="FB2_PT31" Port="D"/><FlopPort NNm="FB2_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_9"><ClkMux Nm="FB2_9_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_9_MC_CLK"/></ClkMux><XorMux Nm="FB2_9_AND"><IPort NNm="FB2_PT34"/></XorMux><FbMux Nm="FB2_9_N"><IPort NNm="FB2_9_Q"/></FbMux><DFlop Nm="FB2_9_FF"><FlopPort NNm="FB2_PT34" Port="D"/><FlopPort NNm="FB2_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_10"><ClkMux Nm="FB2_10_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_10_MC_CLK"/></ClkMux><FbMux Nm="FB2_10_N"><IPort NNm="FB2_10_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_10_I"><IPort NNm="FPGA_cclk"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_10_O"><IPort NNm="FB2_10_Q"/><OPort NNm="FPGA_cclk"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_10_FF"><FlopPort NNm="FB2_10_OR" Port="D"/><FlopPort NNm="FB2_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_10_OR"><OPort NNm="FB2_10_OR"/><IPort NNm="FB2_PT1"/><IPort NNm="FB2_PT0"/></Or></Mc><Mc Nm="FB2_11"><ClkMux Nm="FB2_11_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_11_MC_CLK"/></ClkMux><XorMux Nm="FB2_11_AND"><IPort NNm="FB2_PT40"/></XorMux><FbMux Nm="FB2_11_N"><IPort NNm="FB2_11_Q"/></FbMux><FbMux Nm="FB2_11_P"><IPort NNm="FB2_11_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_11_I"><IPort NNm="FPGA_done"/><OPort NNm="FB2_11_I"/></InBuf><DFlop Nm="FB2_11_FF"><FlopPort NNm="FB2_PT40" Port="D"/><FlopPort NNm="FB2_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_12"><OeMux Nm="FB2_12_OE"><IPort NNm="FB2_PT7"/></OeMux><FbMux Nm="FB2_12_P"><IPort NNm="FB2_12_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_12_I"><IPort NNm="N24"/><OPort NNm="FB2_12_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_12_O"><IPort NNm="PT_GND"/><OPort NNm="N24"/><CntlPort NNm="FB2_PT7"/></OutBuf></Mc><Mc Nm="FB2_13"><ClkMux Nm="FB2_13_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_13_MC_CLK"/></ClkMux><XorMux Nm="FB2_13_AND"><IPort NNm="FB2_PT46"/></XorMux><FbMux Nm="FB2_13_N"><IPort NNm="FB2_13_Q"/></FbMux><DFlop Nm="FB2_13_FF"><FlopPort NNm="FB2_PT46" Port="D"/><FlopPort NNm="FB2_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_14"><ClkMux Nm="FB2_14_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_14_MC_CLK"/></ClkMux><FbMux Nm="FB2_14_N"><IPort NNm="FB2_14_Q"/></FbMux><DFlop Nm="FB2_14_FF"><FlopPort NNm="FB2_14_OR" Port="D"/><FlopPort NNm="FB2_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_14_OR"><OPort NNm="FB2_14_OR"/><IPort NNm="FB2_PT15"/><IPort NNm="FB2_PT9"/><IPort NNm="FB2_PT12"/><IPort NNm="FB2_PT11"/><IPort NNm="FB2_PT14"/></Or></Mc><Mc Nm="FB2_15"><ClkMux Nm="FB2_15_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_15_MC_CLK"/></ClkMux><FbMux Nm="FB2_15_N"><IPort NNm="FB2_15_Q"/></FbMux><DFlop Nm="FB2_15_FF"><FlopPort NNm="FB2_15_OR" Port="D"/><FlopPort NNm="FB2_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_15_OR"><OPort NNm="FB2_15_OR"/><IPort NNm="FB2_PT8"/><IPort NNm="FB2_PT5"/><IPort NNm="FB2_PT6"/></Or></Mc><Mc Nm="FB2_16"><ClkMux Nm="FB2_16_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB2_16_MC_CLK"/></ClkMux><FbMux Nm="FB2_16_N"><IPort NNm="FB2_16_Q"/></FbMux><DFlop Nm="FB2_16_FF"><FlopPort NNm="FB2_16_OR" Port="D"/><FlopPort NNm="FB2_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_16_OR"><OPort NNm="FB2_16_OR"/><IPort NNm="FB2_PT4"/><IPort NNm="FB2_PT2"/><IPort NNm="FB2_PT3"/></Or></Mc></Lb><Lb Nm="FB3"><LbT Nm="FB3_PT7" PtT="XBR_CT"><OPort NNm="FB3_PT7"/><IPort NNm="FB2_11_I"/></LbT><LbT Nm="FB3_PT16" PtT="XBR_C"><OPort NNm="FB3_PT16"/><IPort NNm="FB4_14_I"/></LbT><LbT Nm="FB3_PT19" PtT="XBR_C"><OPort NNm="FB3_PT19"/><IPort NNm="FB4_12_I"/></LbT><LbT Nm="FB3_PT22" PtT="XBR_C"><OPort NNm="FB3_PT22"/><IPort NNm="FB4_13_I"/></LbT><LbT Nm="FB3_PT25" PtT="XBR_C"><OPort NNm="FB3_PT25"/><IPort NNm="FB3_16_I"/></LbT><LbT Nm="FB3_PT28" PtT="XBR_C"><OPort NNm="FB3_PT28"/><IPort NNm="FB4_11_I"/></LbT><LbT Nm="FB3_PT55" PtT="XBR_C"><OPort NNm="FB3_PT55"/><IPort NNm="FB3_10_Q"/><IPort NNm="FB3_16_Q"/></LbT><Mc Nm="FB3_1"/><Mc Nm="FB3_2"><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_2_I"><IPort NNm="FPGA_MOSI"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_2_O"><IPort NNm="PT_GND"/><OPort NNm="FPGA_MOSI"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_3"><ClkMux Nm="FB3_3_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_3_MC_CLK"/></ClkMux><XorMux Nm="FB3_3_AND"><IPort NNm="FB3_PT16"/></XorMux><OeMux Nm="FB3_3_OE"><IPort NNm="FB3_PT7"/></OeMux><FbMux Nm="FB3_3_P"><IPort NNm="FB3_3_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_3_I"><IPort NNm="FPGA_D&lt;7&gt;"/><OPort NNm="FB3_3_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_3_O"><IPort NNm="FB3_3_Q"/><OPort NNm="FPGA_D&lt;7&gt;"/><CntlPort NNm="FB3_PT7"/></OutBuf><DFlop Nm="FB3_3_FF"><FlopPort NNm="FB3_PT16" Port="D"/><FlopPort NNm="FB3_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_4"><ClkMux Nm="FB3_4_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_4_MC_CLK"/></ClkMux><XorMux Nm="FB3_4_AND"><IPort NNm="FB3_PT19"/></XorMux><OeMux Nm="FB3_4_OE"><IPort NNm="FB3_PT7"/></OeMux><FbMux Nm="FB3_4_P"><IPort NNm="FB3_4_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_4_I"><IPort NNm="FPGA_D&lt;6&gt;"/><OPort NNm="FB3_4_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_4_O"><IPort NNm="FB3_4_Q"/><OPort NNm="FPGA_D&lt;6&gt;"/><CntlPort NNm="FB3_PT7"/></OutBuf><DFlop Nm="FB3_4_FF"><FlopPort NNm="FB3_PT19" Port="D"/><FlopPort NNm="FB3_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_5"><ClkMux Nm="FB3_5_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_5_MC_CLK"/></ClkMux><XorMux Nm="FB3_5_AND"><IPort NNm="FB3_PT22"/></XorMux><OeMux Nm="FB3_5_OE"><IPort NNm="FB3_PT7"/></OeMux><FbMux Nm="FB3_5_P"><IPort NNm="FB3_5_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_5_I"><IPort NNm="FPGA_D&lt;5&gt;"/><OPort NNm="FB3_5_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_5_O"><IPort NNm="FB3_5_Q"/><OPort NNm="FPGA_D&lt;5&gt;"/><CntlPort NNm="FB3_PT7"/></OutBuf><DFlop Nm="FB3_5_FF"><FlopPort NNm="FB3_PT22" Port="D"/><FlopPort NNm="FB3_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_6"><ClkMux Nm="FB3_6_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_6_MC_CLK"/></ClkMux><XorMux Nm="FB3_6_AND"><IPort NNm="FB3_PT25"/></XorMux><OeMux Nm="FB3_6_OE"><IPort NNm="FB3_PT7"/></OeMux><FbMux Nm="FB3_6_P"><IPort NNm="FB3_6_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_6_I"><IPort NNm="FPGA_D&lt;4&gt;"/><OPort NNm="FB3_6_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_6_O"><IPort NNm="FB3_6_Q"/><OPort NNm="FPGA_D&lt;4&gt;"/><CntlPort NNm="FB3_PT7"/></OutBuf><DFlop Nm="FB3_6_FF"><FlopPort NNm="FB3_PT25" Port="D"/><FlopPort NNm="FB3_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_7"><ClkMux Nm="FB3_7_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_7_MC_CLK"/></ClkMux><XorMux Nm="FB3_7_AND"><IPort NNm="FB3_PT28"/></XorMux><OeMux Nm="FB3_7_OE"><IPort NNm="FB3_PT7"/></OeMux><FbMux Nm="FB3_7_P"><IPort NNm="FB3_7_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_7_I"><IPort NNm="FPGA_D&lt;3&gt;"/><OPort NNm="FB3_7_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_7_O"><IPort NNm="FB3_7_Q"/><OPort NNm="FPGA_D&lt;3&gt;"/><CntlPort NNm="FB3_PT7"/></OutBuf><DFlop Nm="FB3_7_FF"><FlopPort NNm="FB3_PT28" Port="D"/><FlopPort NNm="FB3_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_8"/><Mc Nm="FB3_9"><ClkMux Nm="FB3_9_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_9_MC_CLK"/></ClkMux><FbMux Nm="FB3_9_N"><IPort NNm="FB3_9_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_9_I"><IPort NNm="SW&lt;2&gt;"/><OPort NNm="FB3_9_I"/></InBuf><DFlop Nm="FB3_9_FF"><FlopPort NNm="FB3_9_I" Port="D"/><FlopPort NNm="FB3_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_10"><ClkMux Nm="FB3_10_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_10_MC_CLK"/></ClkMux><FbMux Nm="FB3_10_N"><IPort NNm="FB3_10_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_10_I"><IPort NNm="SW&lt;1&gt;"/><OPort NNm="FB3_10_I"/></InBuf><DFlop Nm="FB3_10_FF"><FlopPort NNm="FB3_10_I" Port="D"/><FlopPort NNm="FB3_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_11"><FbMux Nm="FB3_11_P"><IPort NNm="FB3_11_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_11_I"><IPort NNm="SW&lt;0&gt;"/><OPort NNm="FB3_11_I"/></InBuf></Mc><Mc Nm="FB3_12"><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_12_I"><IPort NNm="mclk_ce"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_12_O"><IPort NNm="PT_GND"/><OPort NNm="mclk_ce"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_13"><FbMux Nm="FB3_13_P"><IPort NNm="FB3_13_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_13_I"><IPort NNm="usb_rx"/><OPort NNm="FB3_13_I"/></InBuf></Mc><Mc Nm="FB3_14"/><Mc Nm="FB3_15"><FbMux Nm="FB3_15_P"><IPort NNm="FB3_15_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_15_I"><IPort NNm="data&lt;0&gt;"/><OPort NNm="FB3_15_I"/></InBuf></Mc><Mc Nm="FB3_16"><ClkMux Nm="FB3_16_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB3_16_MC_CLK"/></ClkMux><XorMux Nm="FB3_16_AND"><IPort NNm="FB3_PT55"/></XorMux><FbMux Nm="FB3_16_N"><IPort NNm="FB3_16_Q"/></FbMux><FbMux Nm="FB3_16_P"><IPort NNm="FB3_16_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_16_I"><IPort NNm="data&lt;4&gt;"/><OPort NNm="FB3_16_I"/></InBuf><DFlop Nm="FB3_16_FF"><FlopPort NNm="FB3_PT55" Port="D"/><FlopPort NNm="FB3_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB4"><LbT Nm="FB4_PT0" PtT="XBR_CT_X"><OPort NNm="FB4_PT0"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT1" PtT="XBR_CT_X"><OPort NNm="FB4_PT1"/><IPort NNm="FB2_14_Q"/><IPort NNm="FB2_15_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB2_7_Q"/><IPort NNm="FB2_6_Q"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT7" PtT="XBR_CT"><OPort NNm="FB4_PT7"/><IPort NNm="FB2_11_I"/></LbT><LbT Nm="FB4_PT10" PtT="XBR_C"><OPort NNm="FB4_PT10"/><IPort NNm="FB3_15_I"/></LbT><LbT Nm="FB4_PT22" PtT="XBR_C"><OPort NNm="FB4_PT22"/><IPort NNm="FB4_15_I"/></LbT><LbT Nm="FB4_PT25" PtT="XBR_C"><OPort NNm="FB4_PT25"/><IPort NNm="FB4_16_I"/></LbT><Mc Nm="FB4_1"><ClkMux Nm="FB4_1_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB4_1_MC_CLK"/></ClkMux><XorMux Nm="FB4_1_AND"><IPort NNm="FB4_PT10"/></XorMux><OeMux Nm="FB4_1_OE"><IPort NNm="FB4_PT7"/></OeMux><FbMux Nm="FB4_1_P"><IPort NNm="FB4_1_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_1_I"><IPort NNm="FPGA_D&lt;0&gt;"/><OPort NNm="FB4_1_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_1_O"><IPort NNm="FB4_1_Q"/><OPort NNm="FPGA_D&lt;0&gt;"/><CntlPort NNm="FB4_PT7"/></OutBuf><DFlop Nm="FB4_1_FF"><FlopPort NNm="FB4_PT10" Port="D"/><FlopPort NNm="FB4_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_2"><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_2_I"><IPort NNm="Mode&lt;0&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_2_O"><IPort NNm="PT_GND"/><OPort NNm="Mode&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB4_3"/><Mc Nm="FB4_4"><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_4_I"><IPort NNm="Mode&lt;1&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_4_O"><IPort NNm="PT_GND"/><OPort NNm="Mode&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB4_5"><ClkMux Nm="FB4_5_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB4_5_MC_CLK"/></ClkMux><XorMux Nm="FB4_5_AND"><IPort NNm="FB4_PT22"/></XorMux><OeMux Nm="FB4_5_OE"><IPort NNm="FB4_PT7"/></OeMux><FbMux Nm="FB4_5_P"><IPort NNm="FB4_5_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_5_I"><IPort NNm="FPGA_D&lt;1&gt;"/><OPort NNm="FB4_5_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_5_O"><IPort NNm="FB4_5_Q"/><OPort NNm="FPGA_D&lt;1&gt;"/><CntlPort NNm="FB4_PT7"/></OutBuf><DFlop Nm="FB4_5_FF"><FlopPort NNm="FB4_PT22" Port="D"/><FlopPort NNm="FB4_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_6"><ClkMux Nm="FB4_6_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB4_6_MC_CLK"/></ClkMux><XorMux Nm="FB4_6_AND"><IPort NNm="FB4_PT25"/></XorMux><OeMux Nm="FB4_6_OE"><IPort NNm="FB4_PT7"/></OeMux><FbMux Nm="FB4_6_P"><IPort NNm="FB4_6_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_6_I"><IPort NNm="FPGA_D&lt;2&gt;"/><OPort NNm="FB4_6_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_6_O"><IPort NNm="FB4_6_Q"/><OPort NNm="FPGA_D&lt;2&gt;"/><CntlPort NNm="FB4_PT7"/></OutBuf><DFlop Nm="FB4_6_FF"><FlopPort NNm="FB4_PT25" Port="D"/><FlopPort NNm="FB4_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_7"><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_7_I"><IPort NNm="Mode&lt;2&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_7_O"><IPort NNm="PT_GND"/><OPort NNm="Mode&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB4_8"/><Mc Nm="FB4_9"/><Mc Nm="FB4_10"><ClkMux Nm="FB4_10_MC_CLK" Rate="1"><IPort NNm="FB2_7_I"/><OPort NNm="FB4_10_MC_CLK"/></ClkMux><FbMux Nm="FB4_10_N"><IPort NNm="FB4_10_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_10_I"><IPort NNm="usb_rd"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_10_O"><IPort NNm="FB4_10_Q"/><OPort NNm="usb_rd"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_10_FF"><FlopPort NNm="FB4_10_OR" Port="D"/><FlopPort NNm="FB4_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_10_OR"><OPort NNm="FB4_10_OR"/><IPort NNm="FB4_PT0"/><IPort NNm="FB4_PT1"/></Or></Mc><Mc Nm="FB4_11"><FbMux Nm="FB4_11_P"><IPort NNm="FB4_11_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_11_I"><IPort NNm="data&lt;3&gt;"/><OPort NNm="FB4_11_I"/></InBuf></Mc><Mc Nm="FB4_12"><FbMux Nm="FB4_12_P"><IPort NNm="FB4_12_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_12_I"><IPort NNm="data&lt;6&gt;"/><OPort NNm="FB4_12_I"/></InBuf></Mc><Mc Nm="FB4_13"><FbMux Nm="FB4_13_P"><IPort NNm="FB4_13_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_13_I"><IPort NNm="data&lt;5&gt;"/><OPort NNm="FB4_13_I"/></InBuf></Mc><Mc Nm="FB4_14"><FbMux Nm="FB4_14_P"><IPort NNm="FB4_14_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_14_I"><IPort NNm="data&lt;7&gt;"/><OPort NNm="FB4_14_I"/></InBuf></Mc><Mc Nm="FB4_15"><FbMux Nm="FB4_15_P"><IPort NNm="FB4_15_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_15_I"><IPort NNm="data&lt;1&gt;"/><OPort NNm="FB4_15_I"/></InBuf></Mc><Mc Nm="FB4_16"><FbMux Nm="FB4_16_P"><IPort NNm="FB4_16_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_16_I"><IPort NNm="data&lt;2&gt;"/><OPort NNm="FB4_16_I"/></InBuf></Mc></Lb></Document>
