###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111546   # Number of WRITE/WRITEP commands
num_reads_done                 =       399038   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       337818   # Number of read row buffer hits
num_read_cmds                  =       399038   # Number of READ/READP commands
num_writes_done                =       111548   # Number of read requests issued
num_write_row_hits             =        78926   # Number of write row buffer hits
num_act_cmds                   =        94111   # Number of ACT commands
num_pre_cmds                   =        94087   # Number of PRE commands
num_ondemand_pres              =        73116   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9365772   # Cyles of rank active rank.0
rank_active_cycles.1           =      8985945   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       634228   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1014055   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       468193   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4070   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1184   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1803   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1130   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          339   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          462   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          869   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1638   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1314   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29587   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          450   # Write cmd latency (cycles)
write_latency[40-59]           =          821   # Write cmd latency (cycles)
write_latency[60-79]           =         2104   # Write cmd latency (cycles)
write_latency[80-99]           =         4050   # Write cmd latency (cycles)
write_latency[100-119]         =         5559   # Write cmd latency (cycles)
write_latency[120-139]         =         8271   # Write cmd latency (cycles)
write_latency[140-159]         =         8484   # Write cmd latency (cycles)
write_latency[160-179]         =         7922   # Write cmd latency (cycles)
write_latency[180-199]         =         7437   # Write cmd latency (cycles)
write_latency[200-]            =        66438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       206362   # Read request latency (cycles)
read_latency[40-59]            =        64167   # Read request latency (cycles)
read_latency[60-79]            =        47126   # Read request latency (cycles)
read_latency[80-99]            =        14241   # Read request latency (cycles)
read_latency[100-119]          =         9576   # Read request latency (cycles)
read_latency[120-139]          =         7424   # Read request latency (cycles)
read_latency[140-159]          =         5078   # Read request latency (cycles)
read_latency[160-179]          =         3849   # Read request latency (cycles)
read_latency[180-199]          =         3309   # Read request latency (cycles)
read_latency[200-]             =        37905   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.56838e+08   # Write energy
read_energy                    =  1.60892e+09   # Read energy
act_energy                     =  2.57488e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.04429e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.86746e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84424e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60723e+09   # Active standby energy rank.1
average_read_latency           =      88.0416   # Average read request latency (cycles)
average_interarrival           =      19.5852   # Average request interarrival latency (cycles)
total_energy                   =  1.53705e+10   # Total energy (pJ)
average_power                  =      1537.05   # Average power (mW)
average_bandwidth              =        4.357   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       132531   # Number of WRITE/WRITEP commands
num_reads_done                 =       420180   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       356628   # Number of read row buffer hits
num_read_cmds                  =       420182   # Number of READ/READP commands
num_writes_done                =       132533   # Number of read requests issued
num_write_row_hits             =        99386   # Number of write row buffer hits
num_act_cmds                   =        96962   # Number of ACT commands
num_pre_cmds                   =        96932   # Number of PRE commands
num_ondemand_pres              =        75418   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9180469   # Cyles of rank active rank.0
rank_active_cycles.1           =      9150920   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       819531   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       849080   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       511281   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3332   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1144   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1724   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1060   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          321   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          461   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          890   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1580   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1334   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29588   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          521   # Write cmd latency (cycles)
write_latency[40-59]           =         1103   # Write cmd latency (cycles)
write_latency[60-79]           =         3380   # Write cmd latency (cycles)
write_latency[80-99]           =         6579   # Write cmd latency (cycles)
write_latency[100-119]         =         8614   # Write cmd latency (cycles)
write_latency[120-139]         =        10218   # Write cmd latency (cycles)
write_latency[140-159]         =         9520   # Write cmd latency (cycles)
write_latency[160-179]         =         8503   # Write cmd latency (cycles)
write_latency[180-199]         =         8056   # Write cmd latency (cycles)
write_latency[200-]            =        76019   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       205592   # Read request latency (cycles)
read_latency[40-59]            =        67556   # Read request latency (cycles)
read_latency[60-79]            =        52273   # Read request latency (cycles)
read_latency[80-99]            =        16408   # Read request latency (cycles)
read_latency[100-119]          =        11078   # Read request latency (cycles)
read_latency[120-139]          =         8614   # Read request latency (cycles)
read_latency[140-159]          =         5699   # Read request latency (cycles)
read_latency[160-179]          =         4695   # Read request latency (cycles)
read_latency[180-199]          =         3881   # Read request latency (cycles)
read_latency[200-]             =        44384   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.61595e+08   # Write energy
read_energy                    =  1.69417e+09   # Read energy
act_energy                     =  2.65288e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.93375e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.07558e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72861e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71017e+09   # Active standby energy rank.1
average_read_latency           =      93.6624   # Average read request latency (cycles)
average_interarrival           =      18.0925   # Average request interarrival latency (cycles)
total_energy                   =  1.55654e+10   # Total energy (pJ)
average_power                  =      1556.54   # Average power (mW)
average_bandwidth              =      4.71648   # Average bandwidth
