#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 29 14:24:42 2020
# Process ID: 26239
# Current directory: /home/gwrw/fir1/fir1.runs/synth_1
# Command line: vivado -log TestADCQuadDemodSerial.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestADCQuadDemodSerial.tcl
# Log file: /home/gwrw/fir1/fir1.runs/synth_1/TestADCQuadDemodSerial.vds
# Journal file: /home/gwrw/fir1/fir1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source TestADCQuadDemodSerial.tcl -notrace
Command: synth_design -top TestADCQuadDemodSerial -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26289
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2108.605 ; gain = 0.000 ; free physical = 779 ; free virtual = 5868
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestADCQuadDemodSerial' [/home/gwrw/fir1/fir1.srcs/sources_1/new/TestADCQuadDemodSerial.vhd:24]
INFO: [Synth 8-638] synthesizing module 'SimpleMMCM2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/SimpleMMCM2.vhd:30]
	Parameter CLKIN_PERIOD bound to: 10.000000 - type: double 
	Parameter PLL_MUL bound to: 10.000000 - type: double 
	Parameter PLL_DIV bound to: 10 - type: integer 
	Parameter FB_BUFG bound to: 0 - type: bool 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/gwrw/fir1/fir1.srcs/sources_1/new/SimpleMMCM2.vhd:45]
INFO: [Synth 8-113] binding component instance 'BUFG_clk_out' to cell 'BUFG' [/home/gwrw/fir1/fir1.srcs/sources_1/new/SimpleMMCM2.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Synchronizer' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Synchronizer.vhd:27]
	Parameter SYNC_LENGTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Reg1D' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 3 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D' (1#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Synchronizer' (2#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Synchronizer.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'SimpleMMCM2' (3#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/SimpleMMCM2.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ADCQuadDemodSerial' [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADCQuadDemodSerial.vhd:34]
	Parameter ADC_PERIOD_WIDTH bound to: 8 - type: integer 
	Parameter CARRIER_PERIOD_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter COUNT_UP bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Timer' (4#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 8 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized0' (4#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Timer__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter COUNT_UP bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Timer__parameterized0' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 24 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized1' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator__parameterized0' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Timer__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter COUNT_UP bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Timer__parameterized1' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized2' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator__parameterized1' (5#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ADC1Bit' [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADC1Bit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADC1Bit' (6#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADC1Bit.vhd:28]
INFO: [Synth 8-638] synthesizing module 'FIRFilterLP63tap' [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilterLP63tap.vhd:30]
	Parameter SIG_IN_WIDTH bound to: 2 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 2 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler' (7#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FIRFilter' [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilter.vhd:36]
	Parameter LENGTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'MulSumReg' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 0 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized3' (7#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized4' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 28 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized4' (7#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Multiplier.vhd:25]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (8#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Multiplier.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 1 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 2 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized5' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized5' (9#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Reg2D' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized0' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 2 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized0' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized1' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 3 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized1' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized2' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 4 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 5 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized2' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized3' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized4' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 5 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized3' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized4' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized5' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 6 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized4' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 7 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized4' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized5' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized6' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 7 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized5' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized5' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized6' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized7' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 8 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized6' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized6' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized7' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized8' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 9 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized7' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized7' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized8' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized9' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 10 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized8' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 11 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized8' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized9' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized10' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 11 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized9' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized9' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized10' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized11' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 12 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized10' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized10' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized11' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized12' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 13 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized11' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 14 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized11' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized12' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized13' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 14 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized12' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized12' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized13' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized14' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 15 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized13' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized13' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized14' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized15' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 16 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized14' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized14' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized15' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized16' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 17 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized15' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized15' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized16' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized17' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 18 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized16' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized16' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized17' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized18' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 19 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized17' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized17' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized18' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized19' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 20 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized18' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized18' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized19' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized20' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 21 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized19' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized19' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized20' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized21' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 22 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized20' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized20' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized21' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized22' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 23 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized21' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized21' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized22' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized23' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 24 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized22' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 25 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized22' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized23' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized24' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 25 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized23' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized23' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized24' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized25' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 26 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized24' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized24' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized25' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized26' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 27 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized25' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 28 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized25' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized26' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized27' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 28 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized26' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 29 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized26' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized27' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized28' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 29 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized27' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized27' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized28' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized29' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 30 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized28' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 31 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized28' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized29' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized30' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 31 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized29' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized29' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized30' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized31' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 32 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized30' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 33 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized30' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized31' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized32' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 33 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized31' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized31' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized32' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized33' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 34 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized32' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 35 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized32' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized33' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized34' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 35 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized33' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized33' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized34' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized35' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 36 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized34' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 37 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized34' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized35' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized36' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 37 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized35' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 38 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized35' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized36' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized37' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 38 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized36' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 39 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized36' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized37' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized38' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 39 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized37' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 40 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized37' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized38' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized39' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 40 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized38' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 41 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized38' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized39' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized40' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 41 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized39' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 42 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized39' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized40' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized41' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 42 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized40' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 43 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized40' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized41' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized42' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 43 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized41' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized41' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized42' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized43' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 44 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized42' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized42' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized43' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized44' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 45 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized43' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 46 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized43' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized44' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized45' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 46 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized44' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized44' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized45' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized46' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 47 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized45' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized45' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized46' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized47' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 48 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized46' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 49 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized46' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized47' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized48' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 49 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized47' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 50 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized47' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized48' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized49' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 50 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized48' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized48' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized49' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized50' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 51 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized49' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 52 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized49' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized50' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized51' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 52 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized50' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 53 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized50' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized51' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized52' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 53 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized51' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 54 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized51' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized52' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized53' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 54 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized52' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 55 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized52' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized53' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized54' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 55 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized53' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized53' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized54' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized55' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 56 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized54' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 57 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized54' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized55' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized56' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 57 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized55' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 58 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized55' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized56' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized57' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 58 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized56' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 59 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized56' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized57' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized58' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 59 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized57' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 60 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized57' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized58' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized59' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 60 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized58' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 61 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized58' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized59' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized60' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 61 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized59' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 62 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized59' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized60' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized61' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 4 - type: integer 
	Parameter PHASE_LAG bound to: 62 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg2D__parameterized60' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
	Parameter LENGTH bound to: 63 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg2D__parameterized60' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg2D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized61' (10#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FIRFilter' (11#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilter.vhd:36]
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 28 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IntegerDensityModulator' [/home/gwrw/fir1/fir1.srcs/sources_1/new/IntegerDensityModulator.vhd:34]
	Parameter INPUT_WIDTH bound to: 28 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 12 - type: integer 
	Parameter PULSE_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PulseGenerator__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Timer__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter COUNT_UP bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Timer__parameterized2' (11#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized6' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 1 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized6' (11#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator__parameterized2' (11#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
INFO: [Synth 8-638] synthesizing module 'DifferenceAccumulator' [/home/gwrw/fir1/fir1.srcs/sources_1/new/DifferenceAccumulator.vhd:30]
	Parameter IN_WIDTH bound to: 28 - type: integer 
	Parameter SUM_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized7' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 18 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized7' (11#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'DifferenceAccumulator' (12#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/DifferenceAccumulator.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ShiftRightReg' [/home/gwrw/fir1/fir1.srcs/sources_1/new/ShiftRightReg.vhd:29]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter PLACES bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftRightReg' (13#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/ShiftRightReg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'IntegerDensityModulator' (14#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/IntegerDensityModulator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized0' (14#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FIRFilterLP63tap' (15#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilterLP63tap.vhd:30]
INFO: [Synth 8-638] synthesizing module 'QuadratureDemodulator' [/home/gwrw/fir1/fir1.srcs/sources_1/new/QuadratureDemodulator.vhd:35]
	Parameter SIG_IN_WIDTH bound to: 12 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 8 - type: integer 
	Parameter IQ_AMP bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOMixerBaseband' [/home/gwrw/fir1/fir1.srcs/sources_1/new/LOMixerBaseband.vhd:31]
	Parameter SIG_IN_WIDTH bound to: 12 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 6 - type: integer 
	Parameter PHASE_90_DEG_LAG bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'LOMixer' [/home/gwrw/fir1/fir1.srcs/sources_1/new/LOMixer.vhd:33]
	Parameter SIG_WIDTH bound to: 12 - type: integer 
	Parameter LO_HALF_PERIOD_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SquareWaveGenerator' [/home/gwrw/fir1/fir1.srcs/sources_1/new/SquareWaveGenerator.vhd:32]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SquareWaveGenerator' (16#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/SquareWaveGenerator.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'LOMixer' (17#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/LOMixer.vhd:33]
INFO: [Synth 8-638] synthesizing module 'FIRFilterLP2f63tap' [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilterLP2f63tap.vhd:30]
	Parameter SIG_IN_WIDTH bound to: 12 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 12 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized1' (17#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized2' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 28 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IntegerDensityModulator__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/IntegerDensityModulator.vhd:34]
	Parameter INPUT_WIDTH bound to: 28 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 6 - type: integer 
	Parameter PULSE_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DifferenceAccumulator__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/DifferenceAccumulator.vhd:30]
	Parameter IN_WIDTH bound to: 28 - type: integer 
	Parameter SUM_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DifferenceAccumulator__parameterized0' (17#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/DifferenceAccumulator.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ShiftRightReg__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/ShiftRightReg.vhd:29]
	Parameter WIDTH bound to: 28 - type: integer 
	Parameter PLACES bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftRightReg__parameterized0' (17#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/ShiftRightReg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'IntegerDensityModulator__parameterized0' (17#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/IntegerDensityModulator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized2' (17#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FIRFilterLP2f63tap' (18#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilterLP2f63tap.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'LOMixerBaseband' (19#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/LOMixerBaseband.vhd:31]
INFO: [Synth 8-638] synthesizing module 'LOMixerBaseband__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/LOMixerBaseband.vhd:31]
	Parameter SIG_IN_WIDTH bound to: 12 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 6 - type: integer 
	Parameter PHASE_90_DEG_LAG bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'LOMixerBaseband__parameterized0' (19#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/LOMixerBaseband.vhd:31]
INFO: [Synth 8-638] synthesizing module 'PhasorAnalyzer' [/home/gwrw/fir1/fir1.srcs/sources_1/new/PhasorAnalyzer.vhd:35]
	Parameter SIG_IN_WIDTH bound to: 4 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 4 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized3' (19#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Angle4Bit' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Angle4Bit.vhd:27]
INFO: [Synth 8-226] default block is never used [/home/gwrw/fir1/fir1.srcs/sources_1/new/Angle4Bit.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'Angle4Bit' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Angle4Bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized4' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 8 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized4' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FIRFilterLP15tap' [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilterLP15tap.vhd:30]
	Parameter SIG_IN_WIDTH bound to: 8 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized5' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 8 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized5' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FIRFilter__parameterized0' [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilter.vhd:36]
	Parameter LENGTH bound to: 15 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized62' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 0 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized8' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 26 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized8' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized62' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized63' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 1 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized63' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized64' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 2 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized64' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized65' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 3 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized65' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized66' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 4 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized66' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized67' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 5 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized67' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized68' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 6 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized68' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized69' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 7 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized69' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized70' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 8 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized70' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized71' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 9 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized71' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized72' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 10 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized72' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized73' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 11 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized73' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized74' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 12 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized74' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized75' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 13 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized75' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MulSumReg__parameterized76' [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter PADDING bound to: 2 - type: integer 
	Parameter PHASE_LAG bound to: 14 - type: integer 
	Parameter SIGNED_MATH bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'MulSumReg__parameterized76' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/MulSumReg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FIRFilter__parameterized0' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilter.vhd:36]
INFO: [Synth 8-638] synthesizing module 'BitWidthCoupler__parameterized6' [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
	Parameter SIG_IN_WIDTH bound to: 26 - type: integer 
	Parameter SIG_OUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IntegerDensityModulator__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/IntegerDensityModulator.vhd:34]
	Parameter INPUT_WIDTH bound to: 26 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter PULSE_COUNT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DifferenceAccumulator__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/DifferenceAccumulator.vhd:30]
	Parameter IN_WIDTH bound to: 26 - type: integer 
	Parameter SUM_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized9' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 20 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized9' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'DifferenceAccumulator__parameterized1' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/DifferenceAccumulator.vhd:30]
INFO: [Synth 8-638] synthesizing module 'ShiftRightReg__parameterized1' [/home/gwrw/fir1/fir1.srcs/sources_1/new/ShiftRightReg.vhd:29]
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter PLACES bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftRightReg__parameterized1' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/ShiftRightReg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'IntegerDensityModulator__parameterized1' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/IntegerDensityModulator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BitWidthCoupler__parameterized6' (20#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/BitWidthCoupler.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'FIRFilterLP15tap' (21#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/FIRFilterLP15tap.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'PhasorAnalyzer' (22#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/PhasorAnalyzer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'QuadratureDemodulator' (23#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/QuadratureDemodulator.vhd:35]
INFO: [Synth 8-638] synthesizing module 'SerialTx' [/home/gwrw/fir1/fir1.srcs/sources_1/new/SerialTx.vhd:28]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Timer__parameterized3' [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter COUNT_UP bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Timer__parameterized3' (23#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/Timer.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized10' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 16 - type: integer 
	Parameter BIG_ENDIAN bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized10' (23#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator__parameterized3' (23#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/PulseGenerator.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Reg1D__parameterized11' [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
	Parameter LENGTH bound to: 10 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Reg1D__parameterized11' (23#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/reg1D.vhd:57]
INFO: [Synth 8-638] synthesizing module 'SerialTxFSM' [/home/gwrw/fir1/fir1.srcs/sources_1/new/SerialTxFSM.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SerialTxFSM' (24#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/SerialTxFSM.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SerialTx' (25#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/SerialTx.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ila_qd' [/home/gwrw/fir1/fir1.runs/synth_1/.Xil/Vivado-26239-blacklaptop/realtime/ila_qd_stub.vhdl:16]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'QuadDemod'. This will prevent further optimization [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADCQuadDemodSerial.vhd:114]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila0'. This will prevent further optimization [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADCQuadDemodSerial.vhd:146]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'TX_module'. This will prevent further optimization [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADCQuadDemodSerial.vhd:132]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'LP_filter'. This will prevent further optimization [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADCQuadDemodSerial.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'ADCQuadDemodSerial' (26#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/ADCQuadDemodSerial.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'TestADCQuadDemodSerial' (27#1) [/home/gwrw/fir1/fir1.srcs/sources_1/new/TestADCQuadDemodSerial.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2108.605 ; gain = 0.000 ; free physical = 688 ; free virtual = 5850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2108.605 ; gain = 0.000 ; free physical = 706 ; free virtual = 5866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2108.605 ; gain = 0.000 ; free physical = 706 ; free virtual = 5866
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2199.750 ; gain = 4.000 ; free physical = 466 ; free virtual = 5631
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gwrw/fir1/fir1.srcs/sources_1/ip/ila_qd/ila_qd/ila_qd_in_context.xdc] for cell 'ADCQuadDemodSerial_module/ila0'
Finished Parsing XDC File [/home/gwrw/fir1/fir1.srcs/sources_1/ip/ila_qd/ila_qd/ila_qd_in_context.xdc] for cell 'ADCQuadDemodSerial_module/ila0'
Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/gwrw/Basys3_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/gwrw/Basys3_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/gwrw/Basys3_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/gwrw/Basys3_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/gwrw/Basys3_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/gwrw/Basys3_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/gwrw/Basys3_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/gwrw/Basys3_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/gwrw/Basys3_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/gwrw/Basys3_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/gwrw/Basys3_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/gwrw/Basys3_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/gwrw/Basys3_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/gwrw/Basys3_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/gwrw/Basys3_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/gwrw/Basys3_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/gwrw/Basys3_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/gwrw/Basys3_Master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/gwrw/Basys3_Master.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/gwrw/Basys3_Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/gwrw/Basys3_Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/gwrw/Basys3_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/gwrw/Basys3_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/gwrw/Basys3_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/gwrw/Basys3_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/gwrw/Basys3_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/gwrw/Basys3_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/gwrw/Basys3_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/gwrw/Basys3_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/gwrw/Basys3_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/gwrw/Basys3_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/gwrw/Basys3_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/gwrw/Basys3_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/gwrw/Basys3_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/gwrw/Basys3_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/gwrw/Basys3_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/gwrw/Basys3_Master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/gwrw/Basys3_Master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/gwrw/Basys3_Master.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/gwrw/Basys3_Master.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/gwrw/Basys3_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/gwrw/Basys3_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/gwrw/Basys3_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/gwrw/Basys3_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/gwrw/Basys3_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/gwrw/Basys3_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/gwrw/Basys3_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/gwrw/Basys3_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/gwrw/Basys3_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/gwrw/Basys3_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/gwrw/Basys3_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/gwrw/Basys3_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/gwrw/Basys3_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/gwrw/Basys3_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/gwrw/Basys3_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/gwrw/Basys3_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/gwrw/Basys3_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/gwrw/Basys3_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/gwrw/Basys3_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/gwrw/Basys3_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/gwrw/Basys3_Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/gwrw/Basys3_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/gwrw/Basys3_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/gwrw/Basys3_Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'CS'. [/home/gwrw/Basys3_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'CS'. [/home/gwrw/Basys3_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'SCK'. [/home/gwrw/Basys3_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'SCK'. [/home/gwrw/Basys3_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [/home/gwrw/Basys3_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'MOSI'. [/home/gwrw/Basys3_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'MISO'. [/home/gwrw/Basys3_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'MISO'. [/home/gwrw/Basys3_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'RX'. [/home/gwrw/Basys3_Master.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'RX'. [/home/gwrw/Basys3_Master.xdc:319]
Finished Parsing XDC File [/home/gwrw/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/gwrw/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TestADCQuadDemodSerial_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gwrw/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TestADCQuadDemodSerial_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TestADCQuadDemodSerial_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 178 ; free virtual = 5369
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2589.609 ; gain = 0.000 ; free physical = 175 ; free virtual = 5369
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:02 . Memory (MB): peak = 2589.609 ; gain = 481.004 ; free physical = 544 ; free virtual = 5738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2589.609 ; gain = 481.004 ; free physical = 544 ; free virtual = 5737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ADCQuadDemodSerial_module/ila0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 2589.609 ; gain = 481.004 ; free physical = 543 ; free virtual = 5737
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SerialTxFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                              000
                  iSTATE |                             0010 |                              001
                 iSTATE0 |                             0100 |                              010
                 iSTATE2 |                             1000 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'SerialTxFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 2589.609 ; gain = 481.004 ; free physical = 533 ; free virtual = 5733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 192   
	   3 Input   28 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 32    
	   3 Input   26 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 5     
+---Registers : 
	               28 Bit    Registers := 192   
	               26 Bit    Registers := 32    
	               24 Bit    Registers := 223   
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 6290  
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 384   
	   2 Input   26 Bit        Muxes := 64    
	   2 Input   24 Bit        Muxes := 445   
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 12582 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 17    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 13557 
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[10]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[11]' (FDE) to 'gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[42].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[44].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[0]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[1]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[2]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[4]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[5]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[6]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[7]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[8]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[9]' (FDE) to 'gen_middle[41].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_zero_phase.signal_path/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_zero_phase.signal_path/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_zero_phase.signal_path/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is: A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\first_reg/gen_zero_phase.signal_path/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\first_reg/gen_zero_phase.signal_path/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\angle_DER_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/PERIOD_reg/reg_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\angle_filter/sig_out_coupler/gen_out_less_than.IDM_output/sample_rate/PERIOD_reg/reg_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[0].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[0].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[1].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[1].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[1].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[1].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[4].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_middle[4].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[11].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[11].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[4].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_middle[4].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[12].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[12].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[11].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[11].middle_reg/gen_positive_phase.signal_path/gen_middle[0].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_middle[1].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_middle[2].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_middle[3].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_DER_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[4].middle_reg/reg_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\angle_filter/FIR /\gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_middle[4].middle_reg/reg_state_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:13:21 . Memory (MB): peak = 2593.531 ; gain = 484.926 ; free physical = 124 ; free virtual = 2869
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP gen_middle[46].middle_reg/mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[46].middle_reg/mult1/P.
DSP Report: operator gen_middle[46].middle_reg/mult1/P is absorbed into DSP gen_middle[46].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[45].middle_reg/mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_middle[45].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[45].middle_reg/mult1/P.
DSP Report: operator gen_middle[45].middle_reg/mult1/P is absorbed into DSP gen_middle[45].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[40].middle_reg/mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_middle[40].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[40].middle_reg/mult1/P.
DSP Report: operator gen_middle[40].middle_reg/mult1/P is absorbed into DSP gen_middle[40].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[39].middle_reg/mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_middle[39].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[39].middle_reg/mult1/P.
DSP Report: operator gen_middle[39].middle_reg/mult1/P is absorbed into DSP gen_middle[39].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[38].middle_reg/mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_middle[38].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[38].middle_reg/mult1/P.
DSP Report: operator gen_middle[38].middle_reg/mult1/P is absorbed into DSP gen_middle[38].middle_reg/mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_zero_phase.signal_path/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP mult1/P, operation Mode is (post resource management): A2*B.
DSP Report: register gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP mult1/P.
DSP Report: operator mult1/P is absorbed into DSP mult1/P.
DSP Report: Generating DSP first_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x4d).
DSP Report: register first_reg/gen_zero_phase.signal_path/reg_state_reg is absorbed into DSP first_reg/mult1/P.
DSP Report: operator first_reg/mult1/P is absorbed into DSP first_reg/mult1/P.
DSP Report: Generating DSP gen_middle[0].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x12b).
DSP Report: register gen_middle[0].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[0].middle_reg/mult1/P.
DSP Report: operator gen_middle[0].middle_reg/mult1/P is absorbed into DSP gen_middle[0].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[1].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x278).
DSP Report: register gen_middle[1].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[1].middle_reg/mult1/P.
DSP Report: operator gen_middle[1].middle_reg/mult1/P is absorbed into DSP gen_middle[1].middle_reg/mult1/P.
DSP Report: Generating DSP first_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x4d).
DSP Report: register first_reg/gen_zero_phase.signal_path/reg_state_reg is absorbed into DSP first_reg/mult1/P.
DSP Report: operator first_reg/mult1/P is absorbed into DSP first_reg/mult1/P.
DSP Report: Generating DSP gen_middle[0].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x12b).
DSP Report: register gen_middle[0].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[0].middle_reg/mult1/P.
DSP Report: operator gen_middle[0].middle_reg/mult1/P is absorbed into DSP gen_middle[0].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[1].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x278).
DSP Report: register gen_middle[1].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[1].middle_reg/mult1/P.
DSP Report: operator gen_middle[1].middle_reg/mult1/P is absorbed into DSP gen_middle[1].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[2].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x3ff).
DSP Report: register gen_middle[2].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[2].middle_reg/mult1/P.
DSP Report: operator gen_middle[2].middle_reg/mult1/P is absorbed into DSP gen_middle[2].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[3].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x587).
DSP Report: register gen_middle[3].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[3].middle_reg/mult1/P.
DSP Report: operator gen_middle[3].middle_reg/mult1/P is absorbed into DSP gen_middle[3].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[4].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x6d3).
DSP Report: register gen_middle[4].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[4].middle_reg/mult1/P.
DSP Report: operator gen_middle[4].middle_reg/mult1/P is absorbed into DSP gen_middle[4].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[5].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x7b1).
DSP Report: register gen_middle[5].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[5].middle_reg/mult1/P.
DSP Report: operator gen_middle[5].middle_reg/mult1/P is absorbed into DSP gen_middle[5].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[6].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x7ff).
DSP Report: register gen_middle[6].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[6].middle_reg/mult1/P.
DSP Report: operator gen_middle[6].middle_reg/mult1/P is absorbed into DSP gen_middle[6].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[7].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x7b1).
DSP Report: register gen_middle[7].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[7].middle_reg/mult1/P.
DSP Report: operator gen_middle[7].middle_reg/mult1/P is absorbed into DSP gen_middle[7].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[8].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x6d3).
DSP Report: register gen_middle[8].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[8].middle_reg/mult1/P.
DSP Report: operator gen_middle[8].middle_reg/mult1/P is absorbed into DSP gen_middle[8].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[9].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x587).
DSP Report: register gen_middle[9].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[9].middle_reg/mult1/P.
DSP Report: operator gen_middle[9].middle_reg/mult1/P is absorbed into DSP gen_middle[9].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[10].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x3ff).
DSP Report: register gen_middle[10].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[10].middle_reg/mult1/P.
DSP Report: operator gen_middle[10].middle_reg/mult1/P is absorbed into DSP gen_middle[10].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[11].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x278).
DSP Report: register gen_middle[11].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[11].middle_reg/mult1/P.
DSP Report: operator gen_middle[11].middle_reg/mult1/P is absorbed into DSP gen_middle[11].middle_reg/mult1/P.
DSP Report: Generating DSP gen_middle[12].middle_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x12b).
DSP Report: register gen_middle[12].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP gen_middle[12].middle_reg/mult1/P.
DSP Report: operator gen_middle[12].middle_reg/mult1/P is absorbed into DSP gen_middle[12].middle_reg/mult1/P.
DSP Report: Generating DSP last_reg/mult1/P, operation Mode is (post resource management): A2*(B:0x4d).
DSP Report: register last_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg is absorbed into DSP last_reg/mult1/P.
DSP Report: operator last_reg/mult1/P is absorbed into DSP last_reg/mult1/P.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Angle4Bit   | a0_sig     | 256x8         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MulSumReg   | A2*B        | 12     | 12     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:14:12 . Memory (MB): peak = 2593.531 ; gain = 484.926 ; free physical = 102 ; free virtual = 2734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:22 ; elapsed = 00:17:39 . Memory (MB): peak = 2593.531 ; gain = 484.926 ; free physical = 140 ; free virtual = 2662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:52 ; elapsed = 00:21:40 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 134 ; free virtual = 1197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:05 ; elapsed = 00:22:09 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 109 ; free virtual = 1278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:05 ; elapsed = 00:22:09 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 109 ; free virtual = 1278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:19 ; elapsed = 00:22:28 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 105 ; free virtual = 1282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:19 ; elapsed = 00:22:29 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 105 ; free virtual = 1281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:20 ; elapsed = 00:22:30 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 104 ; free virtual = 1282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:20 ; elapsed = 00:22:30 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 104 ; free virtual = 1282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FIRFilterLP63tap       | FIR/gen_middle[60].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]            | 14     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|FIRFilterLP63tap       | FIR/gen_middle[58].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[11]      | 35     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|FIRFilterLP63tap       | FIR/gen_middle[26].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg[11]              | 27     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|FIRFilterLP63tap       | FIR/gen_middle[46].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[10]            | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|FIRFilterLP63tap       | FIR/gen_middle[43].middle_reg/gen_positive_phase.signal_path/gen_middle[41].middle_reg/reg_state_reg[10]      | 39     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|FIRFilterLP63tap       | FIR/gen_middle[38].middle_reg/gen_positive_phase.signal_path/gen_middle[36].middle_reg/reg_state_reg[10]      | 34     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|FIRFilterLP63tap       | FIR/gen_middle[23].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg[11]              | 22     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|FIRFilterLP63tap       | FIR/gen_middle[35].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[11]            | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|FIRFilterLP63tap       | FIR/gen_middle[30].middle_reg/gen_positive_phase.signal_path/gen_middle[23].middle_reg/reg_state_reg[11]      | 19     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|FIRFilterLP63tap       | FIR/gen_middle[36].middle_reg/gen_positive_phase.signal_path/gen_last.last_reg/reg_state_reg[11]              | 37     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|FIRFilterLP63tap       | FIR/last_reg/gen_positive_phase.signal_path/gen_middle[60].middle_reg/reg_state_reg[11]                       | 62     | 2     | YES          | NO                 | YES               | 0      | 4       | 
|QuadratureDemodulator  | I/LP_filter/FIR/gen_middle[31].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2] | 17     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|QuadratureDemodulator  | I/LP_filter/FIR/gen_middle[12].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2] | 7      | 11    | YES          | NO                 | YES               | 11     | 0       | 
|QuadratureDemodulator  | Q/LP_filter/FIR/gen_middle[31].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2] | 17     | 12    | YES          | NO                 | YES               | 12     | 0       | 
|QuadratureDemodulator  | Q/LP_filter/FIR/gen_middle[12].middle_reg/gen_positive_phase.signal_path/gen_fiRST.fiRST_reg/reg_state_reg[2] | 7      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|TestADCQuadDemodSerial | mmcm0/sync_rst/shift_reg/reg_state_reg[2]                                                                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_qd        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ila_qd      |     1|
|2     |BUFG        |     1|
|3     |CARRY4      |  4690|
|4     |DSP48E1     |    90|
|5     |LUT1        |  1195|
|6     |LUT2        | 11168|
|7     |LUT3        |  4117|
|8     |LUT4        |  2700|
|9     |LUT5        |    53|
|10    |LUT6        |    96|
|11    |MMCME2_BASE |     1|
|12    |SRL16E      |    55|
|13    |SRLC32E     |    24|
|14    |FDRE        | 12833|
|15    |FDSE        |    10|
|16    |IBUF        |     2|
|17    |OBUF        |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:20 ; elapsed = 00:22:31 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 104 ; free virtual = 1282
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:49 ; elapsed = 00:28:19 . Memory (MB): peak = 2601.535 ; gain = 11.926 ; free physical = 2226 ; free virtual = 5552
Synthesis Optimization Complete : Time (s): cpu = 00:06:32 ; elapsed = 00:28:54 . Memory (MB): peak = 2601.535 ; gain = 492.930 ; free physical = 2226 ; free virtual = 5552
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2601.535 ; gain = 0.000 ; free physical = 2152 ; free virtual = 5504
INFO: [Netlist 29-17] Analyzing 4781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2613.621 ; gain = 0.000 ; free physical = 2018 ; free virtual = 5403
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
634 Infos, 75 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:54 ; elapsed = 00:30:51 . Memory (MB): peak = 2613.621 ; gain = 505.113 ; free physical = 2115 ; free virtual = 5553
INFO: [Common 17-1381] The checkpoint '/home/gwrw/fir1/fir1.runs/synth_1/TestADCQuadDemodSerial.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2645.637 ; gain = 32.016 ; free physical = 2100 ; free virtual = 5555
INFO: [runtcl-4] Executing : report_utilization -file TestADCQuadDemodSerial_utilization_synth.rpt -pb TestADCQuadDemodSerial_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 29 14:56:08 2020...
