// Seed: 117699564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_3;
  assign id_3 = 1;
  if (id_4) wire id_7;
  else bit id_8, id_9, id_10;
  integer id_11 (
      1,
      id_4,
      -1
  );
  logic [7:0][-1] id_12;
  initial id_10 <= id_10;
  for (id_13 = id_1; id_4; id_8 = id_12) assign id_12 = -1'h0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    id_8,
    inout wor id_3,
    id_9 = 1,
    inout supply0 id_4,
    input wor id_5,
    input wire id_6
);
  wire id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11
  );
  assign modCall_1.id_10 = 0;
  wire id_13;
endmodule
