m255
K3
13
cModel Technology
Z0 dF:\FPGA\Verilog\led_test\simulation\modelsim
vclk_div_1
Z1 InU`9UhS6zV=zT;L@1Vl]`2
Z2 V29LJ]?kA0ld5nhjU4=G3f2
Z3 dF:\FPGA\Verilog\Verilog\modesim_test
Z4 w1514806509
Z5 8F:/FPGA/Verilog/Verilog/modesim_test/clk_div_1.v
Z6 FF:/FPGA/Verilog/Verilog/modesim_test/clk_div_1.v
L0 3
Z7 OL;L;10.0c;49
r1
31
Z8 !s102 -nocovercells
Z9 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z10 !s100 o:d?FPiz`;0M>N;LH;Dg11
!s85 0
Z11 !s108 1514806524.797000
Z12 !s107 F:/FPGA/Verilog/Verilog/modesim_test/clk_div_1.v|
Z13 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/FPGA/Verilog/Verilog/modesim_test/clk_div_1.v|
vled
Z14 ITK=27A_ML0fGEgVS9f:3h2
Z15 V:8C6C2H1G:ZcRNz>dfTGQ0
R3
Z16 w1514806447
Z17 8F:/FPGA/Verilog/Verilog/modesim_test/led.v
Z18 FF:/FPGA/Verilog/Verilog/modesim_test/led.v
L0 2
R7
r1
31
R8
R9
Z19 !s100 Hm3Skmj@1ezC3;=BhKY1Q2
Z20 !s108 1514806467.676000
Z21 !s107 F:/FPGA/Verilog/Verilog/modesim_test/led.v|
Z22 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/FPGA/Verilog/Verilog/modesim_test/led.v|
!s85 0
vled_vlg_tst
Z23 !s100 ]EA6EI?Ac[HdYW?O8:f[m1
Z24 IP8Sd;a?:CK`X<5cezRBU31
Z25 VLiFh^jZmZik]eMmWE5XCz0
R3
Z26 w1514806360
Z27 8F:\FPGA\Verilog\Verilog\modesim_test\test.v
Z28 FF:\FPGA\Verilog\Verilog\modesim_test\test.v
L0 3
R7
r1
31
Z29 !s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:\FPGA\Verilog\Verilog\modesim_test\test.v|
R8
R9
Z30 !s108 1514806363.941000
Z31 !s107 F:\FPGA\Verilog\Verilog\modesim_test\test.v|
!s85 0
vtest
!s100 KZ`D^BGMMm5BM[Le?=0Oa0
I0@dBP3R7UVgkn?eNniDI40
Vk<3<[f=78GX=_HO53D;7>3
R3
w1514806547
R27
R28
L0 3
R7
r1
!s85 0
31
!s108 1514806551.502000
!s107 F:\FPGA\Verilog\Verilog\modesim_test\test.v|
R29
R8
R9
