# Tiny Tapeout project information
project:
  title:        "Notre Dame - CSE 30342 - DIC - Advanced FSM Final Project Example"      # Project title
  author:       "Matthew Morrison"      # Your name
  discord:      "GregariousMatt"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Example of SystemVerilog code with FSM and IO pipelining."      # One line description of what your project does
  language:     "SystemVerilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 340x160 uM.
  tiles: "1x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 3x4 or 4x4

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_mmorri22_cse_30342"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "fsm_example.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "ui[0]"
  ui[1]: "ui[1]"
  ui[2]: "ui[2]"
  ui[3]: "ui[3]"
  ui[4]: "ui[4]"
  ui[5]: "ui[5]"
  ui[6]: "ui[6]"
  ui[7]: "ui[7]"

  # Outputs
  uo[0]: "uo[0]"
  uo[1]: "uo[1]"
  uo[2]: "uo[2]"
  uo[3]: "uo[3]"
  uo[4]: "uo[4]"
  uo[5]: "uo[5]"
  uo[6]: "uo[6]"
  uo[7]: "uo[7]"

  # Bidirectional pins
  uio[0]: "uio_in[0]"
  uio[1]: "uio_in[1]"
  uio[2]: "uio_out[2]"
  uio[3]: "uio_out[3]"
  uio[4]: "uio_out[4]"
  uio[5]: "uio_out[5]"
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
