{"vcs1":{"timestamp_begin":1731038500.416810221, "rt":1.46, "ut":0.45, "st":0.30}}
{"vcselab":{"timestamp_begin":1731038501.980758407, "rt":1.49, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1731038503.571913600, "rt":0.44, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731038499.466714089}
{"VCS_COMP_START_TIME": 1731038499.466714089}
{"VCS_COMP_END_TIME": 1731038505.455311038}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231536}}
