#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 12 14:52:53 2023
# Process ID: 15808
# Current directory: E:/ZynqProject_py/TriggerCh/TriggerCh.runs/synth_1
# Command line: vivado.exe -log TriggerCh.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TriggerCh.tcl
# Log file: E:/ZynqProject_py/TriggerCh/TriggerCh.runs/synth_1/TriggerCh.vds
# Journal file: E:/ZynqProject_py/TriggerCh/TriggerCh.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TriggerCh.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2019.2/Vivado/2019.2/data/ip'.
Command: synth_design -top TriggerCh -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3320 
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerDMA with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerDMA with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in TriggerInterface with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:134]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:135]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:137]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_rd with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:139]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:145]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:146]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:148]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:149]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:150]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:151]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_dma_wr with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:153]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:91]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:92]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:95]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:96]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:98]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:101]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:125]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:128]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:129]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:133]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_async_fifo_adapter with formal parameter declaration list [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:134]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 714.969 ; gain = 246.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TriggerCh' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerCh.v:2]
	Parameter AXI_HPorACP bound to: 1 - type: integer 
	Parameter AXIL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXIL_STRB_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigByteWidth bound to: 2 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter TrigDDRSpace bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'TriggerInterface' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:65]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter STRB_WIDTH bound to: 4 - type: integer 
	Parameter PIPELINE_OUTPUT bound to: 0 - type: integer 
	Parameter VALID_ADDR_WIDTH bound to: 30 - type: integer 
	Parameter WORD_WIDTH bound to: 4 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PulseConvert' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/PulseConvert.v:2]
	Parameter NumberOfSpan bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PulseConvert' (1#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/PulseConvert.v:2]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rvalid_pipe_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:321]
WARNING: [Synth 8-6014] Unused sequential element s_axil_rdata_pipe_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:368]
WARNING: [Synth 8-6014] Unused sequential element raxiTrigMuxUpdateCnt_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:471]
WARNING: [Synth 8-6014] Unused sequential element raxiTrigDMADDRSpace_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:495]
WARNING: [Synth 8-6014] Unused sequential element roTrigDMADDRSpace_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:609]
INFO: [Synth 8-4471] merging register 's_axil_wready_reg_reg' into 's_axil_awready_reg_reg' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:186]
WARNING: [Synth 8-6014] Unused sequential element s_axil_wready_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:186]
INFO: [Synth 8-6155] done synthesizing module 'TriggerInterface' (2#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerInterface.v:65]
INFO: [Synth 8-6157] synthesizing module 'TriggerGen' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:7]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPHIGHThreshold_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:67]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPLOWHThreshold_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:68]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenAMPLOWLThreshold_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:69]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenPulseThreshold_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:70]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenDemodThreshold_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:71]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenFcode_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:72]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenMFADDR_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:73]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenSFTimeout_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:74]
WARNING: [Synth 8-6014] Unused sequential element rTrigGenLOGTime_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:86]
INFO: [Synth 8-6155] done synthesizing module 'TriggerGen' (3#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerGen.v:7]
INFO: [Synth 8-6157] synthesizing module 'TriggerMux' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerMux.v:2]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter DelayCnt bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rTrigIn_D3_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerMux.v:87]
WARNING: [Synth 8-6014] Unused sequential element rTrigIn_D4_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerMux.v:88]
INFO: [Synth 8-6155] done synthesizing module 'TriggerMux' (4#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerMux.v:2]
INFO: [Synth 8-6157] synthesizing module 'TriggerDMA' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:3]
	Parameter TrigDataWidth bound to: 16 - type: integer 
	Parameter TrigByteWidth bound to: 2 - type: integer 
	Parameter TrigStatusNum bound to: 2 - type: integer 
	Parameter TrigDDRSpace bound to: 24 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter AXI_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter TrigByteWidthClog2 bound to: 1 - type: integer 
	Parameter AXItoTrigClog2 bound to: 2 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter CAP_FSM_BIT bound to: 4 - type: integer 
	Parameter CAP_RESET bound to: 4'b0001 
	Parameter CAP_READY bound to: 4'b0010 
	Parameter CAP_WAIT bound to: 4'b0100 
	Parameter CAP_TD bound to: 4'b1000 
	Parameter FIFOWIDTH bound to: 7 - type: integer 
	Parameter TrigKeepWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dma' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dma_rd' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 3 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: -8 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter AXI_STATE_IDLE bound to: 1'b0 
	Parameter AXI_STATE_START bound to: 1'b1 
	Parameter AXIS_STATE_IDLE bound to: 1'b0 
	Parameter AXIS_STATE_READ bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element tr_word_count_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:539]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_offset_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:541]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_bubble_cycle_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:545]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_id_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:547]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_dest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:548]
WARNING: [Synth 8-6014] Unused sequential element axis_cmd_axis_user_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:549]
WARNING: [Synth 8-6014] Unused sequential element bubble_cycle_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:558]
WARNING: [Synth 8-6014] Unused sequential element first_cycle_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:559]
WARNING: [Synth 8-6014] Unused sequential element axis_id_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:563]
WARNING: [Synth 8-6014] Unused sequential element axis_dest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:564]
WARNING: [Synth 8-6014] Unused sequential element axis_user_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:565]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tid_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:649]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:650]
WARNING: [Synth 8-6014] Unused sequential element m_axis_read_data_tuser_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:651]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tid_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:656]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:657]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_read_data_tuser_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:658]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_rd' (5#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:32]
INFO: [Synth 8-6157] synthesizing module 'axi_dma_wr' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:32]
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter AXI_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_KEEP_ENABLE bound to: 1'b1 
	Parameter AXIS_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_LAST_ENABLE bound to: 1 - type: integer 
	Parameter AXIS_ID_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_ID_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_DEST_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_DEST_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_USER_ENABLE bound to: 0 - type: integer 
	Parameter AXIS_USER_WIDTH bound to: 1 - type: integer 
	Parameter LEN_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_SG bound to: 0 - type: integer 
	Parameter ENABLE_UNALIGNED bound to: 0 - type: integer 
	Parameter AXI_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXI_WORD_SIZE bound to: 8 - type: integer 
	Parameter AXI_BURST_SIZE bound to: 3 - type: integer 
	Parameter AXI_MAX_BURST_SIZE bound to: 128 - type: integer 
	Parameter AXIS_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter AXIS_WORD_WIDTH bound to: 8 - type: integer 
	Parameter AXIS_WORD_SIZE bound to: 8 - type: integer 
	Parameter OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter OFFSET_MASK bound to: 7 - type: integer 
	Parameter ADDR_MASK bound to: -8 - type: integer 
	Parameter CYCLE_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter STATUS_FIFO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_START bound to: 3'b001 
	Parameter STATE_WRITE bound to: 3'b010 
	Parameter STATE_FINISH_BURST bound to: 3'b011 
	Parameter STATE_DROP_DATA bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:395]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:742]
WARNING: [Synth 8-6014] Unused sequential element shift_axis_extra_cycle_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:743]
WARNING: [Synth 8-6014] Unused sequential element zero_offset_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:782]
WARNING: [Synth 8-6014] Unused sequential element tr_word_count_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:786]
WARNING: [Synth 8-6014] Unused sequential element input_last_cycle_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:791]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:801]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:803]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma_wr' (6#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axi_dma' (7#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma.v:32]
WARNING: [Synth 8-7023] instance 'axi_dma' of module 'axi_dma' has 77 connections declared, but only 75 given [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:611]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_adapter' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter SEGMENT_COUNT bound to: 4 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:540]
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter' (8#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 105 - type: integer 
	Parameter USER_OFFSET bound to: 105 - type: integer 
	Parameter WIDTH bound to: 137 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '10' to '9' bits. [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '10' to '9' bits. [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:515]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (9#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (10#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-689] width (32) of port connection 'wr_ptr' does not match port width (1) of module 'axis_async_fifo_adapter' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:745]
WARNING: [Synth 8-689] width (32) of port connection 'rd_ptr' does not match port width (1) of module 'axis_async_fifo_adapter' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:746]
WARNING: [Synth 8-7023] instance 'fifo_inst_0' of module 'axis_async_fifo_adapter' has 29 connections declared, but only 20 given [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:722]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_adapter__parameterized0' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:32]
	Parameter S_DATA_WIDTH bound to: 16 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter S_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter M_DATA_WIDTH bound to: 64 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1 - type: integer 
	Parameter M_KEEP_WIDTH bound to: 8 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter S_KEEP_WIDTH_INT bound to: 2 - type: integer 
	Parameter M_KEEP_WIDTH_INT bound to: 8 - type: integer 
	Parameter S_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter M_DATA_WORD_SIZE bound to: 8 - type: integer 
	Parameter EXPAND_BUS bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter SEGMENT_COUNT bound to: 4 - type: integer 
	Parameter SEGMENT_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter SEGMENT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter SEGMENT_KEEP_WIDTH bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_TRANSFER_IN bound to: 3'b001 
	Parameter STATE_TRANSFER_OUT bound to: 3'b010 
INFO: [Synth 8-155] case statement is not full and has no default [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:191]
WARNING: [Synth 8-6014] Unused sequential element temp_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:451]
WARNING: [Synth 8-6014] Unused sequential element temp_tuser_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:452]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:533]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tuser_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:534]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tdest_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:540]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tuser_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:541]
INFO: [Synth 8-6155] done synthesizing module 'axis_adapter__parameterized0' (10#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:32]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:32]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_ENABLE bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 32 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 0 - type: integer 
	Parameter USER_WIDTH bound to: 32 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_MASK bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 0 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter KEEP_OFFSET bound to: 64 - type: integer 
	Parameter LAST_OFFSET bound to: 72 - type: integer 
	Parameter ID_OFFSET bound to: 73 - type: integer 
	Parameter DEST_OFFSET bound to: 105 - type: integer 
	Parameter USER_OFFSET bound to: 105 - type: integer 
	Parameter WIDTH bound to: 105 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_addr_reg_reg' and it is trimmed from '10' to '9' bits. [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:398]
WARNING: [Synth 8-3936] Found unconnected internal register 'rd_addr_reg_reg' and it is trimmed from '10' to '9' bits. [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:515]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (10#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo.v:32]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (10#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_async_fifo_adapter.v:32]
WARNING: [Synth 8-689] width (32) of port connection 'wr_ptr' does not match port width (1) of module 'axis_async_fifo_adapter__parameterized0' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:792]
WARNING: [Synth 8-689] width (32) of port connection 'rd_ptr' does not match port width (1) of module 'axis_async_fifo_adapter__parameterized0' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:793]
WARNING: [Synth 8-7023] instance 'fifo_inst_1' of module 'axis_async_fifo_adapter' has 29 connections declared, but only 20 given [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:769]
WARNING: [Synth 8-6014] Unused sequential element wm_axis_tlast_0_D_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:424]
WARNING: [Synth 8-6014] Unused sequential element wm_axis_tlast_0_D2_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:425]
WARNING: [Synth 8-6014] Unused sequential element wm_axis_tlast_1_D_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:426]
WARNING: [Synth 8-6014] Unused sequential element wm_axis_tlast_1_D2_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:427]
WARNING: [Synth 8-6014] Unused sequential element DataCnt_0_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:439]
WARNING: [Synth 8-6014] Unused sequential element DataCnt_1_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:456]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_0_D3_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:500]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_0_D4_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:501]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_0_D5_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:502]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_0_D6_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:503]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_1_D3_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:507]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_1_D4_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:508]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_1_D5_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:509]
WARNING: [Synth 8-6014] Unused sequential element m_status_good_frame_1_D6_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:510]
INFO: [Synth 8-4471] merging register 'rstuck_reg' into 's_axis_write_desc_valid_reg' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:546]
WARNING: [Synth 8-6014] Unused sequential element rstuck_reg was removed.  [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:546]
WARNING: [Synth 8-3848] Net m_axis_read_data_tready in module/entity TriggerDMA does not have driver. [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:199]
INFO: [Synth 8-6155] done synthesizing module 'TriggerDMA' (11#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:3]
WARNING: [Synth 8-7023] instance 'inst_TriggerDMA' of module 'TriggerDMA' has 60 connections declared, but only 52 given [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerCh.v:301]
INFO: [Synth 8-6155] done synthesizing module 'TriggerCh' (12#1) [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerCh.v:2]
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[4] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[4] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[0] driven by constant 0
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[31]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[30]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[29]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[28]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[27]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[26]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[25]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[24]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[23]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[22]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[21]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[20]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[19]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[18]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[17]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[16]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[15]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[14]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[13]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[12]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[11]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[10]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[9]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[8]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[7]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[6]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[5]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[4]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[3]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[2]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[1]
WARNING: [Synth 8-3331] design axis_async_fifo__parameterized0 has unconnected port s_axis_tuser[0]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[31]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[30]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[29]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[28]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[27]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[26]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[25]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[24]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[23]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[22]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[21]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[20]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[19]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[18]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[17]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[16]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[15]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[14]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[13]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[12]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[11]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[10]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[9]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[8]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[7]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[6]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[5]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[4]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[3]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[2]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[1]
WARNING: [Synth 8-3331] design axis_adapter__parameterized0 has unconnected port s_axis_tuser[0]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_async_fifo has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[7]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[6]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[5]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[4]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[3]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[2]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[1]
WARNING: [Synth 8-3331] design axis_adapter has unconnected port s_axis_tdest[0]
WARNING: [Synth 8-3331] design axi_dma_wr has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design axi_dma_wr has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_dma_wr has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_dma_wr has unconnected port m_axi_bresp[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 802.219 ; gain = 333.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 802.219 ; gain = 333.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 802.219 ; gain = 333.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4471] merging register 'axis_cmd_input_cycle_count_reg_reg[13:0]' into 'axis_cmd_output_cycle_count_reg_reg[13:0]' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_rd.v:543]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:553]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axi_dma_wr.v:546]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/TriggerDMA.v:555]
INFO: [Synth 8-802] inferred FSM for state register 'rCAP_cur_state_reg' in module 'TriggerDMA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               CAP_RESET |                             0001 |                             0001
               CAP_READY |                             0010 |                             0010
                CAP_WAIT |                             0100 |                             0100
                  CAP_TD |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCAP_cur_state_reg' in module 'TriggerDMA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 883.613 ; gain = 414.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	              137 Bit    Registers := 2     
	              128 Bit    Registers := 3     
	              105 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 38    
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 23    
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 20    
	                8 Bit    Registers := 26    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 152   
+---RAMs : 
	              68K Bit         RAMs := 1     
	              52K Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 20    
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 28    
	   4 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 4     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 36    
	   6 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 2     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	  15 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 195   
	   4 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 28    
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PulseConvert 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TriggerInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 3     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   7 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	  15 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
	  20 Input      1 Bit        Muxes := 2     
	  21 Input      1 Bit        Muxes := 1     
	  22 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	  25 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 2     
Module TriggerGen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module TriggerMux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_rd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 33    
Module axi_dma_wr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---RAMs : 
	              512 Bit         RAMs := 1     
	              256 Bit         RAMs := 3     
	               32 Bit         RAMs := 2     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   6 Input     16 Bit        Muxes := 3     
	   6 Input     14 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 20    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 26    
Module axis_adapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              137 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	              68K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
Module axis_adapter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axis_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              105 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                1 Bit    Registers := 31    
+---RAMs : 
	              52K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 17    
Module TriggerDMA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     24 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:445]
INFO: [Synth 8-4471] merging register 'segment_count_reg_reg[1:0]' into 'segment_count_reg_reg[1:0]' [E:/ZynqProject_py/TriggerCh/TriggerCh.srcs/sources_1/new/axis_adapter.v:445]
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awqos[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[4] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_awuser[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[4] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[3] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[2] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[1] driven by constant 0
WARNING: [Synth 8-3917] design TriggerCh has port m_axi_aruser[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_gray_reg_reg[9]' (FDRE) to 'inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_gray_reg_reg[9]' (FDRE) to 'inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_TriggerGen/rTrigOut_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[31]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[31]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[21]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[21]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[22]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[22]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[23]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[23]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[24]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[24]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[25]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[25]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[26]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[26]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[27]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[27]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[28]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[28]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[29]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_tid_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[29]' (FDE) to 'inst_TriggerDMA/fifo_inst_1/adapter_inst/temp_m_axis_tid_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_1/adapter_inst /\temp_tid_reg_reg[30] )
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[31]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[31]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[31]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[31]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[0]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[0]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[1]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[1]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[2]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[2]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[3]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[3]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[4]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[4]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[5]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[5]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[6]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[6]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[7]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[7]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[8]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[8]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[9]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[9]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[10]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[10]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[11]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[11]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[12]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[12]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[13]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[13]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[14]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[14]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[15]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[15]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[16]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[16]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[17]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[17]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[18]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[18]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[19]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[19]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[20]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[20]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[21]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[21]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[22]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[22]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[23]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[23]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[24]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[24]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[25]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[25]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[26]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[26]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[27]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[27]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[28]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[28]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[29]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[29]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tuser_reg_reg[30]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tuser_reg_reg[30]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[21]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[21]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[22]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[22]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[23]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[23]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[24]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[24]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[25]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[25]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[26]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_tid_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[26]' (FDE) to 'inst_TriggerDMA/fifo_inst_0/adapter_inst/temp_m_axis_tid_reg_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_0/adapter_inst /\temp_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_1/adapter_inst /\state_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_0/adapter_inst /\state_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/axis_cmd_output_cycle_count_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/s_axis_read_desc_ready_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\s_axis_write_desc_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\rTrigToggle_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\rTrigToggle_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_1/adapter_inst /\temp_m_axis_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_0/adapter_inst /\temp_m_axis_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/op_word_count_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/i_3/\axi_dma_rd_inst/addr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/i_3/\axi_dma_rd_inst/addr_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_wr_inst/last_cycle_offset_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_arlen_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/axi_dma/\axi_dma_rd_inst/m_axi_araddr_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_1/adapter_inst /\m_axis_tid_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_TriggerDMA/\fifo_inst_0/adapter_inst /\m_axis_tid_reg_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst_TriggerDMA/\fifo_inst_0/fifo_inst  | mem_reg    | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|inst_TriggerDMA/\fifo_inst_1/fifo_inst  | mem_reg    | 512 x 105(NO_CHANGE)   | W |   | 512 x 105(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst_TriggerDMA/\fifo_inst_0/fifo_inst  | mem_reg    | 512 x 137(NO_CHANGE)   | W |   | 512 x 137(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|inst_TriggerDMA/\fifo_inst_1/fifo_inst  | mem_reg    | 512 x 105(NO_CHANGE)   | W |   | 512 x 105(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
+----------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:43 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   128|
|3     |LUT1     |    73|
|4     |LUT2     |   113|
|5     |LUT3     |   495|
|6     |LUT4     |   444|
|7     |LUT5     |   263|
|8     |LUT6     |   558|
|9     |MUXF7    |    19|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     3|
|12    |FDPE     |     6|
|13    |FDRE     |  2267|
|14    |FDSE     |     6|
|15    |IBUF     |    78|
|16    |OBUF     |   252|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------+----------------------------------------+------+
|      |Instance                 |Module                                  |Cells |
+------+-------------------------+----------------------------------------+------+
|1     |top                      |                                        |  4708|
|2     |  inst_TriggerDMA        |TriggerDMA                              |  3030|
|3     |    axi_dma              |axi_dma                                 |   874|
|4     |      axi_dma_rd_inst    |axi_dma_rd                              |   126|
|5     |      axi_dma_wr_inst    |axi_dma_wr                              |   748|
|6     |    fifo_inst_0          |axis_async_fifo_adapter                 |   717|
|7     |      adapter_inst       |axis_adapter                            |   457|
|8     |      fifo_inst          |axis_async_fifo                         |   254|
|9     |    fifo_inst_1          |axis_async_fifo_adapter__parameterized0 |   750|
|10    |      adapter_inst       |axis_adapter__parameterized0            |   461|
|11    |      fifo_inst          |axis_async_fifo__parameterized0         |   283|
|12    |  inst_TriggerGen        |TriggerGen                              |    18|
|13    |  inst_TriggerInterface  |TriggerInterface                        |  1301|
|14    |    inst_woTrigDMAUpdate |PulseConvert                            |    28|
|15    |    inst_woTrigMuxUpdate |PulseConvert_0                          |    30|
|16    |    inst_woTrigResetn    |PulseConvert_1                          |    30|
|17    |  inst_TriggerMux        |TriggerMux                              |    27|
+------+-------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 800 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 1052.641 ; gain = 583.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1063.078 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1110.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 275 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:54 . Memory (MB): peak = 1110.758 ; gain = 647.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1110.758 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/ZynqProject_py/TriggerCh/TriggerCh.runs/synth_1/TriggerCh.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TriggerCh_utilization_synth.rpt -pb TriggerCh_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 12 14:53:57 2023...
