[{"DBLP title": "Low-Power Rotary Clock Array Design.", "DBLP authors": ["Zhengtao Yu", "Xun Liu"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2006.887804", "OA papers": [{"PaperId": "https://openalex.org/W2069695849", "PaperTitle": "Low-Power Rotary Clock Array Design", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Zhengtao Yu", "Xun Liu"]}]}, {"DBLP title": "Two New Techniques Integrated for Energy-Efficient TLB Design.", "DBLP authors": ["Yen-Jen Chang", "Maofeng Lan"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2006.887813", "OA papers": [{"PaperId": "https://openalex.org/W2039701223", "PaperTitle": "Two New Techniques Integrated for Energy-Efficient TLB Design", "Year": 2007, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"National Chung Hsing University": 1.0, "Faraday Technology (United States)": 1.0}, "Authors": ["Yen-Jen Chang", "Mao-Feng Lan"]}]}, {"DBLP title": "A Test Generation Framework for Quantum Cellular Automata Circuits.", "DBLP authors": ["Pallav Gupta", "Niraj K. Jha", "Loganathan Lingappan"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891081", "OA papers": [{"PaperId": "https://openalex.org/W2026866972", "PaperTitle": "A Test Generation Framework for Quantum Cellular Automata Circuits", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Princeton University": 2.0, "Nvidia (United States)": 1.0}, "Authors": ["Pradeep Kumar Gupta", "Niraj K. Jha", "Loganathan Lingappan"]}]}, {"DBLP title": "Go/No-Go Testing of VCO Modulation RF Transceivers Through the Delayed-RF Setup.", "DBLP authors": ["Erkan Acar", "Sule Ozev"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891082", "OA papers": [{"PaperId": "https://openalex.org/W2039461958", "PaperTitle": "Go/No-Go Testing of VCO Modulation RF Transceivers Through the Delayed-RF Setup", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0}, "Authors": ["E. Acar", "Sule Ozev"]}]}, {"DBLP title": "Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels.", "DBLP authors": ["Dharmendra Saraswat", "Ramachandra Achar", "Michel S. Nakhla"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891085", "OA papers": [{"PaperId": "https://openalex.org/W2040579262", "PaperTitle": "Fast Passivity Verification and Enforcement via Reciprocal Systems for Interconnects With Large Order Macromodels", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Carleton University": 3.0}, "Authors": ["D. Saraswat", "Ramachandra Achar", "Michel Nakhla"]}]}, {"DBLP title": "Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm.", "DBLP authors": ["Dipanjan Gope", "Albert E. Ruehli", "Vikram Jandhyala"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891089", "OA papers": [{"PaperId": "https://openalex.org/W1977404975", "PaperTitle": "Speeding Up PEEC Partial Inductance Computations Using a QR-Based Algorithm", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Washington": 2.0, "IBM (United States)": 1.0}, "Authors": ["Dipanjan Gope", "Albert E. Ruehli", "Vikram Jandhyala"]}]}, {"DBLP title": "SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips.", "DBLP authors": ["Ruibing Lu", "Aiqun Cao", "Cheng-Kok Koh"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891091", "OA papers": [{"PaperId": "https://openalex.org/W1980283343", "PaperTitle": "SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Synopsys (United States)": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Ruibing Lu", "Aiqun Cao", "Cheng-Kok Koh"]}]}, {"DBLP title": "A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design.", "DBLP authors": ["Afshin Abdollahi", "Farzan Fallah", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891093", "OA papers": [{"PaperId": "https://openalex.org/W2091339753", "PaperTitle": "A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Amir Abdollahi", "Fatemeh Fallah", "Massoud Pedram"]}]}, {"DBLP title": "A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends.", "DBLP authors": ["Ye Li", "Bertan Bakkaloglu", "Chaitali Chakrabarti"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891095", "OA papers": [{"PaperId": "https://openalex.org/W2045963985", "PaperTitle": "A System Level Energy Model and Energy-Quality Evaluation for Integrated Transceiver Front-Ends", "Year": 2007, "CitationCount": 139, "EstimatedCitation": 139, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Ye Li", "Bertan Bakkaloglu", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Zhongfeng Wang", "Zhiqiang Cui"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891098", "OA papers": [{"PaperId": "https://openalex.org/W1990436563", "PaperTitle": "Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes", "Year": 2007, "CitationCount": 133, "EstimatedCitation": 133, "Affiliations": {"Oregon State University": 2.0}, "Authors": ["Zhongfeng Wang", "Zhiqiang Cui"]}]}, {"DBLP title": "Floating-Point Divider Design for FPGAs.", "DBLP authors": ["K. Scott Hemmert", "Keith D. Underwood"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891099", "OA papers": [{"PaperId": "https://openalex.org/W1991685733", "PaperTitle": "Floating-Point Divider Design for FPGAs", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Sandia National Laboratories California": 2.0}, "Authors": ["K. Scott Hemmert", "Keith D. Underwood"]}]}, {"DBLP title": "VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment.", "DBLP authors": ["P. Rajesh Kumar", "K. Sridharan"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891100", "OA papers": [{"PaperId": "https://openalex.org/W2070835585", "PaperTitle": "VLSI-Efficient Scheme and FPGA Realization for Robotic Mapping in a Dynamic Environment", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["P. Senthil Kumar", "K. Sridharan"]}]}, {"DBLP title": "Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper.", "DBLP authors": ["Amir Amirabadi", "Ali Afzali-Kusha", "Y. Mortazavi", "Mehrdad Nourani"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891097", "OA papers": [{"PaperId": "https://openalex.org/W2051348865", "PaperTitle": "Clock Delayed Domino Logic With Efficient Variable Threshold Voltage Keeper", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Tehran": 2.0, "The University of Texas at Austin": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Amir Amirabadi", "Ali Afzali-Kusha", "Yadollah Mortazavi", "Mehrdad Nourani"]}]}, {"DBLP title": "Design Methodology for Global Resonant H-Tree Clock Distribution Networks.", "DBLP authors": ["Jonathan Rosenfeld", "Eby G. Friedman"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893576", "OA papers": [{"PaperId": "https://openalex.org/W2066332052", "PaperTitle": "Design Methodology for Global Resonant ${\\rm H}$-Tree Clock Distribution Networks", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Joseph B. Rosenfeld", "Eby G. Friedman"]}]}, {"DBLP title": "Integrated Placement and Skew Optimization for Rotary Clocking.", "DBLP authors": ["Ganesh Venkataraman", "Jiang Hu", "Frank Liu"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893577", "OA papers": [{"PaperId": "https://openalex.org/W2164846254", "PaperTitle": "Integrated Placement and Skew Optimization for Rotary Clocking", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas A&M University": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Gopalan Venkataraman", "Jiang Hu", "F. Liu"]}]}, {"DBLP title": "Interconnect Lifetime Prediction for Reliability-Aware Systems.", "DBLP authors": ["Zhijian Lu", "Wei Huang", "Mircea R. Stan", "Kevin Skadron", "John C. Lach"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893578", "OA papers": [{"PaperId": "https://openalex.org/W2014726346", "PaperTitle": "Interconnect Lifetime Prediction for Reliability-Aware Systems", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of Virginia": 5.0}, "Authors": ["Zhijian Lu", "Wei Huang", "Mircea R. Stan", "Kevin Skadron", "J. Lach"]}]}, {"DBLP title": "A New Single-Ended SRAM Cell With Write-Assist.", "DBLP authors": ["Richard F. Hobson"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893580", "OA papers": [{"PaperId": "https://openalex.org/W2000410358", "PaperTitle": "A New Single-Ended SRAM Cell With Write-Assist", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Simon Fraser University": 1.0}, "Authors": ["R. F. Hobson"]}]}, {"DBLP title": "Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs.", "DBLP authors": ["Jason Meyer", "Fatih Kocan"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893581", "OA papers": [{"PaperId": "https://openalex.org/W2024203951", "PaperTitle": "Sharing of SRAM Tables Among NPN-Equivalent LUTs in SRAM-Based FPGAs", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Southern Methodist University": 2.0}, "Authors": ["J-P. Meyer", "Fatih Kocan"]}]}, {"DBLP title": "Segmented Virtual Ground Architecture for Low-Power Embedded SRAM.", "DBLP authors": ["Mohammad Sharifkhani", "Manoj Sachdev"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893584", "OA papers": [{"PaperId": "https://openalex.org/W1969775274", "PaperTitle": "Segmented Virtual Ground Architecture for Low-Power Embedded SRAM", "Year": 2007, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Mohammad Sharifkhani", "Manoj Sachdev"]}]}, {"DBLP title": "A Quadratic Modeling-Based Framework for Accurate Statistical Timing Analysis Considering Correlations.", "DBLP authors": ["Vishal Khandelwal", "Ankur Srivastava"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893585", "OA papers": [{"PaperId": "https://openalex.org/W1979441310", "PaperTitle": "A Quadratic Modeling-Based Framework for Accurate Statistical Timing Analysis Considering Correlations", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["V. Khandelwal", "Avanish Kumar Srivastava"]}]}, {"DBLP title": "Online Fault Tolerance for FPGA Logic Blocks.", "DBLP authors": ["John Marty Emmert", "Charles E. Stroud", "Miron Abramovici"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891102", "OA papers": [{"PaperId": "https://openalex.org/W2128755437", "PaperTitle": "Online Fault Tolerance for FPGA Logic Blocks", "Year": 2007, "CitationCount": 94, "EstimatedCitation": 94, "Affiliations": {"Wright State University": 1.0, "Auburn University": 1.0, "Design Automation for Flexible Chip Architectures, Framingham, MA#TAB#": 1.0}, "Authors": ["John M. Emmert", "Charles E. Stroud", "Miron Abramovici"]}]}, {"DBLP title": "A Low Power Fully CMOS Integrated RF Transceiver IC for Wireless Sensor Networks.", "DBLP authors": ["Hae-Moon Seo", "YeonKug Moon", "Yong-Kuk Park", "Dongsu Kim", "Dong-Sun Kim", "Youn-Sung Lee", "Kwang-Ho Won", "Seong-Dong Kim", "Pyung Choi"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893586", "OA papers": [{"PaperId": "https://openalex.org/W2068073463", "PaperTitle": "A Low Power Fully CMOS Integrated RF Transceiver IC for Wireless Sensor Networks", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Kyungpook National University": 2.0, "Korea Electronics Technology Institute": 7.0}, "Authors": ["Hae-Moon Seo", "Yeon-Kug Moon", "Yong Beom Park", "Dongsu Kim", "Dong-Hyun Kim", "Youn-Sung Lee", "Kwang-Ho Won", "Seong-Dong Kim", "Pyung Choi"]}]}, {"DBLP title": "Voltage-Mode Driver Preemphasis Technique For On-Chip Global Buses.", "DBLP authors": ["Liang Zhang", "John M. Wilson", "Rizwan Bashirullah", "Lei Luo", "Jian Xu", "Paul D. Franzon"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893588", "OA papers": [{"PaperId": "https://openalex.org/W2122394711", "PaperTitle": "Voltage-Mode Driver Preemphasis Technique For On-Chip Global Buses", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"North Carolina State University": 4.5, "University of Florida": 1.0, "Rambus (United States)": 0.5}, "Authors": ["Lei Zhang", "James R. Wilson", "Rizwan Bashirullah", "Lin-Bao Luo", "Jian Xu", "Paul D. Franzon"]}]}, {"DBLP title": "Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs.", "DBLP authors": ["Jyh-Ting Lai", "An-Yeu Wu", "Chien-Hsiung Lee"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893593", "OA papers": [{"PaperId": "https://openalex.org/W2100821597", "PaperTitle": "Joint AGC-Equalization Algorithm and VLSI Architecture for Wirelined Transceiver Designs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0, "Faraday Technology (Taiwan)": 1.0}, "Authors": ["Jyh-Ting Lai", "An-Yeu Wu", "Chien-Hsiung Lee"]}]}, {"DBLP title": "Customization of Arbitration Policies and Buffer Space Distribution Using Continuous-Time Markov Decision Processes.", "DBLP authors": ["Sankalp S. Kallakuri", "Alex Doboli"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.895003", "OA papers": [{"PaperId": "https://openalex.org/W2004622345", "PaperTitle": "Customization of Arbitration Policies and Buffer Space Distribution Using Continuous-Time Markov Decision Processes", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Stony Brook University": 2.0}, "Authors": ["Sankalp Kallakuri", "Alex Doboli"]}]}, {"DBLP title": "Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection.", "DBLP authors": ["Alexandru Andrei", "Petru Eles", "Zebo Peng", "Marcus T. Schmitz", "Bashir M. Al-Hashimi"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.891101", "OA papers": [{"PaperId": "https://openalex.org/W2045674116", "PaperTitle": "Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection", "Year": 2007, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Link\u00f6ping University": 3.0, "Robert Bosch (Germany)": 1.0, "University of Southampton": 1.0}, "Authors": ["A. H. Andrei", "Petru Eles", "Zebo Peng", "Marcus T. Schmitz", "B.M.A. Hashimi"]}]}, {"DBLP title": "A Predictably Low-Leakage ASIC Design Style.", "DBLP authors": ["Nikhil Jayakumar", "Sunil P. Khatri"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893603", "OA papers": [{"PaperId": "https://openalex.org/W2162666476", "PaperTitle": "A Predictably Low-Leakage ASIC Design Style", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["N. Jayakumar", "Sunil P. Khatri"]}]}, {"DBLP title": "Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing.", "DBLP authors": ["Abbes Amira", "Shrutisagar Chandrasekaran"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893606", "OA papers": [{"PaperId": "https://openalex.org/W2018982470", "PaperTitle": "Power Modeling and Efficient FPGA Implementation of FHT for Signal Processing", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Brunel University London": 2.0}, "Authors": ["Abbes Amira", "Srinivasan Chandrasekaran"]}]}, {"DBLP title": "Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems.", "DBLP authors": ["Najwa Aaraj", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893608", "OA papers": [{"PaperId": "https://openalex.org/W2024050738", "PaperTitle": "Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Princeton University": 2.0, "Texas Instruments (India)": 1.0, "NEC Laboratories of America, Inc., Princeton, NJ, USA": 1.0}, "Authors": ["Najwa Aaraj", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"]}]}, {"DBLP title": "Architecture and Implementation of an Interpolation Processor for Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Warren J. Gross", "Frank R. Kschischang", "P. Glenn Gulak"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893609", "OA papers": [{"PaperId": "https://openalex.org/W2162822404", "PaperTitle": "Architecture and Implementation of an Interpolation Processor for Soft-Decision Reed\u2013Solomon Decoding", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"McGill University": 1.0, "University of Toronto": 2.0}, "Authors": ["Warren J. Gross", "Frank R. Kschischang", "P. Glenn Gulak"]}]}, {"DBLP title": "An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications.", "DBLP authors": ["Ada S. Y. Poon"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893619", "OA papers": [{"PaperId": "https://openalex.org/W2140495006", "PaperTitle": "An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Ada S. Y. Poon"]}]}, {"DBLP title": "Relaxed K-Best MIMO Signal Detector Design and VLSI Implementation.", "DBLP authors": ["Sizhong Chen", "Tong Zhang", "Yan Xin"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893621", "OA papers": [{"PaperId": "https://openalex.org/W2000871594", "PaperTitle": "Relaxed $K$-Best MIMO Signal Detector Design and VLSI Implementation", "Year": 2007, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {"Rensselaer Polytechnic Institute": 2.0, "National University of Singapore": 1.0}, "Authors": ["Sizhong Chen", "Tong Zhang", "Yan Xin"]}]}, {"DBLP title": "Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop.", "DBLP authors": ["Peiyi Zhao", "Jason McNeely", "Pradeep Golconda", "Magdy A. Bayoumi", "Robert A. Barcenas", "Weidong Kuang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893623", "OA papers": [{"PaperId": "https://openalex.org/W2023138935", "PaperTitle": "Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop", "Year": 2007, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"Chapman University": 2.0, "University of Louisiana at Lafayette": 2.0, "Intel (United States)": 1.0, "American University": 1.0}, "Authors": ["Peiyi Zhao", "Jason McNeely", "Pradeep Golconda", "Magdy Bayoumi", "R.A. Barcenas", "Weidong Kuang"]}]}, {"DBLP title": "Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization.", "DBLP authors": ["Chen Shoushun", "Amine Bermak"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893624", "OA papers": [{"PaperId": "https://openalex.org/W2049767724", "PaperTitle": "Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization", "Year": 2007, "CitationCount": 77, "EstimatedCitation": 77, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Chen Shoushun", "Amine Bermak"]}]}, {"DBLP title": "A 90-dB Omega 10-Gb/s Optical Receiver Analog Front-End in a 0.18\u00b5m CMOS Technology.", "DBLP authors": ["Wei-Zen Chen", "Da-Shin Lin"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893625", "OA papers": [{"PaperId": "https://openalex.org/W2159942889", "PaperTitle": "A 90-${\\hbox {dB}}\\Omega$ 10-Gb/s Optical Receiver Analog Front-End in a 0.18-$\\mu{\\hbox {m}}$ CMOS Technology", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Wei-Zen Chen", "Da-Shin Lin"]}]}, {"DBLP title": "Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing.", "DBLP authors": ["Justin Gregg", "Tom W. Chen"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893626", "OA papers": [{"PaperId": "https://openalex.org/W1999253425", "PaperTitle": "Post Silicon Power/Performance Optimization in the Presence of Process Variations Using Individual Well-Adaptive Body Biasing", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Colorado State University": 2.0}, "Authors": ["John Francis Gregg", "Tupei Chen"]}]}, {"DBLP title": "SIMPPL: An Adaptable SoC Framework Using a Programmable Controller IP Interface to Facilitate Design Reuse.", "DBLP authors": ["Lesley Shannon", "Paul Chow"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893645", "OA papers": [{"PaperId": "https://openalex.org/W2042776533", "PaperTitle": "SIMPPL: An Adaptable SoC Framework Using a Programmable Controller IP Interface to Facilitate Design Reuse", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Lesley Shannon", "Peter Chow"]}]}, {"DBLP title": "Power and Reliability Management of SoCs.", "DBLP authors": ["Tajana Simunic Rosing", "Kresimir Mihic", "Giovanni De Micheli"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.895245", "OA papers": [{"PaperId": "https://openalex.org/W2128773197", "PaperTitle": "Power and Reliability Management of SoCs", "Year": 2007, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {"University of California, San Diego": 1.0, "Stanford University": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Tajana Rosing", "Kresimir Mihic", "G. De Micheli"]}]}, {"DBLP title": "An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection.", "DBLP authors": ["Xiaoding Chen", "Michael S. Hsiao"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893657", "OA papers": [{"PaperId": "https://openalex.org/W2058549720", "PaperTitle": "An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Xiaoding Chen", "Michael S. Hsiao"]}]}, {"DBLP title": "On Concurrent Detection of Errors in Polynomial Basis Multiplication.", "DBLP authors": ["Siavash Bayat Sarmadi", "M. Anwar Hasan"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893659", "OA papers": [{"PaperId": "https://openalex.org/W2087866481", "PaperTitle": "On Concurrent Detection of Errors in Polynomial Basis Multiplication", "Year": 2007, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Waterloo": 2.0}, "Authors": ["Siavash Bayat-Sarmadi", "M. Zahid Hasan"]}]}, {"DBLP title": "Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems.", "DBLP authors": ["Jiong Luo", "Niraj K. Jha", "Li-Shiuan Peh"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893660", "OA papers": [{"PaperId": "https://openalex.org/W2105445590", "PaperTitle": "Simultaneous Dynamic Voltage Scaling of Processors and Communication Links in Real-Time Distributed Embedded Systems", "Year": 2007, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Princeton University": 2.5, "Synopsys (United States)": 0.5}, "Authors": ["Jiong Luo", "Niraj K. Jha", "Li-Shiuan Peh"]}]}, {"DBLP title": "Optimal Positions of Twists in Global On-Chip Differential Interconnects.", "DBLP authors": ["Eisse Mensink", "Dani\u00ebl Schinkel", "Eric A. M. Klumperink", "Ed van Tuijl", "Bram Nauta"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893661", "OA papers": [{"PaperId": "https://openalex.org/W2107945666", "PaperTitle": "Optimal Positions of Twists in Global On-Chip Differential Interconnects", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Twente": 5.0}, "Authors": ["E. Mensink", "Daniel Schinkel", "Eric A.M. Klumperink", "E. van Tuijl", "Bram Nauta"]}]}, {"DBLP title": "Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications.", "DBLP authors": ["Florin Balasa", "Hongwei Zhu", "Ilie I. Luican"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.895246", "OA papers": [{"PaperId": "https://openalex.org/W2040796756", "PaperTitle": "Computation of Storage Requirements for Multi-Dimensional Signal Processing Applications", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Illinois at Chicago": 3.0}, "Authors": ["Florin Balasa", "Hongwei Zhu", "Ilie I. Luican"]}]}, {"DBLP title": "Testable Designs of Multiple Precharged Domino Circuits.", "DBLP authors": ["Themistoklis Haniotakis", "Y. Tsiatouhas", "Dimitris Nikolos", "Costas Efstathiou"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893664", "OA papers": [{"PaperId": "https://openalex.org/W2068519083", "PaperTitle": "Testable Designs of Multiple Precharged Domino Circuits", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Southern Illinois University Carbondale": 1.0, "University of Ioannina": 1.0, "University of Patras": 1.0, "Technological Educational Institute of Athens": 1.0}, "Authors": ["Themistoklis Haniotakis", "Yiorgos Tsiatouhas", "Dimitris Nikolos", "Constantinos Efstathiou"]}]}, {"DBLP title": "Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis.", "DBLP authors": ["Nachiketh R. Potlapally", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha", "Ruby B. Lee"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893665", "OA papers": [{"PaperId": "https://openalex.org/W2073472614", "PaperTitle": "Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Princeton University": 5.0}, "Authors": ["Nachiketh Rao Potlapally", "Anand Raghunathan", "S. Ravi", "Niraj K. Jha", "Richard W. Lee"]}]}, {"DBLP title": "High-Speed Recursion Architectures for MAP-Based Turbo Decoders.", "DBLP authors": ["Zhongfeng Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893668", "OA papers": [{"PaperId": "https://openalex.org/W2072180155", "PaperTitle": "High-Speed Recursion Architectures for MAP-Based Turbo Decoders", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Oregon State University": 1.0}, "Authors": ["Zhongfeng Wang"]}]}, {"DBLP title": "A Flexible Architecture for Precise Gamma Correction.", "DBLP authors": ["Dong-U Lee", "Ray C. C. Cheung", "John D. Villasenor"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893671", "OA papers": [{"PaperId": "https://openalex.org/W2007603558", "PaperTitle": "A Flexible Architecture for Precise Gamma Correction", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Los Angeles": 2.0, "Imperial College London": 1.0}, "Authors": ["Dong-U Lee", "Rebecca Cheung", "J.D. Villasenor"]}]}, {"DBLP title": "A Processor-In-Memory Architecture for Multimedia Compression.", "DBLP authors": ["Brandon J. Jasionowski", "Michelle K. Lay", "Martin Margala"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893672", "OA papers": [{"PaperId": "https://openalex.org/W2042835112", "PaperTitle": "A Processor-In-Memory Architecture for Multimedia Compression", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"SET Corp., Vienna, VA": 1.0, "United States Patent and Trademark Office": 1.0, "University of Massachusetts Lowell": 1.0}, "Authors": ["B.J. Jasionowski", "M.K. Lay", "Martin Margala"]}]}, {"DBLP title": "A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes.", "DBLP authors": ["Zhongfeng Wang", "Zhiqiang Cui"], "year": 2007, "doi": "https://doi.org/10.1109/TED.2007.895247", "OA papers": [{"PaperId": "https://openalex.org/W2160065222", "PaperTitle": "A Memory Efficient Partially Parallel Decoder Architecture for Quasi-Cyclic LDPC Codes", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Oregon State University": 2.0}, "Authors": ["Zhongfeng Wang", "Zhiqiang Cui"]}]}, {"DBLP title": "A Methodology for Transistor-Efficient Supergate Design.", "DBLP authors": ["Dimitrios Kagaris", "Themistoklis Haniotakis"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.895248", "OA papers": [{"PaperId": "https://openalex.org/W2040537281", "PaperTitle": "A Methodology for Transistor-Efficient Supergate Design", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Dimitri Kagaris", "Themistoklis Haniotakis"]}]}, {"DBLP title": "First Silicon Functional Validation and Debug of Multicore Microprocessors.", "DBLP authors": ["Todd J. Foster", "Dennis L. Lastor", "Padmaraj Singh"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896905", "OA papers": [{"PaperId": "https://openalex.org/W2132894060", "PaperTitle": "First Silicon Functional Validation and Debug of Multicore Microprocessors", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Advanced Micro Devices (United States)": 2.0, "Design Center, Advanced Micro Devices Inc., Dresden, Germany": 1.0}, "Authors": ["T.J. Foster", "Dennis Lastor", "P. K. Singh"]}]}, {"DBLP title": "Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores.", "DBLP authors": ["Chung-Ho Chen", "Chih-Kai Wei", "Tai-Hua Lu", "Hsun-Wei Gao"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893650", "OA papers": [{"PaperId": "https://openalex.org/W2082836981", "PaperTitle": "Software-Based Self-Testing With Multiple-Level Abstractions for Soft Processor Cores", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Chung-Ho Chen", "Chih-Kai Wei", "Tai-Hua Lu", "Hsun-Wei Gao"]}]}, {"DBLP title": "Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors.", "DBLP authors": ["Loganathan Lingappan", "Niraj K. Jha"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896908", "OA papers": [{"PaperId": "https://openalex.org/W2037073597", "PaperTitle": "Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Nvidia (United States)": 1.0, "Princeton University": 1.0}, "Authors": ["Loganathan Lingappan", "Niraj K. Jha"]}]}, {"DBLP title": "Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit.", "DBLP authors": ["Yinhe Han", "Yu Hu", "Xiaowei Li", "Huawei Li", "Anshuman Chandra"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893652", "OA papers": [{"PaperId": "https://openalex.org/W2003299974", "PaperTitle": "Embedded Test Decompressor to Reduce the Required Channels and Vector Memory of Tester for Complex Processor Circuit", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Institute of Computing Technology": 4.0, "Synopsys (United States)": 1.0}, "Authors": ["Y. L. Han", "Yu Hu", "Xiaowei Li", "Huawei Li", "A. Chandra"]}]}, {"DBLP title": "STEAC: A Platform for Automatic SOC Test Integration.", "DBLP authors": ["Chih-Yen Lo", "Chen-Hsing Wang", "Kuo-Liang Cheng", "Jing-Reng Huang", "Chih-Wea Wang", "Shin-Moe Wang", "Cheng-Wen Wu"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893662", "OA papers": [{"PaperId": "https://openalex.org/W2156203118", "PaperTitle": "STEAC: A Platform for Automatic SOC Test Integration", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Tsing Hua University": 7.0}, "Authors": ["Chili-Yen Lo", "Chen-Hsing Wang", "Kuo-Liang Cheng", "Jing-Reng Huang", "Chili-Wea Wang", "Shin-Moe Wang", "Cheng-Wen Wu"]}]}, {"DBLP title": "Architectural Support for Run-Time Validation of Program Data Properties.", "DBLP authors": ["Divya Arora", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896913", "OA papers": [{"PaperId": "https://openalex.org/W2119789280", "PaperTitle": "Architectural Support for Run-Time Validation of Program Data Properties", "Year": 2007, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princeton University": 3.0, "Texas Instruments (India)": 1.0}, "Authors": ["Divya Arora", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"]}]}, {"DBLP title": "Variation-Aware Adaptive Voltage Scaling System.", "DBLP authors": ["Mohamed Elgebaly", "Manoj Sachdev"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896909", "OA papers": [{"PaperId": "https://openalex.org/W1993107416", "PaperTitle": "Variation-Aware Adaptive Voltage Scaling System", "Year": 2007, "CitationCount": 97, "EstimatedCitation": 97, "Affiliations": {"Montalvo Syst. Inc, Santa Clara, CA": 1.0, "University of Waterloo": 1.0}, "Authors": ["M. Elgebaly", "Manoj Sachdev"]}]}, {"DBLP title": "Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops.", "DBLP authors": ["Antonio Zenteno Ram\u00edrez", "Guillermo Espinosa", "V\u00edctor H. Champac"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896910", "OA papers": [{"PaperId": "https://openalex.org/W2123618005", "PaperTitle": "Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tiaquepaque, Intel Techologia de Mexico, Jalisco, Mexico": 1.0, "[Freescale Semiconductor, Guadalajara, Mexico]": 1.0, "National Institute of Astrophysics, Optics and Electronics": 1.0}, "Authors": ["A Z Ramirez", "Gerard Espinosa", "Victor Champac"]}]}, {"DBLP title": "IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores.", "DBLP authors": ["Encarnaci\u00f3n Castillo", "Uwe Meyer-B\u00e4se", "Antonio Garc\u00eda", "Luis Parrilla", "Antonio Lloris-Ru\u00edz"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896914", "OA papers": [{"PaperId": "https://openalex.org/W1988381220", "PaperTitle": "IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores", "Year": 2007, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"University of Granada": 4.0, "Florida State University": 1.0}, "Authors": ["E. Castillo", "Uwe Meyer-Baese", "Angel Garcia", "Luis Parrilla", "Antonio Lloris"]}]}, {"DBLP title": "Thermal Management of On-Chip Caches Through Power Density Minimization.", "DBLP authors": ["Ja Chun Ku", "Serkan Ozdemir", "Gokhan Memik", "Yehea I. Ismail"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896916", "OA papers": [{"PaperId": "https://openalex.org/W2152128555", "PaperTitle": "Thermal Management of On-Chip Caches Through Power Density Minimization", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Northwestern University": 4.0}, "Authors": ["Ja Hyeon Ku", "Semra Ozdemir", "Gokhan Memik", "Yehea Ismail"]}]}, {"DBLP title": "Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution.", "DBLP authors": ["Nachiketh R. Potlapally", "Srivaths Ravi", "Anand Raghunathan", "Ruby B. Lee", "Niraj K. Jha"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.896912", "OA papers": [{"PaperId": "https://openalex.org/W1983834607", "PaperTitle": "Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Princeton University": 3.0, "NEC Labs America, Princeton NJ": 2.0}, "Authors": ["Nachiketh Rao Potlapally", "S. Ravi", "Anand Raghunathan", "Richard W. Lee", "Niraj K. Jha"]}]}, {"DBLP title": "Parametric Yield Analysis and Optimization in Leakage Dominated Technologies.", "DBLP authors": ["Kanak Agarwal", "Rahul M. Rao", "Dennis Sylvester", "Richard B. Brown"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898625", "OA papers": [{"PaperId": "https://openalex.org/W2051812692", "PaperTitle": "Parametric Yield Analysis and Optimization in Leakage Dominated Technologies", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"IBM Corporation-Austin#TAB#": 1.0, "IBM (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0, "University of Utah": 1.0}, "Authors": ["Kosh Agarwal", "Ramesh R. Rao", "Dennis Sylvester", "R. M. Brown"]}]}, {"DBLP title": "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing.", "DBLP authors": ["Tianpei Zhang", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898641", "OA papers": [{"PaperId": "https://openalex.org/W2161954515", "PaperTitle": "Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "University of Minnesota": 1.0}, "Authors": ["Tianpei Zhang", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint.", "DBLP authors": ["Jun Cheng Chi", "Hung Hsie Lee", "Sung Han Tsai", "Mely Chen Chi"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898650", "OA papers": [{"PaperId": "https://openalex.org/W1973992962", "PaperTitle": "Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization Under Timing Constraint", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Chung Yuan Christian University": 4.0}, "Authors": ["Jun Cheng", "Hung Lee", "Huajiang Ouyang", "Mely Chen Chi"]}]}, {"DBLP title": "Decreased Effectiveness of On-Chip Decoupling Capacitance in High-Frequency Operation.", "DBLP authors": ["Hiroshi Yamamoto", "Jeffrey A. Davis"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898670", "OA papers": [{"PaperId": "https://openalex.org/W2124542519", "PaperTitle": "Decreased Effectiveness of On-Chip Decoupling Capacitance in High-Frequency Operation", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"NEC (Japan)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["H. Yamamoto", "J. C. Davis"]}]}, {"DBLP title": "Device-Aware Yield-Centric Dual-Vt Design Under Parameter Variations in Nanoscale Technologies.", "DBLP authors": ["Amit Agarwal", "Kunhyuk Kang", "Swarup Bhunia", "James D. Gallagher", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898683", "OA papers": [{"PaperId": "https://openalex.org/W2090398071", "PaperTitle": "Device-Aware Yield-Centric Dual-$V_{t}$ Design Under Parameter Variations in Nanoscale Technologies", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Intel (United States)": 2.0, "Purdue University West Lafayette": 2.0, "Case Western Reserve University": 0.5, "Western University of Health Sciences": 0.5}, "Authors": ["Ashok Agarwal", "Kunhyuk Kang", "Swarup Bhunia", "J.D. Gallagher", "Kaushik Roy"]}]}, {"DBLP title": "Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits.", "DBLP authors": ["Scott C. Smith"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898726", "OA papers": [{"PaperId": "https://openalex.org/W2114683624", "PaperTitle": "Design of an FPGA Logic Element for Implementing Asynchronous NULL Convention Logic Circuits", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Missouri University of Science and Technology": 1.0}, "Authors": ["Stephen M. Smith"]}]}, {"DBLP title": "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898732", "OA papers": [{"PaperId": "https://openalex.org/W2178247634", "PaperTitle": "MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines", "Year": 2007, "CitationCount": 123, "EstimatedCitation": 123, "Affiliations": {"North Carolina Univ., Chapel Hill": 1.0, "Columbia University": 1.0}, "Authors": ["M. K. Singh", "Steven M. Nowick"]}]}, {"DBLP title": "Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC.", "DBLP authors": ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898740", "OA papers": [{"PaperId": "https://openalex.org/W2030110222", "PaperTitle": "Exploring Software Partitions for Fast Security Processing on a Multiprocessor Mobile SoC", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Princeton University": 5.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat Chakradhar"]}]}, {"DBLP title": "Sorter Based Permutation Units for Media-Enhanced Microprocessors.", "DBLP authors": ["Giorgos Dimitrakopoulos", "Christos Mavrokefalidis", "Costas Galanopoulos", "Dimitris Nikolos"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898750", "OA papers": [{"PaperId": "https://openalex.org/W2007723124", "PaperTitle": "Sorter Based Permutation Units for Media-Enhanced Microprocessors", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Research Academic Computer Technology Institute": 2.0, "University of Patras": 2.0}, "Authors": ["George Dimitrakopoulos", "Christos Mavrokefalidis", "Kostas Galanopoulos", "Dimitris Nikolos"]}]}, {"DBLP title": "Timing-Aware Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization.", "DBLP authors": ["Tetsuya Iizuka", "Makoto Ikeda", "Kunihiro Asada"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898754", "OA papers": [{"PaperId": "https://openalex.org/W2086283332", "PaperTitle": "Timing-Aware Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"The University of Tokyo": 3.0}, "Authors": ["Takahiro Iizuka", "Masazumi Ikeda", "Kunihiro Asada"]}]}, {"DBLP title": "Registers for Phase Difference Based Logic.", "DBLP authors": ["Delong Shang", "Alexandre Yakovlev", "Albert Koelmans", "Danil Sokolov", "Alexandre V. Bystrov"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898772", "OA papers": [{"PaperId": "https://openalex.org/W2132683268", "PaperTitle": "Registers for Phase Difference Based Logic", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Newcastle University": 5.0}, "Authors": ["Dashan Shang", "Alex Yakovlev", "Albert A. Koelmans", "Danil Sokolov", "Alex Bystrov"]}]}, {"DBLP title": "Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform.", "DBLP authors": ["Shih-Chang Hsia", "Szu-Hong Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.898780", "OA papers": [{"PaperId": "https://openalex.org/W2066650353", "PaperTitle": "Shift-Register-Based Data Transposition for Cost-Effective Discrete Cosine Transform", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Kaohsiung First University of Science and Technology": 2.0}, "Authors": ["Shih-Chang Hsia", "Szu-Hong Wang"]}]}, {"DBLP title": "A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump.", "DBLP authors": ["Ka-Ming Keung", "Vineela Manne", "Akhilesh Tyagi"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899220", "OA papers": [{"PaperId": "https://openalex.org/W2013121854", "PaperTitle": "A Novel Charge Recycling Design Scheme Based on Adiabatic Charge Pump", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Iowa State University": 2.0, "Micron (United States)": 1.0}, "Authors": ["Ka-Ming Keung", "V. Manne", "A. K. Tyagi"]}]}, {"DBLP title": "Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling.", "DBLP authors": ["Navid Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899226", "OA papers": [{"PaperId": "https://openalex.org/W1998009542", "PaperTitle": "Variations-Aware Low-Power Design and Block Clustering With Voltage Scaling", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Toronto": 2.0, "Intel (United States)": 2.0}, "Authors": ["N. Azizi", "Muhammad M. Khellah", "Vivek De", "Farid N. Najm"]}]}, {"DBLP title": "Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits.", "DBLP authors": ["Youngsoo Shin", "Sewan Heo", "Hyung-Ock Kim", "Jung Yun Choi"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899228", "OA papers": [{"PaperId": "https://openalex.org/W2090940600", "PaperTitle": "Supply Switching With Ground Collapse: Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Electronics and Telecommunications Research Institute": 1.0, "Samsung (South Korea)": 1.0}, "Authors": ["Youngsoo Shin", "Sewan Heo", "Hyung-Ock Kim", "Jung Choi"]}]}, {"DBLP title": "A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design.", "DBLP authors": ["Shih-Ping Lin", "Chung-Len Lee", "Jwu-E Chen", "Ji-Jan Chen", "Kun-Lun Luo", "Wen Ching Wu"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899232", "OA papers": [{"PaperId": "https://openalex.org/W2077562862", "PaperTitle": "A Multilayer Data Copy Test Data Compression Scheme for Reducing Shifting-in Power for Multiple Scan Design", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "National Central University": 1.0, "Industrial Technology Research Institute": 3.0}, "Authors": ["Shih-Ping Lin", "Chung Lee", "Jwu E. Chen", "Ji-Jan Chen", "Kun-lun Luo", "Wen-Ching Wu"]}]}, {"DBLP title": "A BIST TPG for Low Power Dissipation and High Fault Coverage.", "DBLP authors": ["Seongmoon Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899234", "OA papers": [{"PaperId": "https://openalex.org/W2125054260", "PaperTitle": "A BIST TPG for Low Power Dissipation and High Fault Coverage", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"NEC (Japan)": 1.0}, "Authors": ["Seongmoon Wang"]}]}, {"DBLP title": "Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester.", "DBLP authors": ["Yoshiyuki Nakamura", "Thomas Clouqueur", "Kewal K. Saluja", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899235", "OA papers": [{"PaperId": "https://openalex.org/W2123887307", "PaperTitle": "Diagnosing At-Speed Scan BIST Circuits Using a Low Speed and Low Memory Tester", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"NEC (Japan)": 1.0, "Nara Institute of Science and Technology": 1.5, "Advanced Micro Devices (United States)": 0.5, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Yusuke Nakamura", "Thomas Clouqueur", "Kewal K. Saluja", "Hideo Fujiwara"]}]}, {"DBLP title": "SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards.", "DBLP authors": ["Myoung-Cheol Shin", "In-Cheol Park"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899237", "OA papers": [{"PaperId": "https://openalex.org/W2055683424", "PaperTitle": "SIMD Processor-Based Turbo Decoder Supporting Multiple Third-Generation Wireless Standards", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Samsung (South Korea)": 0.5, "Korea Advanced Institute of Science and Technology": 1.5}, "Authors": ["Myoung-Cheol", "In-Cheol Park"]}]}, {"DBLP title": "Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed-Solomon Decoding.", "DBLP authors": ["Xinmiao Zhang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899238", "OA papers": [{"PaperId": "https://openalex.org/W1995361747", "PaperTitle": "Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed\u2013Solomon Decoding", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Case Western Reserve University": 1.0}, "Authors": ["Xinmiao Zhang"]}]}, {"DBLP title": "Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design.", "DBLP authors": ["Tony Tae-Hyoung Kim", "John Keane", "Hanyong Eom", "Chris H. Kim"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899239", "OA papers": [{"PaperId": "https://openalex.org/W4249018771", "PaperTitle": "Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of Minnesota": 4.0}, "Authors": ["None Sehoon Kim", "James T. Keane", "None Soon-Young Eom", "Changsoo Kim"]}]}, {"DBLP title": "Microarchitecture Configurations and Floorplanning Co-Optimization.", "DBLP authors": ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899240", "OA papers": [{"PaperId": "https://openalex.org/W2150377841", "PaperTitle": "Microarchitecture Configurations and Floorplanning Co-Optimization", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Synopsys (Switzerland)": 1.0, "Intel (United States)": 1.0, "Nvidia (United States)": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Changbo Long", "Lucanus J. Simonson", "Wei-Ping Liao", "Lei He"]}]}, {"DBLP title": "Concurrent Error Detection in Reed-Solomon Encoders and Decoders.", "DBLP authors": ["Gian Carlo Cardarilli", "Salvatore Pontarelli", "Marco Re", "Adelio Salsano"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899241", "OA papers": [{"PaperId": "https://openalex.org/W2020731716", "PaperTitle": "Concurrent Error Detection in Reed\u2013Solomon Encoders and Decoders", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Engineering (Italy)": 4.0}, "Authors": ["Gian Carlo Cardarilli", "Salvatore Pontarelli", "Maria Carla Re", "Adelio Salsano"]}]}, {"DBLP title": "A Low-Power Multiplier With the Spurious Power Suppression Technique.", "DBLP authors": ["Kuan-Hung Chen", "Yuan-Sun Chu"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.899242", "OA papers": [{"PaperId": "https://openalex.org/W2166670172", "PaperTitle": "A Low-Power Multiplier With the Spurious Power Suppression Technique", "Year": 2007, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Feng Chia University": 1.0, "National Chung Cheng University": 1.0}, "Authors": ["Kuan-Hung Chen", "Yuan-Sun Chu"]}]}, {"DBLP title": "Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks.", "DBLP authors": ["Vassos Soteriou", "Noel Eisley", "Hangsheng Wang", "Bin Li", "Li-Shiuan Peh"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900725", "OA papers": [{"PaperId": "https://openalex.org/W2032911965", "PaperTitle": "Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Princeton University": 4.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Vassos Soteriou", "Noel Eisley", "Hangsheng Wang", "Bin Li", "Li-Shiuan Peh"]}]}, {"DBLP title": "Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors.", "DBLP authors": ["Srinivasan Murali", "David Atienza", "Paolo Meloni", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900742", "OA papers": [{"PaperId": "https://openalex.org/W2044609477", "PaperTitle": "Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Computer Science Laboratory, University of Stanford, Stanford, CA, USA": 1.0, "Universidad Complutense de Madrid": 0.5, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 0.5, "University of Cagliari": 3.0, "University of Bologna": 1.0, "Integrated Systems Centre, EPFL, Lausanne, Switzerland": 1.0}, "Authors": ["Srinivas Murali", "David Atienza", "Paolo Meloni", "Salvatore Carta", "Luca Benini", "Giovanni De Micheli", "Luigi Raffo"]}]}, {"DBLP title": "Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication.", "DBLP authors": ["Jongsun Kim", "Ingrid Verbauwhede", "M.-C. Frank Chang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900739", "OA papers": [{"PaperId": "https://openalex.org/W2063465495", "PaperTitle": "Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"California State University Los Angeles": 1.0, "KU Leuven": 0.5, "University of California, Los Angeles": 1.5}, "Authors": ["Jongsun Kim", "Ingrid Verbauwhede", "M. C. Chang"]}]}, {"DBLP title": "Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow.", "DBLP authors": ["Valavan Manohararajah", "Gordon R. Chiu", "Deshanand P. Singh", "Stephen Dean Brown"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900744", "OA papers": [{"PaperId": "https://openalex.org/W1998292918", "PaperTitle": "Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Altera (United Kingdom)": 4.0}, "Authors": ["Valavan Manohararajah", "Gordon Raymond Chiu", "D. K. Singh", "Steven S. Brown"]}]}, {"DBLP title": "Stochastic Power/Ground Supply Voltage Prediction and Optimization Via Analytical Placement.", "DBLP authors": ["Andrew B. Kahng", "Bao Liu", "Qinke Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900745", "OA papers": [{"PaperId": "https://openalex.org/W2016652650", "PaperTitle": "Stochastic Power/Ground Supply Voltage Prediction and Optimization Via Analytical Placement", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, San Diego": 2.0, "Software and Engineering Associates (United States)": 1.0}, "Authors": ["Andrew B. Kahng", "Bao Liu", "Qinke Wang"]}]}, {"DBLP title": "Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models.", "DBLP authors": ["Xiaoji Ye", "Frank Liu", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900738", "OA papers": [{"PaperId": "https://openalex.org/W1998637132", "PaperTitle": "Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Xiaoji Ye", "F. Liu", "Peng Li"]}]}, {"DBLP title": "Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect.", "DBLP authors": ["Ian O'Connor", "Faress Tissafi-Drissi", "Fr\u00e9d\u00e9ric Gaffiot", "Joni Dambre", "Michiel De Wilde", "Jan Van Campenhout", "Dries Van Thourhout", "Dirk Stroobandt"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900730", "OA papers": [{"PaperId": "https://openalex.org/W2029826558", "PaperTitle": "Systematic Simulation-Based Predictive Synthesis of Integrated Optical Interconnect", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Lyon Institute of Technology, F-69134 Ecully, France": 2.0, "Dolphin Design (France)": 1.0, "Ghent University": 6.0}, "Authors": ["I. O'Connor", "F. Tissafi-Drissi", "F. Gaffiot", "J. Dambre", "M. De Wilde", "J. Van Campenhout", "D. Van Thourhout", "J. Van Campenhout", "D. Stroobandt"]}]}, {"DBLP title": "Energy/Area/Delay Tradeoffs in the Physical Design of On-Chip Segmented Bus Architecture.", "DBLP authors": ["Jin Guo", "Antonis Papanikolaou", "H. Zhang", "Francky Catthoor"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900758", "OA papers": [{"PaperId": "https://openalex.org/W1995477258", "PaperTitle": "Energy/Area/Delay Tradeoffs in the Physical Design of On-Chip Segmented Bus Architecture", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imec": 3.5, "KU Leuven": 0.5}, "Authors": ["Jin Guo", "Antonis Papanikolaou", "Hao Zhang", "Francky Catthoor"]}]}, {"DBLP title": "Post-Placement Interconnect Entropy.", "DBLP authors": ["Wenyi Feng", "Jonathan W. Greene"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900747", "OA papers": [{"PaperId": "https://openalex.org/W2017479249", "PaperTitle": "Post-Placement Interconnect Entropy", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Wenyi Feng", "Joseph E Greene"]}]}, {"DBLP title": "Routability of Network Topologies in FPGAs.", "DBLP authors": ["Manuel Salda\u00f1a", "Lesley Shannon", "Jia Shuo Yue", "Sikang Bian", "John Craig", "Paul Chow"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900746", "OA papers": [{"PaperId": "https://openalex.org/W2156790537", "PaperTitle": "Routability of Network Topologies in FPGAs", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Toronto": 6.0}, "Authors": ["M. Salda\u00f1a", "Lynne J. Shannon", "Jia Shuo Yue", "Sikang Bian", "J. Craig", "Paul Chow"]}]}, {"DBLP title": "Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method.", "DBLP authors": ["Ray C. C. Cheung", "Dong-U Lee", "Wayne Luk", "John D. Villasenor"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900748", "OA papers": [{"PaperId": "https://openalex.org/W2033532123", "PaperTitle": "Hardware Generation of Arbitrary Random Number Distributions From Uniform Distributions Via the Inversion Method", "Year": 2007, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Imperial College London": 2.0, "University of California, Los Angeles": 2.0}, "Authors": ["Rebecca Cheung", "Dong-U Lee", "Wayne Luk", "J.D. Villasenor"]}]}, {"DBLP title": "Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits.", "DBLP authors": ["Ja Chun Ku", "Yehea I. Ismail"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900749", "OA papers": [{"PaperId": "https://openalex.org/W2074179528", "PaperTitle": "Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Ja Hyeon Ku", "Yehea Ismail"]}]}, {"DBLP title": "Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip.", "DBLP authors": ["Andreas Apostolakis", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis M. Paschalis"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900750", "OA papers": [{"PaperId": "https://openalex.org/W1979442401", "PaperTitle": "Functional Processor-Based Testing of Communication Peripherals in Systems-on-Chip", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Piraeus": 3.0, "National and Kapodistrian University of Athens": 1.0}, "Authors": ["A. Apostolakis", "Mihalis Psarakis", "Dimitris Gizopoulos", "Antonis Paschalis"]}]}, {"DBLP title": "Code Decompression Unit Design for VLIW Embedded Processors.", "DBLP authors": ["Yuan Xie", "Wayne H. Wolf", "Haris Lekatsas"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.900755", "OA papers": [{"PaperId": "https://openalex.org/W2083042011", "PaperTitle": "Code Decompression Unit Design for VLIW Embedded Processors", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 1.0, "Princeton University": 2.0}, "Authors": ["Yuan Xie", "Wayne Wolf", "Haris Lekatsas"]}]}, {"DBLP title": "A VLSI Architecture for Image Registration in Real Time.", "DBLP authors": ["N. Gupta"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902210", "OA papers": [{"PaperId": "https://openalex.org/W2027935887", "PaperTitle": "A VLSI Architecture for Image Registration in Real Time", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Research Centre Imarat": 1.0, "Computer Sciences Corporation (CSC), Char Imli, Bhopal, India": 1.0}, "Authors": ["N. Gupta", "N. Gupta"]}]}, {"DBLP title": "Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing.", "DBLP authors": ["Ajay Joshi", "Gerald G. Lopez", "Jeffrey A. Davis"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902209", "OA papers": [{"PaperId": "https://openalex.org/W1993575047", "PaperTitle": "Design and Optimization of On-Chip Interconnects Using Wave-Pipelined Multiplexed Routing", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Massachusetts Institute of Technology": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["A. J. Joshi", "G. Lopez", "J. C. Davis"]}]}, {"DBLP title": "Run-Time Integration of Reconfigurable Video Processing Systems.", "DBLP authors": ["N. Pete Sedcole", "Peter Y. K. Cheung", "George A. Constantinides", "Wayne Luk"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902203", "OA papers": [{"PaperId": "https://openalex.org/W2074551907", "PaperTitle": "Run-Time Integration of Reconfigurable Video Processing Systems", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["P. Sedcole", "Patrick Cheung", "George A. Constantinides", "Wayne Luk"]}]}, {"DBLP title": "Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies.", "DBLP authors": ["Jaeseo Lee", "Geoff Hatcher", "Lieven Vandenberghe", "Chih-Kong Ken Yang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902204", "OA papers": [{"PaperId": "https://openalex.org/W2145473619", "PaperTitle": "Evaluation of Fully-Integrated Switching Regulators for CMOS Process Technologies", "Year": 2007, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Advanced Micro Devices (United States)": 1.0, "University of California Los Angeles, CA,": 3.0}, "Authors": ["Jae-Seo Lee", "G. Hatcher", "Lieven Vandenberghe", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "Measuring Deep Metastability and Its Effect on Synchronizer Performance.", "DBLP authors": ["David Kinniment", "Charles E. Dike", "Keith Heron", "Gordon Russell", "Alexandre Yakovlev"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902207", "OA papers": [{"PaperId": "https://openalex.org/W3140835184", "PaperTitle": "Measuring Deep Metastability and Its Effect on Synchronizer Performance", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Newcastle University": 4.0, "Intel (United States)": 1.0}, "Authors": ["D.J. Kinniment", "C.E. Dike", "K. Heron", "G. Russell", "A.V. Yakovlev"]}]}, {"DBLP title": "An Efficient Approach to On-Chip Logic Minimization.", "DBLP authors": ["Seraj Ahmad", "Rabi N. Mahapatra"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902202", "OA papers": [{"PaperId": "https://openalex.org/W1990562741", "PaperTitle": "An Efficient Approach to On-Chip Logic Minimization", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Software and Engineering Associates (United States)": 0.5, "Magma (Germany)": 0.5, "Texas A&M University": 1.0}, "Authors": ["Salahuddin Ahmad", "Rabi N. Mahapatra"]}]}, {"DBLP title": "A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits.", "DBLP authors": ["Chao You", "Jong-Ru Guo", "Russell P. Kraft", "Michael Chu", "Bryan S. Goda", "John F. McDonald"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902208", "OA papers": [{"PaperId": "https://openalex.org/W4253802062", "PaperTitle": "A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"North Dakota State University": 1.0, "Interface (United States)": 0.5, "IBM (United States)": 0.5, "Rensselaer Polytechnic Institute": 3.0, "United States Military Academy": 1.0}, "Authors": ["None Chao You", "None Yumeng Guo", "Ralph P. Kraft", "M. L. Chu", "Bryan Goda", "J.R. McDonald"]}]}, {"DBLP title": "Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level.", "DBLP authors": ["Hiroe Iwasaki", "Jiro Naganuma", "Koyo Nitta", "Ken Nakamura", "Takeshi Yoshitome", "Mitsuo Ogura", "Yasuyuki Nakajima", "Yutaka Tashiro", "Takayuki Onishi", "Mitsuo Ikeda", "Toshihiro Minami", "Makoto Endo", "Yoshiyuki Yashima"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902212", "OA papers": [{"PaperId": "https://openalex.org/W1976350018", "PaperTitle": "Single-Chip MPEG-2 422P@HL CODEC LSI With Multichip Configuration for Large Scale Processing Beyond HDTV Level", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"NTT (Japan)": 13.0}, "Authors": ["Hiroyuki Iwasaki", "Jiro Naganuma", "Katsutoshi Nitta", "K. Nakamura", "Takeshi Yoshitome", "Mutsuo Ogura", "Yutaka Nakajima", "Yutaka Tashiro", "Toshikazu Onishi", "Masazumi Ikeda", "T. Minami", "Masaki Endo", "Yoshiyuki Yashima"]}]}, {"DBLP title": "Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy.", "DBLP authors": ["Seongmoo Heo", "Ronny Krashinsky", "Krste Asanovic"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902211", "OA papers": [{"PaperId": "https://openalex.org/W2133484447", "PaperTitle": "Activity-Sensitive Flip-Flop and Latch Selection for Reduced Energy", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Massachusetts Institute of Technology": 3.0}, "Authors": ["S. G. Heo", "Ronny Krashinsky", "Krste Asanovic"]}]}, {"DBLP title": "Utilizing Redundancy for Timing Critical Interconnect.", "DBLP authors": ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903911", "OA papers": [{"PaperId": "https://openalex.org/W2047383049", "PaperTitle": "Utilizing Redundancy for Timing Critical Interconnect", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"]}]}, {"DBLP title": "3-D Topologies for Networks-on-Chip.", "DBLP authors": ["Vasilis F. Pavlidis", "Eby G. Friedman"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.893649", "OA papers": [{"PaperId": "https://openalex.org/W2132321891", "PaperTitle": "3-D Topologies for Networks-on-Chip", "Year": 2007, "CitationCount": 349, "EstimatedCitation": 349, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Vasilis F. Pavlidis", "Eby G. Friedman"]}]}, {"DBLP title": "Applying CDMA Technique to Network-on-Chip.", "DBLP authors": ["Xin Wang", "Tapani Ahonen", "Jari Nurmi"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903914", "OA papers": [{"PaperId": "https://openalex.org/W1976000412", "PaperTitle": "Applying CDMA Technique to Network-on-Chip", "Year": 2007, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"Tampere University of Applied Sciences": 3.0}, "Authors": ["Xin Wang", "Tapani Ahonen", "Jari Nurmi"]}]}, {"DBLP title": "An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration.", "DBLP authors": ["Koichiro Noguchi", "Makoto Nagata"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903921", "OA papers": [{"PaperId": "https://openalex.org/W1995460436", "PaperTitle": "An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Kobe University": 2.0}, "Authors": ["Katsuyuki Noguchi", "Masayoshi Nagata"]}]}, {"DBLP title": "Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic.", "DBLP authors": ["Sujan Pandey", "Manfred Glesner"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903924", "OA papers": [{"PaperId": "https://openalex.org/W2090594820", "PaperTitle": "Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technical University of Darmstadt": 2.0}, "Authors": ["Shubham Pandey", "Manfred Glesner"]}]}, {"DBLP title": "A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains.", "DBLP authors": ["Ryan W. Apperson", "Zhiyi Yu", "Michael J. Meeuwsen", "Tinoosh Mohsenin", "Bevan M. Baas"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903938", "OA papers": [{"PaperId": "https://openalex.org/W2126647846", "PaperTitle": "A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Boston Scientific (United States)": 1.0, "University of California, Davis": 3.0, "Intel (United States)": 1.0}, "Authors": ["R.W. Apperson", "Zhiyi Yu", "M. Meeuwsen", "Tinoosh Mohsenin", "Bevan M. Baas"]}]}, {"DBLP title": "ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips.", "DBLP authors": ["Chao-Da Huang", "Jin-Fu Li", "Tsu-Wei Tseng"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903940", "OA papers": [{"PaperId": "https://openalex.org/W1973508428", "PaperTitle": "ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"National Central University": 3.0}, "Authors": ["Chao Ching Huang", "Jin-Fu Li", "Tsu-Wei Tseng"]}]}, {"DBLP title": "Wafer-Level Modular Testing of Core-Based SoCs.", "DBLP authors": ["Sudarshan Bahukudumbi", "Krishnendu Chakrabarty"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903943", "OA papers": [{"PaperId": "https://openalex.org/W3141505348", "PaperTitle": "Wafer-Level Modular Testing of Core-Based SoCs", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0}, "Authors": ["Bahukudumbi", "Chakrabarty"]}]}, {"DBLP title": "DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits.", "DBLP authors": ["Venkat Satagopan", "Bonita Bhaskaran", "Waleed K. Al-Assadi", "Scott C. Smith", "Sindhu Kakarla"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903945", "OA papers": [{"PaperId": "https://openalex.org/W2023686814", "PaperTitle": "DFT Techniques and Automation for Asynchronous NULL Conventional Logic Circuits", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Missouri University of Science and Technology": 5.0}, "Authors": ["Venkat Satagopan", "Bonita Bhaskaran", "Waleed K. Al-Assadi", "Stephen M. Smith", "S. Kakarla"]}]}, {"DBLP title": "Code Compression for VLIW Embedded Systems Using a Self-Generating Table.", "DBLP authors": ["Chang Hong Lin", "Yuan Xie", "Wayne H. Wolf"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904097", "OA papers": [{"PaperId": "https://openalex.org/W2028657033", "PaperTitle": "Code Compression for VLIW Embedded Systems Using a Self-Generating Table", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Princeton University": 2.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Chang Hong Lin", "Yuan Xie", "Wayne Wolf"]}]}, {"DBLP title": "Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition.", "DBLP authors": ["Jie Jin", "Chi-Ying Tsui"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903957", "OA papers": [{"PaperId": "https://openalex.org/W1987371512", "PaperTitle": "Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Jie Jin", "Chi-Ying Tsui"]}]}, {"DBLP title": "An Overview of a Compiler for Mapping Software Binaries to Hardware.", "DBLP authors": ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904095", "OA papers": [{"PaperId": "https://openalex.org/W2083547532", "PaperTitle": "An Overview of a Compiler for Mapping Software Binaries to Hardware", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Binachip, Inc., Chicago, IL, USA": 1.0, "University of Illinois at Chicago": 1.0, "Software and Engineering Associates (United States)": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "P. Banerjee"]}]}, {"DBLP title": "Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis.", "DBLP authors": ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904096", "OA papers": [{"PaperId": "https://openalex.org/W2030905142", "PaperTitle": "Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Virginia Tech": 1.0, "Texas Instruments (United States)": 1.0, "NEC Labs America, Princeton NJ": 1.0, "Princeton University": 1.0}, "Authors": ["Chao Ching Huang", "S. Ravi", "Anand Raghunathan", "Niraj K. Jha"]}]}, {"DBLP title": "Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis.", "DBLP authors": ["Peng Li", "Zhuo Feng", "Emrah Acar"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904100", "OA papers": [{"PaperId": "https://openalex.org/W2005624023", "PaperTitle": "Characterizing Multistage Nonlinear Drivers and Variability for Accurate Timing and Noise Analysis", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Texas A&M University": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Peng Li", "Zhuo Feng", "Emre Acar"]}]}, {"DBLP title": "Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating.", "DBLP authors": ["Harmander Singh", "Kanak Agarwal", "Dennis Sylvester", "Kevin J. Nowka"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904101", "OA papers": [{"PaperId": "https://openalex.org/W2046826624", "PaperTitle": "Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating", "Year": 2007, "CitationCount": 105, "EstimatedCitation": 105, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "IBM Research - Austin": 2.0}, "Authors": ["Hanwant B. Singh", "Kosh Agarwal", "Dennis Sylvester", "Kevin J. Nowka"]}]}, {"DBLP title": "Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed-Solomon Codes.", "DBLP authors": ["Jun Ma", "Alexander Vardy", "Zhongfeng Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904173", "OA papers": [{"PaperId": "https://openalex.org/W2095959930", "PaperTitle": "Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed\u2013Solomon Codes", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 2.0, "Oregon State University": 1.0}, "Authors": ["Jun Ma", "Alexander Vardy", "Zhongfeng Wang"]}]}, {"DBLP title": "Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects.", "DBLP authors": ["Atul Maheshwari", "Wayne P. Burleson"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904109", "OA papers": [{"PaperId": "https://openalex.org/W2143808685", "PaperTitle": "Current-Sensing and Repeater Hybrid Circuit Technique for On-Chip Interconnects", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Intel (United States)": 1.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Amita Maheshwari", "Wayne Burleson"]}]}, {"DBLP title": "Graphical IDDQ Signatures Reduce Defect Level and Yield Loss.", "DBLP authors": ["Lan Rao", "Michael L. Bushnell", "Vishwani D. Agrawal"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904128", "OA papers": [{"PaperId": "https://openalex.org/W1966039528", "PaperTitle": "Graphical $I_{\\rm DDQ}$ Signatures Reduce Defect Level and Yield Loss", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oracle (United States)": 1.0, "Rutgers, The State University of New Jersey": 1.0, "Auburn University": 1.0}, "Authors": ["Lei Rao", "Michael L. Bushnell", "Vishwani D. Agrawal"]}]}, {"DBLP title": "The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902205", "OA papers": [{"PaperId": "https://openalex.org/W2092892712", "PaperTitle": "The Design of High-Performance Dynamic Asynchronous Pipelines: Lookahead Style", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"North Carolina State University": 1.0, "Columbia University": 1.0}, "Authors": ["M. K. Singh", "Steven M. Nowick"]}]}, {"DBLP title": "The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style.", "DBLP authors": ["Montek Singh", "Steven M. Nowick"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.902206", "OA papers": [{"PaperId": "https://openalex.org/W1998380797", "PaperTitle": "The Design of High-Performance Dynamic Asynchronous Pipelines: High-Capacity Style", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"North Carolina State University": 1.0, "Columbia University": 1.0}, "Authors": ["M. K. Singh", "Steven M. Nowick"]}]}, {"DBLP title": "Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs.", "DBLP authors": ["Bao Liu", "Sheldon X.-D. Tan"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904132", "OA papers": [{"PaperId": "https://openalex.org/W2064691694", "PaperTitle": "Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 1.0, "University of California, Riverside": 1.0}, "Authors": ["B. X. Liu", "Shao Min Tan"]}]}, {"DBLP title": "Efficient Modeling of Transmission Lines With Electromagnetic Wave Coupling by Using the Finite Difference Quadrature Method.", "DBLP authors": ["Qinwei Xu", "Pinaki Mazumder"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.904105", "OA papers": [{"PaperId": "https://openalex.org/W2038339287", "PaperTitle": "Efficient Modeling of Transmission Lines With Electromagnetic Wave Coupling by Using the Finite Difference Quadrature Method", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Qinwei Xu", "Pinaki Mazumder"]}]}, {"DBLP title": "Optimization of Pattern Matching Circuits for Regular Expression on FPGA.", "DBLP authors": ["Cheng-Hung Lin", "Chih-Tsun Huang", "Chang-Ping Jiang", "Shih-Chieh Chang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.909801", "OA papers": [{"PaperId": "https://openalex.org/W2073709434", "PaperTitle": "Optimization of Pattern Matching Circuits for Regular Expression on FPGA", "Year": 2007, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"National Tsing Hua University": 3.0, "Spring Soft, Inc., Hsinchu, Taiwan, R.O.C.#TAB#": 1.0}, "Authors": ["Chih-Hung Lin", "Chih-Tsun Huang", "Chang-Ping Jiang", "Shih-Chieh Chang"]}]}, {"DBLP title": "PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies.", "DBLP authors": ["Zhiyu Liu", "Volkan Kursun"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.903947", "OA papers": [{"PaperId": "https://openalex.org/W1997449957", "PaperTitle": "PMOS-Only Sleep Switch Dual-Threshold Voltage Domino Logic in Sub-65-nm CMOS Technologies", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Zhiyu Liu", "Volkan Kursun"]}]}, {"DBLP title": "Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs.", "DBLP authors": ["Hossein Asadi", "Mehdi Baradaran Tahoori"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.909795", "OA papers": [{"PaperId": "https://openalex.org/W2061783171", "PaperTitle": "Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs", "Year": 2007, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"EMC CORPORATION, HOPKINTON": 1.0, "Northeastern University": 1.0}, "Authors": ["Hamed Asadi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Wire Sizing and Spacing for Lithographic Printability and Timing Optimization.", "DBLP authors": ["Ke Cao", "Jiang Hu", "Mosong Cheng"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.909807", "OA papers": [{"PaperId": "https://openalex.org/W2041398950", "PaperTitle": "Wire Sizing and Spacing for Lithographic Printability and Timing Optimization", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Marvell (United States)": 1.0, "Texas A&M University": 2.0}, "Authors": ["Ke Cao", "Jiang Hu", "Mosong Cheng"]}]}, {"DBLP title": "A Design-for-Digital-Testability Circuit Structure for Sigma-Delta Modulators.", "DBLP authors": ["Hao-Chiao Hong"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.909799", "OA papers": [{"PaperId": "https://openalex.org/W1516585181", "PaperTitle": "A Design-for-Digital-Testability Circuit Structure for $\\Sigma$-$\\Delta$ Modulators", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hao-Chiao Hong"]}]}, {"DBLP title": "Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing.", "DBLP authors": ["Yung-Chuan Jiang", "Jhing-Fa Wang"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.909806", "OA papers": [{"PaperId": "https://openalex.org/W2019271234", "PaperTitle": "Temporal Partitioning Data Flow Graphs for Dynamically Reconfigurable Computing", "Year": 2007, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Yung-Chuan Jiang", "Jhing-Fa Wang"]}]}, {"DBLP title": "Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System.", "DBLP authors": ["Michalis D. Galanis", "Grigoris Dimitroulakos", "Costas E. Goutis"], "year": 2007, "doi": "https://doi.org/10.1109/TVLSI.2007.909812", "OA papers": [{"PaperId": "https://openalex.org/W1975407784", "PaperTitle": "Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Patras": 3.0}, "Authors": ["Michalis D. Galanis", "Grigoris Dimitroulakos", "Constantinos E. Goutis"]}]}]