// Seed: 3233809469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_8;
  wire id_9;
  wire id_10;
  uwire id_11, id_12;
  assign id_8 = 1;
  assign id_9.id_6 = id_4[1];
  assign id_12 = id_8;
endmodule
module module_1;
  always id_1 = id_1[1];
  supply0 id_2;
  wire id_3;
  assign id_2 = (id_2);
  wire id_4;
  wire id_5;
  assign id_1[1 : 1] = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_1,
      id_4,
      id_2,
      id_3
  );
  id_6(
      id_2, 1
  );
  always disable id_7;
  wire id_8;
endmodule
