-a "ECP5U"
-d LFE5U-85F
-t CABGA381
-s 6
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr No
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto

-fix_gated_clocks 1
-loop_limit 1950




-use_io_insertion 1
-resolve_mixed_drivers 0
-use_io_reg auto


-lpf 1
-p "/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice"
-ver "/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/adc_top.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/box_ave.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/sigmadelta_adc.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/PWM.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/PLL.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/clock_divider.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/sawtooth_generator.v"
"/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation/source/UartTX.v"
-top ADC_top


-p "/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data" "/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice/First_Implementation" "/home/user/SDR-HLS/3.Testing/1bitADCLattice/Lattice"

-ngd "OneBitADCTestLattice_First_Implementation.ngd"

